/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*159 cases */, 117|128,74/*9589*/, TARGET_VAL(ISD::ADD),// ->9594
/*5*/         OPC_Scope, 71, /*->78*/ // 45 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 115, /*->891*/
/*776*/         OPC_RecordChild0, // #0 = $acc
/*777*/         OPC_MoveChild, 1,
/*779*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*782*/         OPC_MoveChild, 0,
/*784*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*787*/         OPC_Scope, 50, /*->839*/ // 2 children in Scope
/*789*/           OPC_MoveChild, 0,
/*791*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*794*/           OPC_RecordChild0, // #1 = $a
/*795*/           OPC_CheckChild1Integer, 16, 
/*797*/           OPC_CheckChild1Type, MVT::i32,
/*799*/           OPC_MoveParent,
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_MoveChild, 1,
/*807*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*810*/           OPC_RecordChild0, // #2 = $b
/*811*/           OPC_CheckChild1Integer, 16, 
/*813*/           OPC_CheckChild1Type, MVT::i32,
/*815*/           OPC_MoveParent,
/*816*/           OPC_MoveParent,
/*817*/           OPC_CheckType, MVT::i32,
/*819*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*821*/           OPC_EmitInteger, MVT::i32, 14, 
/*824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*839*/         /*Scope*/ 50, /*->890*/
/*840*/           OPC_RecordChild0, // #1 = $a
/*841*/           OPC_CheckChild1Integer, 16, 
/*843*/           OPC_CheckChild1Type, MVT::i32,
/*845*/           OPC_MoveParent,
/*846*/           OPC_MoveChild, 1,
/*848*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*851*/           OPC_MoveChild, 0,
/*853*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*856*/           OPC_RecordChild0, // #2 = $b
/*857*/           OPC_CheckChild1Integer, 16, 
/*859*/           OPC_CheckChild1Type, MVT::i32,
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckChild1Integer, 16, 
/*864*/           OPC_CheckChild1Type, MVT::i32,
/*866*/           OPC_MoveParent,
/*867*/           OPC_MoveParent,
/*868*/           OPC_CheckType, MVT::i32,
/*870*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*872*/           OPC_EmitInteger, MVT::i32, 14, 
/*875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*890*/         0, /*End of Scope*/
/*891*/       /*Scope*/ 116, /*->1008*/
/*892*/         OPC_MoveChild, 0,
/*894*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*897*/         OPC_MoveChild, 0,
/*899*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*902*/         OPC_Scope, 51, /*->955*/ // 2 children in Scope
/*904*/           OPC_MoveChild, 0,
/*906*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*909*/           OPC_RecordChild0, // #0 = $a
/*910*/           OPC_CheckChild1Integer, 16, 
/*912*/           OPC_CheckChild1Type, MVT::i32,
/*914*/           OPC_MoveParent,
/*915*/           OPC_CheckChild1Integer, 16, 
/*917*/           OPC_CheckChild1Type, MVT::i32,
/*919*/           OPC_MoveParent,
/*920*/           OPC_MoveChild, 1,
/*922*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*925*/           OPC_RecordChild0, // #1 = $b
/*926*/           OPC_CheckChild1Integer, 16, 
/*928*/           OPC_CheckChild1Type, MVT::i32,
/*930*/           OPC_MoveParent,
/*931*/           OPC_MoveParent,
/*932*/           OPC_RecordChild1, // #2 = $acc
/*933*/           OPC_CheckType, MVT::i32,
/*935*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*937*/           OPC_EmitInteger, MVT::i32, 14, 
/*940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*955*/         /*Scope*/ 51, /*->1007*/
/*956*/           OPC_RecordChild0, // #0 = $b
/*957*/           OPC_CheckChild1Integer, 16, 
/*959*/           OPC_CheckChild1Type, MVT::i32,
/*961*/           OPC_MoveParent,
/*962*/           OPC_MoveChild, 1,
/*964*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*967*/           OPC_MoveChild, 0,
/*969*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*972*/           OPC_RecordChild0, // #1 = $a
/*973*/           OPC_CheckChild1Integer, 16, 
/*975*/           OPC_CheckChild1Type, MVT::i32,
/*977*/           OPC_MoveParent,
/*978*/           OPC_CheckChild1Integer, 16, 
/*980*/           OPC_CheckChild1Type, MVT::i32,
/*982*/           OPC_MoveParent,
/*983*/           OPC_MoveParent,
/*984*/           OPC_RecordChild1, // #2 = $acc
/*985*/           OPC_CheckType, MVT::i32,
/*987*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*989*/           OPC_EmitInteger, MVT::i32, 14, 
/*992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1007*/        0, /*End of Scope*/
/*1008*/      /*Scope*/ 3|128,1/*131*/, /*->1141*/
/*1010*/        OPC_RecordChild0, // #0 = $Rn
/*1011*/        OPC_MoveChild, 1,
/*1013*/        OPC_Scope, 30, /*->1045*/ // 4 children in Scope
/*1015*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1018*/          OPC_RecordChild0, // #1 = $Rm
/*1019*/          OPC_MoveParent,
/*1020*/          OPC_CheckType, MVT::i32,
/*1022*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1024*/          OPC_EmitInteger, MVT::i32, 0, 
/*1027*/          OPC_EmitInteger, MVT::i32, 14, 
/*1030*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1033*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1045*/        /*Scope*/ 31, /*->1077*/
/*1046*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1050*/          OPC_RecordChild0, // #1 = $Rm
/*1051*/          OPC_MoveParent,
/*1052*/          OPC_CheckType, MVT::i32,
/*1054*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1056*/          OPC_EmitInteger, MVT::i32, 0, 
/*1059*/          OPC_EmitInteger, MVT::i32, 14, 
/*1062*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1065*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1077*/        /*Scope*/ 30, /*->1108*/
/*1078*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1081*/          OPC_RecordChild0, // #1 = $Rm
/*1082*/          OPC_MoveParent,
/*1083*/          OPC_CheckType, MVT::i32,
/*1085*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1087*/          OPC_EmitInteger, MVT::i32, 0, 
/*1090*/          OPC_EmitInteger, MVT::i32, 14, 
/*1093*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1096*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1108*/        /*Scope*/ 31, /*->1140*/
/*1109*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1113*/          OPC_RecordChild0, // #1 = $Rm
/*1114*/          OPC_MoveParent,
/*1115*/          OPC_CheckType, MVT::i32,
/*1117*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1119*/          OPC_EmitInteger, MVT::i32, 0, 
/*1122*/          OPC_EmitInteger, MVT::i32, 14, 
/*1125*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1128*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1140*/        0, /*End of Scope*/
/*1141*/      /*Scope*/ 6|128,1/*134*/, /*->1277*/
/*1143*/        OPC_MoveChild, 0,
/*1145*/        OPC_Scope, 31, /*->1178*/ // 4 children in Scope
/*1147*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1150*/          OPC_RecordChild0, // #0 = $Rm
/*1151*/          OPC_MoveParent,
/*1152*/          OPC_RecordChild1, // #1 = $Rn
/*1153*/          OPC_CheckType, MVT::i32,
/*1155*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1157*/          OPC_EmitInteger, MVT::i32, 0, 
/*1160*/          OPC_EmitInteger, MVT::i32, 14, 
/*1163*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1166*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1178*/        /*Scope*/ 32, /*->1211*/
/*1179*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1183*/          OPC_RecordChild0, // #0 = $Rm
/*1184*/          OPC_MoveParent,
/*1185*/          OPC_RecordChild1, // #1 = $Rn
/*1186*/          OPC_CheckType, MVT::i32,
/*1188*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/          OPC_EmitInteger, MVT::i32, 0, 
/*1193*/          OPC_EmitInteger, MVT::i32, 14, 
/*1196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/        /*Scope*/ 31, /*->1243*/
/*1212*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/          OPC_RecordChild0, // #0 = $Rm
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $Rn
/*1218*/          OPC_CheckType, MVT::i32,
/*1220*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1222*/          OPC_EmitInteger, MVT::i32, 0, 
/*1225*/          OPC_EmitInteger, MVT::i32, 14, 
/*1228*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1231*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1243*/        /*Scope*/ 32, /*->1276*/
/*1244*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1248*/          OPC_RecordChild0, // #0 = $Rm
/*1249*/          OPC_MoveParent,
/*1250*/          OPC_RecordChild1, // #1 = $Rn
/*1251*/          OPC_CheckType, MVT::i32,
/*1253*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1255*/          OPC_EmitInteger, MVT::i32, 0, 
/*1258*/          OPC_EmitInteger, MVT::i32, 14, 
/*1261*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1264*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1276*/        0, /*End of Scope*/
/*1277*/      /*Scope*/ 75, /*->1353*/
/*1278*/        OPC_RecordChild0, // #0 = $Ra
/*1279*/        OPC_MoveChild, 1,
/*1281*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1284*/        OPC_MoveChild, 0,
/*1286*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1289*/        OPC_RecordChild0, // #1 = $Rn
/*1290*/        OPC_CheckChild1Integer, 16, 
/*1292*/        OPC_CheckChild1Type, MVT::i32,
/*1294*/        OPC_MoveParent,
/*1295*/        OPC_MoveChild, 1,
/*1297*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1300*/        OPC_RecordChild0, // #2 = $Rm
/*1301*/        OPC_CheckChild1Integer, 16, 
/*1303*/        OPC_CheckChild1Type, MVT::i32,
/*1305*/        OPC_MoveParent,
/*1306*/        OPC_MoveParent,
/*1307*/        OPC_CheckType, MVT::i32,
/*1309*/        OPC_Scope, 20, /*->1331*/ // 2 children in Scope
/*1311*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1313*/          OPC_EmitInteger, MVT::i32, 14, 
/*1316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1319*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1331*/        /*Scope*/ 20, /*->1352*/
/*1332*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1334*/          OPC_EmitInteger, MVT::i32, 14, 
/*1337*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1340*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1352*/        0, /*End of Scope*/
/*1353*/      /*Scope*/ 75, /*->1429*/
/*1354*/        OPC_MoveChild, 0,
/*1356*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1359*/        OPC_MoveChild, 0,
/*1361*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/        OPC_RecordChild0, // #0 = $Rn
/*1365*/        OPC_CheckChild1Integer, 16, 
/*1367*/        OPC_CheckChild1Type, MVT::i32,
/*1369*/        OPC_MoveParent,
/*1370*/        OPC_MoveChild, 1,
/*1372*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1375*/        OPC_RecordChild0, // #1 = $Rm
/*1376*/        OPC_CheckChild1Integer, 16, 
/*1378*/        OPC_CheckChild1Type, MVT::i32,
/*1380*/        OPC_MoveParent,
/*1381*/        OPC_MoveParent,
/*1382*/        OPC_RecordChild1, // #2 = $Ra
/*1383*/        OPC_CheckType, MVT::i32,
/*1385*/        OPC_Scope, 20, /*->1407*/ // 2 children in Scope
/*1387*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1389*/          OPC_EmitInteger, MVT::i32, 14, 
/*1392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1407*/        /*Scope*/ 20, /*->1428*/
/*1408*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1410*/          OPC_EmitInteger, MVT::i32, 14, 
/*1413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1428*/        0, /*End of Scope*/
/*1429*/      /*Scope*/ 14|128,1/*142*/, /*->1573*/
/*1431*/        OPC_RecordChild0, // #0 = $Ra
/*1432*/        OPC_MoveChild, 1,
/*1434*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1437*/        OPC_MoveChild, 0,
/*1439*/        OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1506
/*1443*/          OPC_RecordChild0, // #1 = $Rn
/*1444*/          OPC_MoveChild, 1,
/*1446*/          OPC_CheckValueType, MVT::i16,
/*1448*/          OPC_MoveParent,
/*1449*/          OPC_MoveParent,
/*1450*/          OPC_MoveChild, 1,
/*1452*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1455*/          OPC_RecordChild0, // #2 = $Rm
/*1456*/          OPC_CheckChild1Integer, 16, 
/*1458*/          OPC_CheckChild1Type, MVT::i32,
/*1460*/          OPC_MoveParent,
/*1461*/          OPC_MoveParent,
/*1462*/          OPC_Scope, 20, /*->1484*/ // 2 children in Scope
/*1464*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1466*/            OPC_EmitInteger, MVT::i32, 14, 
/*1469*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1472*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1484*/          /*Scope*/ 20, /*->1505*/
/*1485*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1487*/            OPC_EmitInteger, MVT::i32, 14, 
/*1490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1505*/          0, /*End of Scope*/
/*1506*/        /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->1572
/*1509*/          OPC_RecordChild0, // #1 = $Rn
/*1510*/          OPC_CheckChild1Integer, 16, 
/*1512*/          OPC_CheckChild1Type, MVT::i32,
/*1514*/          OPC_MoveParent,
/*1515*/          OPC_MoveChild, 1,
/*1517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1520*/          OPC_RecordChild0, // #2 = $Rm
/*1521*/          OPC_MoveChild, 1,
/*1523*/          OPC_CheckValueType, MVT::i16,
/*1525*/          OPC_MoveParent,
/*1526*/          OPC_MoveParent,
/*1527*/          OPC_MoveParent,
/*1528*/          OPC_Scope, 20, /*->1550*/ // 2 children in Scope
/*1530*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1532*/            OPC_EmitInteger, MVT::i32, 14, 
/*1535*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1538*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1550*/          /*Scope*/ 20, /*->1571*/
/*1551*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1553*/            OPC_EmitInteger, MVT::i32, 14, 
/*1556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1571*/          0, /*End of Scope*/
/*1572*/        0, // EndSwitchOpcode
/*1573*/      /*Scope*/ 15|128,1/*143*/, /*->1718*/
/*1575*/        OPC_MoveChild, 0,
/*1577*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/        OPC_MoveChild, 0,
/*1582*/        OPC_SwitchOpcode /*2 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1650
/*1586*/          OPC_RecordChild0, // #0 = $Rn
/*1587*/          OPC_MoveChild, 1,
/*1589*/          OPC_CheckValueType, MVT::i16,
/*1591*/          OPC_MoveParent,
/*1592*/          OPC_MoveParent,
/*1593*/          OPC_MoveChild, 1,
/*1595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1598*/          OPC_RecordChild0, // #1 = $Rm
/*1599*/          OPC_CheckChild1Integer, 16, 
/*1601*/          OPC_CheckChild1Type, MVT::i32,
/*1603*/          OPC_MoveParent,
/*1604*/          OPC_MoveParent,
/*1605*/          OPC_RecordChild1, // #2 = $Ra
/*1606*/          OPC_Scope, 20, /*->1628*/ // 2 children in Scope
/*1608*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1610*/            OPC_EmitInteger, MVT::i32, 14, 
/*1613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1616*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1628*/          /*Scope*/ 20, /*->1649*/
/*1629*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1649*/          0, /*End of Scope*/
/*1650*/        /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SRA),// ->1717
/*1653*/          OPC_RecordChild0, // #0 = $Rm
/*1654*/          OPC_CheckChild1Integer, 16, 
/*1656*/          OPC_CheckChild1Type, MVT::i32,
/*1658*/          OPC_MoveParent,
/*1659*/          OPC_MoveChild, 1,
/*1661*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1664*/          OPC_RecordChild0, // #1 = $Rn
/*1665*/          OPC_MoveChild, 1,
/*1667*/          OPC_CheckValueType, MVT::i16,
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveParent,
/*1671*/          OPC_MoveParent,
/*1672*/          OPC_RecordChild1, // #2 = $Ra
/*1673*/          OPC_Scope, 20, /*->1695*/ // 2 children in Scope
/*1675*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1677*/            OPC_EmitInteger, MVT::i32, 14, 
/*1680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1695*/          /*Scope*/ 20, /*->1716*/
/*1696*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1698*/            OPC_EmitInteger, MVT::i32, 14, 
/*1701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1704*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1716*/          0, /*End of Scope*/
/*1717*/        0, // EndSwitchOpcode
/*1718*/      /*Scope*/ 29|128,1/*157*/, /*->1877*/
/*1720*/        OPC_RecordChild0, // #0 = $Rn
/*1721*/        OPC_Scope, 31, /*->1754*/ // 3 children in Scope
/*1723*/          OPC_RecordChild1, // #1 = $shift
/*1724*/          OPC_CheckType, MVT::i32,
/*1726*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1728*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1731*/          OPC_EmitInteger, MVT::i32, 14, 
/*1734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1754*/        /*Scope*/ 89, /*->1844*/
/*1755*/          OPC_MoveChild, 1,
/*1757*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1760*/          OPC_Scope, 40, /*->1802*/ // 2 children in Scope
/*1762*/            OPC_RecordChild0, // #1 = $a
/*1763*/            OPC_MoveChild, 0,
/*1765*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1767*/            OPC_MoveParent,
/*1768*/            OPC_MoveChild, 1,
/*1770*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1773*/            OPC_RecordChild0, // #2 = $b
/*1774*/            OPC_CheckChild1Integer, 16, 
/*1776*/            OPC_CheckChild1Type, MVT::i32,
/*1778*/            OPC_MoveParent,
/*1779*/            OPC_MoveParent,
/*1780*/            OPC_CheckType, MVT::i32,
/*1782*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1784*/            OPC_EmitInteger, MVT::i32, 14, 
/*1787*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1790*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1802*/          /*Scope*/ 40, /*->1843*/
/*1803*/            OPC_MoveChild, 0,
/*1805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1808*/            OPC_RecordChild0, // #1 = $a
/*1809*/            OPC_CheckChild1Integer, 16, 
/*1811*/            OPC_CheckChild1Type, MVT::i32,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_RecordChild1, // #2 = $b
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1819*/            OPC_MoveParent,
/*1820*/            OPC_MoveParent,
/*1821*/            OPC_CheckType, MVT::i32,
/*1823*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1825*/            OPC_EmitInteger, MVT::i32, 14, 
/*1828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1843*/          0, /*End of Scope*/
/*1844*/        /*Scope*/ 31, /*->1876*/
/*1845*/          OPC_RecordChild1, // #1 = $Rn
/*1846*/          OPC_CheckType, MVT::i32,
/*1848*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1850*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1853*/          OPC_EmitInteger, MVT::i32, 14, 
/*1856*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1862*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1876*/        0, /*End of Scope*/
/*1877*/      /*Scope*/ 91, /*->1969*/
/*1878*/        OPC_MoveChild, 0,
/*1880*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1883*/        OPC_Scope, 41, /*->1926*/ // 2 children in Scope
/*1885*/          OPC_RecordChild0, // #0 = $a
/*1886*/          OPC_MoveChild, 0,
/*1888*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1890*/          OPC_MoveParent,
/*1891*/          OPC_MoveChild, 1,
/*1893*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1896*/          OPC_RecordChild0, // #1 = $b
/*1897*/          OPC_CheckChild1Integer, 16, 
/*1899*/          OPC_CheckChild1Type, MVT::i32,
/*1901*/          OPC_MoveParent,
/*1902*/          OPC_MoveParent,
/*1903*/          OPC_RecordChild1, // #2 = $acc
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1908*/          OPC_EmitInteger, MVT::i32, 14, 
/*1911*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1914*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1926*/        /*Scope*/ 41, /*->1968*/
/*1927*/          OPC_MoveChild, 0,
/*1929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1932*/          OPC_RecordChild0, // #0 = $b
/*1933*/          OPC_CheckChild1Integer, 16, 
/*1935*/          OPC_CheckChild1Type, MVT::i32,
/*1937*/          OPC_MoveParent,
/*1938*/          OPC_RecordChild1, // #1 = $a
/*1939*/          OPC_MoveChild, 1,
/*1941*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1943*/          OPC_MoveParent,
/*1944*/          OPC_MoveParent,
/*1945*/          OPC_RecordChild1, // #2 = $acc
/*1946*/          OPC_CheckType, MVT::i32,
/*1948*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1950*/          OPC_EmitInteger, MVT::i32, 14, 
/*1953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1968*/        0, /*End of Scope*/
/*1969*/      /*Scope*/ 107|128,1/*235*/, /*->2206*/
/*1971*/        OPC_RecordChild0, // #0 = $Rn
/*1972*/        OPC_MoveChild, 1,
/*1974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1977*/        OPC_MoveChild, 0,
/*1979*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->2119
/*1984*/          OPC_RecordChild0, // #1 = $Rm
/*1985*/          OPC_RecordChild1, // #2 = $rot
/*1986*/          OPC_MoveChild, 1,
/*1988*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1991*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1993*/          OPC_CheckType, MVT::i32,
/*1995*/          OPC_MoveParent,
/*1996*/          OPC_MoveParent,
/*1997*/          OPC_MoveChild, 1,
/*1999*/          OPC_Scope, 58, /*->2059*/ // 2 children in Scope
/*2001*/            OPC_CheckValueType, MVT::i8,
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_Scope, 25, /*->2032*/ // 2 children in Scope
/*2007*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2009*/              OPC_EmitConvertToTarget, 2,
/*2011*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2014*/              OPC_EmitInteger, MVT::i32, 14, 
/*2017*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2020*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2032*/            /*Scope*/ 25, /*->2058*/
/*2033*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2035*/              OPC_EmitConvertToTarget, 2,
/*2037*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2040*/              OPC_EmitInteger, MVT::i32, 14, 
/*2043*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2046*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2058*/            0, /*End of Scope*/
/*2059*/          /*Scope*/ 58, /*->2118*/
/*2060*/            OPC_CheckValueType, MVT::i16,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_Scope, 25, /*->2091*/ // 2 children in Scope
/*2066*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2068*/              OPC_EmitConvertToTarget, 2,
/*2070*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2073*/              OPC_EmitInteger, MVT::i32, 14, 
/*2076*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2079*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2091*/            /*Scope*/ 25, /*->2117*/
/*2092*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2094*/              OPC_EmitConvertToTarget, 2,
/*2096*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2099*/              OPC_EmitInteger, MVT::i32, 14, 
/*2102*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2105*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2117*/            0, /*End of Scope*/
/*2118*/          0, /*End of Scope*/
/*2119*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->2205
/*2122*/          OPC_RecordChild0, // #1 = $Rm
/*2123*/          OPC_RecordChild1, // #2 = $rot
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2129*/          OPC_CheckType, MVT::i32,
/*2131*/          OPC_Scope, 35, /*->2168*/ // 2 children in Scope
/*2133*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2135*/            OPC_MoveParent,
/*2136*/            OPC_MoveParent,
/*2137*/            OPC_MoveChild, 1,
/*2139*/            OPC_CheckValueType, MVT::i8,
/*2141*/            OPC_MoveParent,
/*2142*/            OPC_MoveParent,
/*2143*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2145*/            OPC_EmitConvertToTarget, 2,
/*2147*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2150*/            OPC_EmitInteger, MVT::i32, 14, 
/*2153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2168*/          /*Scope*/ 35, /*->2204*/
/*2169*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2171*/            OPC_MoveParent,
/*2172*/            OPC_MoveParent,
/*2173*/            OPC_MoveChild, 1,
/*2175*/            OPC_CheckValueType, MVT::i16,
/*2177*/            OPC_MoveParent,
/*2178*/            OPC_MoveParent,
/*2179*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2181*/            OPC_EmitConvertToTarget, 2,
/*2183*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2186*/            OPC_EmitInteger, MVT::i32, 14, 
/*2189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2204*/          0, /*End of Scope*/
/*2205*/        0, // EndSwitchOpcode
/*2206*/      /*Scope*/ 110|128,1/*238*/, /*->2446*/
/*2208*/        OPC_MoveChild, 0,
/*2210*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2213*/        OPC_MoveChild, 0,
/*2215*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->2357
/*2220*/          OPC_RecordChild0, // #0 = $Rm
/*2221*/          OPC_RecordChild1, // #1 = $rot
/*2222*/          OPC_MoveChild, 1,
/*2224*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2227*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2229*/          OPC_CheckType, MVT::i32,
/*2231*/          OPC_MoveParent,
/*2232*/          OPC_MoveParent,
/*2233*/          OPC_MoveChild, 1,
/*2235*/          OPC_Scope, 59, /*->2296*/ // 2 children in Scope
/*2237*/            OPC_CheckValueType, MVT::i8,
/*2239*/            OPC_MoveParent,
/*2240*/            OPC_MoveParent,
/*2241*/            OPC_RecordChild1, // #2 = $Rn
/*2242*/            OPC_Scope, 25, /*->2269*/ // 2 children in Scope
/*2244*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2246*/              OPC_EmitConvertToTarget, 1,
/*2248*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2251*/              OPC_EmitInteger, MVT::i32, 14, 
/*2254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2269*/            /*Scope*/ 25, /*->2295*/
/*2270*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2272*/              OPC_EmitConvertToTarget, 1,
/*2274*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2277*/              OPC_EmitInteger, MVT::i32, 14, 
/*2280*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2283*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2295*/            0, /*End of Scope*/
/*2296*/          /*Scope*/ 59, /*->2356*/
/*2297*/            OPC_CheckValueType, MVT::i16,
/*2299*/            OPC_MoveParent,
/*2300*/            OPC_MoveParent,
/*2301*/            OPC_RecordChild1, // #2 = $Rn
/*2302*/            OPC_Scope, 25, /*->2329*/ // 2 children in Scope
/*2304*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2306*/              OPC_EmitConvertToTarget, 1,
/*2308*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2311*/              OPC_EmitInteger, MVT::i32, 14, 
/*2314*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2317*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2329*/            /*Scope*/ 25, /*->2355*/
/*2330*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2332*/              OPC_EmitConvertToTarget, 1,
/*2334*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2337*/              OPC_EmitInteger, MVT::i32, 14, 
/*2340*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2343*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2355*/            0, /*End of Scope*/
/*2356*/          0, /*End of Scope*/
/*2357*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->2445
/*2360*/          OPC_RecordChild0, // #0 = $Rm
/*2361*/          OPC_RecordChild1, // #1 = $rot
/*2362*/          OPC_MoveChild, 1,
/*2364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2367*/          OPC_CheckType, MVT::i32,
/*2369*/          OPC_Scope, 36, /*->2407*/ // 2 children in Scope
/*2371*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2373*/            OPC_MoveParent,
/*2374*/            OPC_MoveParent,
/*2375*/            OPC_MoveChild, 1,
/*2377*/            OPC_CheckValueType, MVT::i8,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveParent,
/*2381*/            OPC_RecordChild1, // #2 = $Rn
/*2382*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2384*/            OPC_EmitConvertToTarget, 1,
/*2386*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2389*/            OPC_EmitInteger, MVT::i32, 14, 
/*2392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2407*/          /*Scope*/ 36, /*->2444*/
/*2408*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2410*/            OPC_MoveParent,
/*2411*/            OPC_MoveParent,
/*2412*/            OPC_MoveChild, 1,
/*2414*/            OPC_CheckValueType, MVT::i16,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_RecordChild1, // #2 = $Rn
/*2419*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2421*/            OPC_EmitConvertToTarget, 1,
/*2423*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2426*/            OPC_EmitInteger, MVT::i32, 14, 
/*2429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2432*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2444*/          0, /*End of Scope*/
/*2445*/        0, // EndSwitchOpcode
/*2446*/      /*Scope*/ 70|128,1/*198*/, /*->2646*/
/*2448*/        OPC_RecordChild0, // #0 = $Rn
/*2449*/        OPC_Scope, 30, /*->2481*/ // 5 children in Scope
/*2451*/          OPC_RecordChild1, // #1 = $shift
/*2452*/          OPC_CheckType, MVT::i32,
/*2454*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2456*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2459*/          OPC_EmitInteger, MVT::i32, 14, 
/*2462*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2465*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2468*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        /*Scope*/ 50, /*->2532*/
/*2482*/          OPC_MoveChild, 1,
/*2484*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/          OPC_MoveChild, 0,
/*2489*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2492*/          OPC_RecordChild0, // #1 = $Rn
/*2493*/          OPC_MoveChild, 1,
/*2495*/          OPC_CheckValueType, MVT::i16,
/*2497*/          OPC_MoveParent,
/*2498*/          OPC_MoveParent,
/*2499*/          OPC_MoveChild, 1,
/*2501*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2504*/          OPC_RecordChild0, // #2 = $Rm
/*2505*/          OPC_MoveChild, 1,
/*2507*/          OPC_CheckValueType, MVT::i16,
/*2509*/          OPC_MoveParent,
/*2510*/          OPC_MoveParent,
/*2511*/          OPC_MoveParent,
/*2512*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2514*/          OPC_EmitInteger, MVT::i32, 14, 
/*2517*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2520*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2532*/        /*Scope*/ 30, /*->2563*/
/*2533*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2534*/          OPC_CheckType, MVT::i32,
/*2536*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2538*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2541*/          OPC_EmitInteger, MVT::i32, 14, 
/*2544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2563*/        /*Scope*/ 50, /*->2614*/
/*2564*/          OPC_MoveChild, 1,
/*2566*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2569*/          OPC_MoveChild, 0,
/*2571*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2574*/          OPC_RecordChild0, // #1 = $Rn
/*2575*/          OPC_MoveChild, 1,
/*2577*/          OPC_CheckValueType, MVT::i16,
/*2579*/          OPC_MoveParent,
/*2580*/          OPC_MoveParent,
/*2581*/          OPC_MoveChild, 1,
/*2583*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2586*/          OPC_RecordChild0, // #2 = $Rm
/*2587*/          OPC_MoveChild, 1,
/*2589*/          OPC_CheckValueType, MVT::i16,
/*2591*/          OPC_MoveParent,
/*2592*/          OPC_MoveParent,
/*2593*/          OPC_MoveParent,
/*2594*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2596*/          OPC_EmitInteger, MVT::i32, 14, 
/*2599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2602*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2614*/        /*Scope*/ 30, /*->2645*/
/*2615*/          OPC_RecordChild1, // #1 = $Rn
/*2616*/          OPC_CheckType, MVT::i32,
/*2618*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2620*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2623*/          OPC_EmitInteger, MVT::i32, 14, 
/*2626*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2629*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2632*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2645*/        0, /*End of Scope*/
/*2646*/      /*Scope*/ 51, /*->2698*/
/*2647*/        OPC_MoveChild, 0,
/*2649*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2652*/        OPC_MoveChild, 0,
/*2654*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2657*/        OPC_RecordChild0, // #0 = $Rn
/*2658*/        OPC_MoveChild, 1,
/*2660*/        OPC_CheckValueType, MVT::i16,
/*2662*/        OPC_MoveParent,
/*2663*/        OPC_MoveParent,
/*2664*/        OPC_MoveChild, 1,
/*2666*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2669*/        OPC_RecordChild0, // #1 = $Rm
/*2670*/        OPC_MoveChild, 1,
/*2672*/        OPC_CheckValueType, MVT::i16,
/*2674*/        OPC_MoveParent,
/*2675*/        OPC_MoveParent,
/*2676*/        OPC_MoveParent,
/*2677*/        OPC_RecordChild1, // #2 = $Ra
/*2678*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2680*/        OPC_EmitInteger, MVT::i32, 14, 
/*2683*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2686*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2698*/      /*Scope*/ 31, /*->2730*/
/*2699*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2700*/        OPC_RecordChild1, // #1 = $Rn
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2705*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*2708*/        OPC_EmitInteger, MVT::i32, 14, 
/*2711*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2730*/      /*Scope*/ 51, /*->2782*/
/*2731*/        OPC_MoveChild, 0,
/*2733*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2736*/        OPC_MoveChild, 0,
/*2738*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2741*/        OPC_RecordChild0, // #0 = $Rn
/*2742*/        OPC_MoveChild, 1,
/*2744*/        OPC_CheckValueType, MVT::i16,
/*2746*/        OPC_MoveParent,
/*2747*/        OPC_MoveParent,
/*2748*/        OPC_MoveChild, 1,
/*2750*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2753*/        OPC_RecordChild0, // #1 = $Rm
/*2754*/        OPC_MoveChild, 1,
/*2756*/        OPC_CheckValueType, MVT::i16,
/*2758*/        OPC_MoveParent,
/*2759*/        OPC_MoveParent,
/*2760*/        OPC_MoveParent,
/*2761*/        OPC_RecordChild1, // #2 = $Ra
/*2762*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2764*/        OPC_EmitInteger, MVT::i32, 14, 
/*2767*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2770*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2782*/      /*Scope*/ 84, /*->2867*/
/*2783*/        OPC_RecordChild0, // #0 = $acc
/*2784*/        OPC_Scope, 40, /*->2826*/ // 2 children in Scope
/*2786*/          OPC_MoveChild, 1,
/*2788*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2791*/          OPC_RecordChild0, // #1 = $a
/*2792*/          OPC_MoveChild, 0,
/*2794*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2796*/          OPC_MoveParent,
/*2797*/          OPC_RecordChild1, // #2 = $b
/*2798*/          OPC_MoveChild, 1,
/*2800*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2802*/          OPC_MoveParent,
/*2803*/          OPC_MoveParent,
/*2804*/          OPC_CheckType, MVT::i32,
/*2806*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2808*/          OPC_EmitInteger, MVT::i32, 14, 
/*2811*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2814*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2826*/        /*Scope*/ 39, /*->2866*/
/*2827*/          OPC_RecordChild1, // #1 = $imm
/*2828*/          OPC_MoveChild, 1,
/*2830*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2833*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2835*/          OPC_MoveParent,
/*2836*/          OPC_CheckType, MVT::i32,
/*2838*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2840*/          OPC_EmitConvertToTarget, 1,
/*2842*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2845*/          OPC_EmitInteger, MVT::i32, 14, 
/*2848*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2854*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2866*/        0, /*End of Scope*/
/*2867*/      /*Scope*/ 41, /*->2909*/
/*2868*/        OPC_MoveChild, 0,
/*2870*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2873*/        OPC_RecordChild0, // #0 = $a
/*2874*/        OPC_MoveChild, 0,
/*2876*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2878*/        OPC_MoveParent,
/*2879*/        OPC_RecordChild1, // #1 = $b
/*2880*/        OPC_MoveChild, 1,
/*2882*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2884*/        OPC_MoveParent,
/*2885*/        OPC_MoveParent,
/*2886*/        OPC_RecordChild1, // #2 = $acc
/*2887*/        OPC_CheckType, MVT::i32,
/*2889*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2891*/        OPC_EmitInteger, MVT::i32, 14, 
/*2894*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2897*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2909*/      /*Scope*/ 40|128,3/*424*/, /*->3335*/
/*2911*/        OPC_RecordChild0, // #0 = $Rn
/*2912*/        OPC_RecordChild1, // #1 = $imm
/*2913*/        OPC_MoveChild, 1,
/*2915*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2918*/        OPC_Scope, 30, /*->2950*/ // 11 children in Scope
/*2920*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2927*/          OPC_EmitConvertToTarget, 1,
/*2929*/          OPC_EmitInteger, MVT::i32, 14, 
/*2932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2935*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 33, /*->2984*/
/*2951*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2963*/          OPC_EmitInteger, MVT::i32, 14, 
/*2966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2969*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2972*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2984*/        /*Scope*/ 30, /*->3015*/
/*2985*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2987*/          OPC_MoveParent,
/*2988*/          OPC_CheckType, MVT::i32,
/*2990*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2992*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2995*/          OPC_EmitConvertToTarget, 1,
/*2997*/          OPC_EmitInteger, MVT::i32, 14, 
/*3000*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3003*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*3015*/        /*Scope*/ 30, /*->3046*/
/*3016*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*3018*/          OPC_MoveParent,
/*3019*/          OPC_CheckType, MVT::i32,
/*3021*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3023*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3026*/          OPC_EmitConvertToTarget, 1,
/*3028*/          OPC_EmitInteger, MVT::i32, 14, 
/*3031*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3034*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*3046*/        /*Scope*/ 33, /*->3080*/
/*3047*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*3049*/          OPC_MoveParent,
/*3050*/          OPC_CheckType, MVT::i32,
/*3052*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3054*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3057*/          OPC_EmitConvertToTarget, 1,
/*3059*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3062*/          OPC_EmitInteger, MVT::i32, 14, 
/*3065*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3068*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*3080*/        /*Scope*/ 33, /*->3114*/
/*3081*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*3083*/          OPC_MoveParent,
/*3084*/          OPC_CheckType, MVT::i32,
/*3086*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3088*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3091*/          OPC_EmitConvertToTarget, 1,
/*3093*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*3096*/          OPC_EmitInteger, MVT::i32, 14, 
/*3099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*3114*/        /*Scope*/ 30, /*->3145*/
/*3115*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*3117*/          OPC_MoveParent,
/*3118*/          OPC_CheckType, MVT::i32,
/*3120*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3122*/          OPC_EmitConvertToTarget, 1,
/*3124*/          OPC_EmitInteger, MVT::i32, 14, 
/*3127*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3133*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*3145*/        /*Scope*/ 26, /*->3172*/
/*3146*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*3148*/          OPC_MoveParent,
/*3149*/          OPC_CheckType, MVT::i32,
/*3151*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3153*/          OPC_EmitConvertToTarget, 1,
/*3155*/          OPC_EmitInteger, MVT::i32, 14, 
/*3158*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3161*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*3172*/        /*Scope*/ 33, /*->3206*/
/*3173*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*3175*/          OPC_MoveParent,
/*3176*/          OPC_CheckType, MVT::i32,
/*3178*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3180*/          OPC_EmitConvertToTarget, 1,
/*3182*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*3185*/          OPC_EmitInteger, MVT::i32, 14, 
/*3188*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3194*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3206*/        /*Scope*/ 29, /*->3236*/
/*3207*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3209*/          OPC_MoveParent,
/*3210*/          OPC_CheckType, MVT::i32,
/*3212*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3214*/          OPC_EmitConvertToTarget, 1,
/*3216*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3219*/          OPC_EmitInteger, MVT::i32, 14, 
/*3222*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3225*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3236*/        /*Scope*/ 97, /*->3334*/
/*3237*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3239*/          OPC_MoveParent,
/*3240*/          OPC_CheckType, MVT::i32,
/*3242*/          OPC_Scope, 44, /*->3288*/ // 2 children in Scope
/*3244*/            OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*3246*/            OPC_EmitConvertToTarget, 1,
/*3248*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3251*/            OPC_EmitInteger, MVT::i32, 14, 
/*3254*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3257*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3267*/            OPC_EmitInteger, MVT::i32, 14, 
/*3270*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3288*/          /*Scope*/ 44, /*->3333*/
/*3289*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3291*/            OPC_EmitConvertToTarget, 1,
/*3293*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3296*/            OPC_EmitInteger, MVT::i32, 14, 
/*3299*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3302*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3312*/            OPC_EmitInteger, MVT::i32, 14, 
/*3315*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3333*/          0, /*End of Scope*/
/*3334*/        0, /*End of Scope*/
/*3335*/      /*Scope*/ 94, /*->3430*/
/*3336*/        OPC_MoveChild, 0,
/*3338*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->3400
/*3342*/          OPC_RecordChild0, // #0 = $Rn
/*3343*/          OPC_RecordChild1, // #1 = $Rm
/*3344*/          OPC_MoveParent,
/*3345*/          OPC_RecordChild1, // #2 = $Ra
/*3346*/          OPC_CheckType, MVT::i32,
/*3348*/          OPC_Scope, 24, /*->3374*/ // 2 children in Scope
/*3350*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3352*/            OPC_EmitInteger, MVT::i32, 14, 
/*3355*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3374*/          /*Scope*/ 24, /*->3399*/
/*3375*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3377*/            OPC_EmitInteger, MVT::i32, 14, 
/*3380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3383*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3386*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3399*/          0, /*End of Scope*/
/*3400*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3429
/*3403*/          OPC_RecordChild0, // #0 = $Rn
/*3404*/          OPC_RecordChild1, // #1 = $Rm
/*3405*/          OPC_MoveParent,
/*3406*/          OPC_RecordChild1, // #2 = $Ra
/*3407*/          OPC_CheckType, MVT::i32,
/*3409*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3411*/          OPC_EmitInteger, MVT::i32, 14, 
/*3414*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3417*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3429*/        0, // EndSwitchOpcode
/*3430*/      /*Scope*/ 67, /*->3498*/
/*3431*/        OPC_RecordChild0, // #0 = $Rn
/*3432*/        OPC_MoveChild, 1,
/*3434*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3437*/        OPC_RecordChild0, // #1 = $Rm
/*3438*/        OPC_MoveChild, 1,
/*3440*/        OPC_Scope, 27, /*->3469*/ // 2 children in Scope
/*3442*/          OPC_CheckValueType, MVT::i8,
/*3444*/          OPC_MoveParent,
/*3445*/          OPC_MoveParent,
/*3446*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3448*/          OPC_EmitInteger, MVT::i32, 0, 
/*3451*/          OPC_EmitInteger, MVT::i32, 14, 
/*3454*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3457*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3469*/        /*Scope*/ 27, /*->3497*/
/*3470*/          OPC_CheckValueType, MVT::i16,
/*3472*/          OPC_MoveParent,
/*3473*/          OPC_MoveParent,
/*3474*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3476*/          OPC_EmitInteger, MVT::i32, 0, 
/*3479*/          OPC_EmitInteger, MVT::i32, 14, 
/*3482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3497*/        0, /*End of Scope*/
/*3498*/      /*Scope*/ 62, /*->3561*/
/*3499*/        OPC_MoveChild, 0,
/*3501*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->3531
/*3505*/          OPC_RecordChild0, // #0 = $Rn
/*3506*/          OPC_RecordChild1, // #1 = $Rm
/*3507*/          OPC_MoveParent,
/*3508*/          OPC_RecordChild1, // #2 = $Ra
/*3509*/          OPC_CheckType, MVT::i32,
/*3511*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3513*/          OPC_EmitInteger, MVT::i32, 14, 
/*3516*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3519*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3531*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->3560
/*3534*/          OPC_RecordChild0, // #0 = $Rm
/*3535*/          OPC_RecordChild1, // #1 = $Rn
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_RecordChild1, // #2 = $Ra
/*3538*/          OPC_CheckType, MVT::i32,
/*3540*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3542*/          OPC_EmitInteger, MVT::i32, 14, 
/*3545*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3548*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3560*/        0, // EndSwitchOpcode
/*3561*/      /*Scope*/ 74|128,1/*202*/, /*->3765*/
/*3563*/        OPC_RecordChild0, // #0 = $Rn
/*3564*/        OPC_MoveChild, 1,
/*3566*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3631
/*3570*/          OPC_RecordChild0, // #1 = $Rm
/*3571*/          OPC_MoveChild, 1,
/*3573*/          OPC_Scope, 27, /*->3602*/ // 2 children in Scope
/*3575*/            OPC_CheckValueType, MVT::i8,
/*3577*/            OPC_MoveParent,
/*3578*/            OPC_MoveParent,
/*3579*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3581*/            OPC_EmitInteger, MVT::i32, 0, 
/*3584*/            OPC_EmitInteger, MVT::i32, 14, 
/*3587*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3602*/          /*Scope*/ 27, /*->3630*/
/*3603*/            OPC_CheckValueType, MVT::i16,
/*3605*/            OPC_MoveParent,
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3609*/            OPC_EmitInteger, MVT::i32, 0, 
/*3612*/            OPC_EmitInteger, MVT::i32, 14, 
/*3615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3630*/          0, /*End of Scope*/
/*3631*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->3712
/*3634*/          OPC_RecordChild0, // #1 = $Rn
/*3635*/          OPC_RecordChild1, // #2 = $Rm
/*3636*/          OPC_MoveParent,
/*3637*/          OPC_CheckType, MVT::i32,
/*3639*/          OPC_Scope, 24, /*->3665*/ // 3 children in Scope
/*3641*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3643*/            OPC_EmitInteger, MVT::i32, 14, 
/*3646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3652*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3665*/          /*Scope*/ 24, /*->3690*/
/*3666*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3668*/            OPC_EmitInteger, MVT::i32, 14, 
/*3671*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3674*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3677*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3690*/          /*Scope*/ 20, /*->3711*/
/*3691*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3693*/            OPC_EmitInteger, MVT::i32, 14, 
/*3696*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3711*/          0, /*End of Scope*/
/*3712*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->3764
/*3715*/          OPC_RecordChild0, // #1 = $Rn
/*3716*/          OPC_RecordChild1, // #2 = $Rm
/*3717*/          OPC_MoveParent,
/*3718*/          OPC_CheckType, MVT::i32,
/*3720*/          OPC_Scope, 20, /*->3742*/ // 2 children in Scope
/*3722*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*3724*/            OPC_EmitInteger, MVT::i32, 14, 
/*3727*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3730*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3742*/          /*Scope*/ 20, /*->3763*/
/*3743*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3745*/            OPC_EmitInteger, MVT::i32, 14, 
/*3748*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3751*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3763*/          0, /*End of Scope*/
/*3764*/        0, // EndSwitchOpcode
/*3765*/      /*Scope*/ 122, /*->3888*/
/*3766*/        OPC_MoveChild, 0,
/*3768*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3771*/        OPC_RecordChild0, // #0 = $Rm
/*3772*/        OPC_MoveChild, 1,
/*3774*/        OPC_Scope, 55, /*->3831*/ // 2 children in Scope
/*3776*/          OPC_CheckValueType, MVT::i8,
/*3778*/          OPC_MoveParent,
/*3779*/          OPC_MoveParent,
/*3780*/          OPC_RecordChild1, // #1 = $Rn
/*3781*/          OPC_Scope, 23, /*->3806*/ // 2 children in Scope
/*3783*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3785*/            OPC_EmitInteger, MVT::i32, 0, 
/*3788*/            OPC_EmitInteger, MVT::i32, 14, 
/*3791*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3794*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3806*/          /*Scope*/ 23, /*->3830*/
/*3807*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3809*/            OPC_EmitInteger, MVT::i32, 0, 
/*3812*/            OPC_EmitInteger, MVT::i32, 14, 
/*3815*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3818*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3830*/          0, /*End of Scope*/
/*3831*/        /*Scope*/ 55, /*->3887*/
/*3832*/          OPC_CheckValueType, MVT::i16,
/*3834*/          OPC_MoveParent,
/*3835*/          OPC_MoveParent,
/*3836*/          OPC_RecordChild1, // #1 = $Rn
/*3837*/          OPC_Scope, 23, /*->3862*/ // 2 children in Scope
/*3839*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3841*/            OPC_EmitInteger, MVT::i32, 0, 
/*3844*/            OPC_EmitInteger, MVT::i32, 14, 
/*3847*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3862*/          /*Scope*/ 23, /*->3886*/
/*3863*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3865*/            OPC_EmitInteger, MVT::i32, 0, 
/*3868*/            OPC_EmitInteger, MVT::i32, 14, 
/*3871*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3874*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3886*/          0, /*End of Scope*/
/*3887*/        0, /*End of Scope*/
/*3888*/      /*Scope*/ 100|128,3/*484*/, /*->4374*/
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_Scope, 93, /*->3986*/ // 2 children in Scope
/*3893*/          OPC_RecordChild1, // #1 = $Rm
/*3894*/          OPC_CheckType, MVT::i32,
/*3896*/          OPC_Scope, 23, /*->3921*/ // 3 children in Scope
/*3898*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3900*/            OPC_EmitInteger, MVT::i32, 14, 
/*3903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3921*/          /*Scope*/ 23, /*->3945*/
/*3922*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3924*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3927*/            OPC_EmitInteger, MVT::i32, 14, 
/*3930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3933*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3945*/          /*Scope*/ 39, /*->3985*/
/*3946*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3948*/            OPC_EmitInteger, MVT::i32, 14, 
/*3951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3954*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3957*/            OPC_Scope, 12, /*->3971*/ // 2 children in Scope
/*3959*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3971*/            /*Scope*/ 12, /*->3984*/
/*3972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3984*/            0, /*End of Scope*/
/*3985*/          0, /*End of Scope*/
/*3986*/        /*Scope*/ 1|128,3/*385*/, /*->4373*/
/*3988*/          OPC_MoveChild, 1,
/*3990*/          OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->4180
/*3995*/            OPC_Scope, 9|128,1/*137*/, /*->4135*/ // 2 children in Scope
/*3998*/              OPC_RecordChild0, // #1 = $Vn
/*3999*/              OPC_MoveChild, 1,
/*4001*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4004*/              OPC_RecordChild0, // #2 = $Vm
/*4005*/              OPC_Scope, 63, /*->4070*/ // 2 children in Scope
/*4007*/                OPC_CheckChild0Type, MVT::v4i16,
/*4009*/                OPC_RecordChild1, // #3 = $lane
/*4010*/                OPC_MoveChild, 1,
/*4012*/                OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4015*/                OPC_MoveParent,
/*4016*/                OPC_MoveParent,
/*4017*/                OPC_MoveParent,
/*4018*/                OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->4044
/*4021*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4023*/                  OPC_EmitConvertToTarget, 3,
/*4025*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4028*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4031*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                              1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4044*/                /*SwitchType*/ 23, MVT::v8i16,// ->4069
/*4046*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4048*/                  OPC_EmitConvertToTarget, 3,
/*4050*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4053*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4056*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                              1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4069*/                0, // EndSwitchType
/*4070*/              /*Scope*/ 63, /*->4134*/
/*4071*/                OPC_CheckChild0Type, MVT::v2i32,
/*4073*/                OPC_RecordChild1, // #3 = $lane
/*4074*/                OPC_MoveChild, 1,
/*4076*/                OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4079*/                OPC_MoveParent,
/*4080*/                OPC_MoveParent,
/*4081*/                OPC_MoveParent,
/*4082*/                OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4108
/*4085*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4087*/                  OPC_EmitConvertToTarget, 3,
/*4089*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4092*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4095*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                              1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4108*/                /*SwitchType*/ 23, MVT::v4i32,// ->4133
/*4110*/                  OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4112*/                  OPC_EmitConvertToTarget, 3,
/*4114*/                  OPC_EmitInteger, MVT::i32, 14, 
/*4117*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4120*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                              1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                          // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                          // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4133*/                0, // EndSwitchType
/*4134*/              0, /*End of Scope*/
/*4135*/            /*Scope*/ 43, /*->4179*/
/*4136*/              OPC_MoveChild, 0,
/*4138*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4141*/              OPC_RecordChild0, // #1 = $Vm
/*4142*/              OPC_CheckChild0Type, MVT::v4i16,
/*4144*/              OPC_RecordChild1, // #2 = $lane
/*4145*/              OPC_MoveChild, 1,
/*4147*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4150*/              OPC_MoveParent,
/*4151*/              OPC_MoveParent,
/*4152*/              OPC_RecordChild1, // #3 = $Vn
/*4153*/              OPC_MoveParent,
/*4154*/              OPC_CheckType, MVT::v4i16,
/*4156*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4158*/              OPC_EmitConvertToTarget, 2,
/*4160*/              OPC_EmitInteger, MVT::i32, 14, 
/*4163*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4166*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4179*/            0, /*End of Scope*/
/*4180*/          /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->4276
/*4183*/            OPC_RecordChild0, // #1 = $Vn
/*4184*/            OPC_Scope, 44, /*->4230*/ // 2 children in Scope
/*4186*/              OPC_CheckChild0Type, MVT::v4i16,
/*4188*/              OPC_MoveChild, 1,
/*4190*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4193*/              OPC_RecordChild0, // #2 = $Vm
/*4194*/              OPC_CheckChild0Type, MVT::v4i16,
/*4196*/              OPC_RecordChild1, // #3 = $lane
/*4197*/              OPC_MoveChild, 1,
/*4199*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4202*/              OPC_MoveParent,
/*4203*/              OPC_MoveParent,
/*4204*/              OPC_MoveParent,
/*4205*/              OPC_CheckType, MVT::v4i32,
/*4207*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4209*/              OPC_EmitConvertToTarget, 3,
/*4211*/              OPC_EmitInteger, MVT::i32, 14, 
/*4214*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4217*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4230*/            /*Scope*/ 44, /*->4275*/
/*4231*/              OPC_CheckChild0Type, MVT::v2i32,
/*4233*/              OPC_MoveChild, 1,
/*4235*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4238*/              OPC_RecordChild0, // #2 = $Vm
/*4239*/              OPC_CheckChild0Type, MVT::v2i32,
/*4241*/              OPC_RecordChild1, // #3 = $lane
/*4242*/              OPC_MoveChild, 1,
/*4244*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4247*/              OPC_MoveParent,
/*4248*/              OPC_MoveParent,
/*4249*/              OPC_MoveParent,
/*4250*/              OPC_CheckType, MVT::v2i64,
/*4252*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4254*/              OPC_EmitConvertToTarget, 3,
/*4256*/              OPC_EmitInteger, MVT::i32, 14, 
/*4259*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4262*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4275*/            0, /*End of Scope*/
/*4276*/          /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->4372
/*4279*/            OPC_RecordChild0, // #1 = $Vn
/*4280*/            OPC_Scope, 44, /*->4326*/ // 2 children in Scope
/*4282*/              OPC_CheckChild0Type, MVT::v4i16,
/*4284*/              OPC_MoveChild, 1,
/*4286*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4289*/              OPC_RecordChild0, // #2 = $Vm
/*4290*/              OPC_CheckChild0Type, MVT::v4i16,
/*4292*/              OPC_RecordChild1, // #3 = $lane
/*4293*/              OPC_MoveChild, 1,
/*4295*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4298*/              OPC_MoveParent,
/*4299*/              OPC_MoveParent,
/*4300*/              OPC_MoveParent,
/*4301*/              OPC_CheckType, MVT::v4i32,
/*4303*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4305*/              OPC_EmitConvertToTarget, 3,
/*4307*/              OPC_EmitInteger, MVT::i32, 14, 
/*4310*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4313*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4326*/            /*Scope*/ 44, /*->4371*/
/*4327*/              OPC_CheckChild0Type, MVT::v2i32,
/*4329*/              OPC_MoveChild, 1,
/*4331*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4334*/              OPC_RecordChild0, // #2 = $Vm
/*4335*/              OPC_CheckChild0Type, MVT::v2i32,
/*4337*/              OPC_RecordChild1, // #3 = $lane
/*4338*/              OPC_MoveChild, 1,
/*4340*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4343*/              OPC_MoveParent,
/*4344*/              OPC_MoveParent,
/*4345*/              OPC_MoveParent,
/*4346*/              OPC_CheckType, MVT::v2i64,
/*4348*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4350*/              OPC_EmitConvertToTarget, 3,
/*4352*/              OPC_EmitInteger, MVT::i32, 14, 
/*4355*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4358*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4371*/            0, /*End of Scope*/
/*4372*/          0, // EndSwitchOpcode
/*4373*/        0, /*End of Scope*/
/*4374*/      /*Scope*/ 97, /*->4472*/
/*4375*/        OPC_MoveChild, 0,
/*4377*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4380*/        OPC_Scope, 44, /*->4426*/ // 2 children in Scope
/*4382*/          OPC_RecordChild0, // #0 = $Vn
/*4383*/          OPC_MoveChild, 1,
/*4385*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4388*/          OPC_RecordChild0, // #1 = $Vm
/*4389*/          OPC_CheckChild0Type, MVT::v4i16,
/*4391*/          OPC_RecordChild1, // #2 = $lane
/*4392*/          OPC_MoveChild, 1,
/*4394*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4397*/          OPC_MoveParent,
/*4398*/          OPC_MoveParent,
/*4399*/          OPC_MoveParent,
/*4400*/          OPC_RecordChild1, // #3 = $src1
/*4401*/          OPC_CheckType, MVT::v4i16,
/*4403*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4405*/          OPC_EmitConvertToTarget, 2,
/*4407*/          OPC_EmitInteger, MVT::i32, 14, 
/*4410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4426*/        /*Scope*/ 44, /*->4471*/
/*4427*/          OPC_MoveChild, 0,
/*4429*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4432*/          OPC_RecordChild0, // #0 = $Vm
/*4433*/          OPC_CheckChild0Type, MVT::v4i16,
/*4435*/          OPC_RecordChild1, // #1 = $lane
/*4436*/          OPC_MoveChild, 1,
/*4438*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4441*/          OPC_MoveParent,
/*4442*/          OPC_MoveParent,
/*4443*/          OPC_RecordChild1, // #2 = $Vn
/*4444*/          OPC_MoveParent,
/*4445*/          OPC_RecordChild1, // #3 = $src1
/*4446*/          OPC_CheckType, MVT::v4i16,
/*4448*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4450*/          OPC_EmitConvertToTarget, 1,
/*4452*/          OPC_EmitInteger, MVT::i32, 14, 
/*4455*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4458*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4471*/        0, /*End of Scope*/
/*4472*/      /*Scope*/ 49, /*->4522*/
/*4473*/        OPC_RecordChild0, // #0 = $src1
/*4474*/        OPC_MoveChild, 1,
/*4476*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4479*/        OPC_MoveChild, 0,
/*4481*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4484*/        OPC_RecordChild0, // #1 = $Vm
/*4485*/        OPC_CheckChild0Type, MVT::v2i32,
/*4487*/        OPC_RecordChild1, // #2 = $lane
/*4488*/        OPC_MoveChild, 1,
/*4490*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4493*/        OPC_MoveParent,
/*4494*/        OPC_MoveParent,
/*4495*/        OPC_RecordChild1, // #3 = $Vn
/*4496*/        OPC_MoveParent,
/*4497*/        OPC_CheckType, MVT::v2i32,
/*4499*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4501*/        OPC_EmitConvertToTarget, 2,
/*4503*/        OPC_EmitInteger, MVT::i32, 14, 
/*4506*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4509*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4522*/      /*Scope*/ 97, /*->4620*/
/*4523*/        OPC_MoveChild, 0,
/*4525*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4528*/        OPC_Scope, 44, /*->4574*/ // 2 children in Scope
/*4530*/          OPC_RecordChild0, // #0 = $Vn
/*4531*/          OPC_MoveChild, 1,
/*4533*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4536*/          OPC_RecordChild0, // #1 = $Vm
/*4537*/          OPC_CheckChild0Type, MVT::v2i32,
/*4539*/          OPC_RecordChild1, // #2 = $lane
/*4540*/          OPC_MoveChild, 1,
/*4542*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4545*/          OPC_MoveParent,
/*4546*/          OPC_MoveParent,
/*4547*/          OPC_MoveParent,
/*4548*/          OPC_RecordChild1, // #3 = $src1
/*4549*/          OPC_CheckType, MVT::v2i32,
/*4551*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4553*/          OPC_EmitConvertToTarget, 2,
/*4555*/          OPC_EmitInteger, MVT::i32, 14, 
/*4558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4574*/        /*Scope*/ 44, /*->4619*/
/*4575*/          OPC_MoveChild, 0,
/*4577*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4580*/          OPC_RecordChild0, // #0 = $Vm
/*4581*/          OPC_CheckChild0Type, MVT::v2i32,
/*4583*/          OPC_RecordChild1, // #1 = $lane
/*4584*/          OPC_MoveChild, 1,
/*4586*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4589*/          OPC_MoveParent,
/*4590*/          OPC_MoveParent,
/*4591*/          OPC_RecordChild1, // #2 = $Vn
/*4592*/          OPC_MoveParent,
/*4593*/          OPC_RecordChild1, // #3 = $src1
/*4594*/          OPC_CheckType, MVT::v2i32,
/*4596*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4598*/          OPC_EmitConvertToTarget, 1,
/*4600*/          OPC_EmitInteger, MVT::i32, 14, 
/*4603*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4606*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4619*/        0, /*End of Scope*/
/*4620*/      /*Scope*/ 49, /*->4670*/
/*4621*/        OPC_RecordChild0, // #0 = $src1
/*4622*/        OPC_MoveChild, 1,
/*4624*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4627*/        OPC_MoveChild, 0,
/*4629*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4632*/        OPC_RecordChild0, // #1 = $Vm
/*4633*/        OPC_CheckChild0Type, MVT::v4i16,
/*4635*/        OPC_RecordChild1, // #2 = $lane
/*4636*/        OPC_MoveChild, 1,
/*4638*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4641*/        OPC_MoveParent,
/*4642*/        OPC_MoveParent,
/*4643*/        OPC_RecordChild1, // #3 = $Vn
/*4644*/        OPC_MoveParent,
/*4645*/        OPC_CheckType, MVT::v8i16,
/*4647*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4649*/        OPC_EmitConvertToTarget, 2,
/*4651*/        OPC_EmitInteger, MVT::i32, 14, 
/*4654*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4657*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4670*/      /*Scope*/ 97, /*->4768*/
/*4671*/        OPC_MoveChild, 0,
/*4673*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4676*/        OPC_Scope, 44, /*->4722*/ // 2 children in Scope
/*4678*/          OPC_RecordChild0, // #0 = $Vn
/*4679*/          OPC_MoveChild, 1,
/*4681*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4684*/          OPC_RecordChild0, // #1 = $Vm
/*4685*/          OPC_CheckChild0Type, MVT::v4i16,
/*4687*/          OPC_RecordChild1, // #2 = $lane
/*4688*/          OPC_MoveChild, 1,
/*4690*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4693*/          OPC_MoveParent,
/*4694*/          OPC_MoveParent,
/*4695*/          OPC_MoveParent,
/*4696*/          OPC_RecordChild1, // #3 = $src1
/*4697*/          OPC_CheckType, MVT::v8i16,
/*4699*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4701*/          OPC_EmitConvertToTarget, 2,
/*4703*/          OPC_EmitInteger, MVT::i32, 14, 
/*4706*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4709*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4722*/        /*Scope*/ 44, /*->4767*/
/*4723*/          OPC_MoveChild, 0,
/*4725*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4728*/          OPC_RecordChild0, // #0 = $Vm
/*4729*/          OPC_CheckChild0Type, MVT::v4i16,
/*4731*/          OPC_RecordChild1, // #1 = $lane
/*4732*/          OPC_MoveChild, 1,
/*4734*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4737*/          OPC_MoveParent,
/*4738*/          OPC_MoveParent,
/*4739*/          OPC_RecordChild1, // #2 = $Vn
/*4740*/          OPC_MoveParent,
/*4741*/          OPC_RecordChild1, // #3 = $src1
/*4742*/          OPC_CheckType, MVT::v8i16,
/*4744*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4746*/          OPC_EmitConvertToTarget, 1,
/*4748*/          OPC_EmitInteger, MVT::i32, 14, 
/*4751*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4754*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4767*/        0, /*End of Scope*/
/*4768*/      /*Scope*/ 49, /*->4818*/
/*4769*/        OPC_RecordChild0, // #0 = $src1
/*4770*/        OPC_MoveChild, 1,
/*4772*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4775*/        OPC_MoveChild, 0,
/*4777*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4780*/        OPC_RecordChild0, // #1 = $Vm
/*4781*/        OPC_CheckChild0Type, MVT::v2i32,
/*4783*/        OPC_RecordChild1, // #2 = $lane
/*4784*/        OPC_MoveChild, 1,
/*4786*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4789*/        OPC_MoveParent,
/*4790*/        OPC_MoveParent,
/*4791*/        OPC_RecordChild1, // #3 = $Vn
/*4792*/        OPC_MoveParent,
/*4793*/        OPC_CheckType, MVT::v4i32,
/*4795*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4797*/        OPC_EmitConvertToTarget, 2,
/*4799*/        OPC_EmitInteger, MVT::i32, 14, 
/*4802*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4805*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4818*/      /*Scope*/ 39|128,2/*295*/, /*->5115*/
/*4820*/        OPC_MoveChild, 0,
/*4822*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->4918
/*4826*/          OPC_Scope, 44, /*->4872*/ // 2 children in Scope
/*4828*/            OPC_RecordChild0, // #0 = $Vn
/*4829*/            OPC_MoveChild, 1,
/*4831*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4834*/            OPC_RecordChild0, // #1 = $Vm
/*4835*/            OPC_CheckChild0Type, MVT::v2i32,
/*4837*/            OPC_RecordChild1, // #2 = $lane
/*4838*/            OPC_MoveChild, 1,
/*4840*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4843*/            OPC_MoveParent,
/*4844*/            OPC_MoveParent,
/*4845*/            OPC_MoveParent,
/*4846*/            OPC_RecordChild1, // #3 = $src1
/*4847*/            OPC_CheckType, MVT::v4i32,
/*4849*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4851*/            OPC_EmitConvertToTarget, 2,
/*4853*/            OPC_EmitInteger, MVT::i32, 14, 
/*4856*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4859*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4872*/          /*Scope*/ 44, /*->4917*/
/*4873*/            OPC_MoveChild, 0,
/*4875*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4878*/            OPC_RecordChild0, // #0 = $Vm
/*4879*/            OPC_CheckChild0Type, MVT::v2i32,
/*4881*/            OPC_RecordChild1, // #1 = $lane
/*4882*/            OPC_MoveChild, 1,
/*4884*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4887*/            OPC_MoveParent,
/*4888*/            OPC_MoveParent,
/*4889*/            OPC_RecordChild1, // #2 = $Vn
/*4890*/            OPC_MoveParent,
/*4891*/            OPC_RecordChild1, // #3 = $src1
/*4892*/            OPC_CheckType, MVT::v4i32,
/*4894*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4896*/            OPC_EmitConvertToTarget, 1,
/*4898*/            OPC_EmitInteger, MVT::i32, 14, 
/*4901*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4904*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4917*/          0, /*End of Scope*/
/*4918*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->5016
/*4921*/          OPC_RecordChild0, // #0 = $Vn
/*4922*/          OPC_Scope, 45, /*->4969*/ // 2 children in Scope
/*4924*/            OPC_CheckChild0Type, MVT::v4i16,
/*4926*/            OPC_MoveChild, 1,
/*4928*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4931*/            OPC_RecordChild0, // #1 = $Vm
/*4932*/            OPC_CheckChild0Type, MVT::v4i16,
/*4934*/            OPC_RecordChild1, // #2 = $lane
/*4935*/            OPC_MoveChild, 1,
/*4937*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4940*/            OPC_MoveParent,
/*4941*/            OPC_MoveParent,
/*4942*/            OPC_MoveParent,
/*4943*/            OPC_RecordChild1, // #3 = $src1
/*4944*/            OPC_CheckType, MVT::v4i32,
/*4946*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4948*/            OPC_EmitConvertToTarget, 2,
/*4950*/            OPC_EmitInteger, MVT::i32, 14, 
/*4953*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4956*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4969*/          /*Scope*/ 45, /*->5015*/
/*4970*/            OPC_CheckChild0Type, MVT::v2i32,
/*4972*/            OPC_MoveChild, 1,
/*4974*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4977*/            OPC_RecordChild0, // #1 = $Vm
/*4978*/            OPC_CheckChild0Type, MVT::v2i32,
/*4980*/            OPC_RecordChild1, // #2 = $lane
/*4981*/            OPC_MoveChild, 1,
/*4983*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4986*/            OPC_MoveParent,
/*4987*/            OPC_MoveParent,
/*4988*/            OPC_MoveParent,
/*4989*/            OPC_RecordChild1, // #3 = $src1
/*4990*/            OPC_CheckType, MVT::v2i64,
/*4992*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4994*/            OPC_EmitConvertToTarget, 2,
/*4996*/            OPC_EmitInteger, MVT::i32, 14, 
/*4999*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5002*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5015*/          0, /*End of Scope*/
/*5016*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->5114
/*5019*/          OPC_RecordChild0, // #0 = $Vn
/*5020*/          OPC_Scope, 45, /*->5067*/ // 2 children in Scope
/*5022*/            OPC_CheckChild0Type, MVT::v4i16,
/*5024*/            OPC_MoveChild, 1,
/*5026*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5029*/            OPC_RecordChild0, // #1 = $Vm
/*5030*/            OPC_CheckChild0Type, MVT::v4i16,
/*5032*/            OPC_RecordChild1, // #2 = $lane
/*5033*/            OPC_MoveChild, 1,
/*5035*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5038*/            OPC_MoveParent,
/*5039*/            OPC_MoveParent,
/*5040*/            OPC_MoveParent,
/*5041*/            OPC_RecordChild1, // #3 = $src1
/*5042*/            OPC_CheckType, MVT::v4i32,
/*5044*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5046*/            OPC_EmitConvertToTarget, 2,
/*5048*/            OPC_EmitInteger, MVT::i32, 14, 
/*5051*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5054*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5067*/          /*Scope*/ 45, /*->5113*/
/*5068*/            OPC_CheckChild0Type, MVT::v2i32,
/*5070*/            OPC_MoveChild, 1,
/*5072*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5075*/            OPC_RecordChild0, // #1 = $Vm
/*5076*/            OPC_CheckChild0Type, MVT::v2i32,
/*5078*/            OPC_RecordChild1, // #2 = $lane
/*5079*/            OPC_MoveChild, 1,
/*5081*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5084*/            OPC_MoveParent,
/*5085*/            OPC_MoveParent,
/*5086*/            OPC_MoveParent,
/*5087*/            OPC_RecordChild1, // #3 = $src1
/*5088*/            OPC_CheckType, MVT::v2i64,
/*5090*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5092*/            OPC_EmitConvertToTarget, 2,
/*5094*/            OPC_EmitInteger, MVT::i32, 14, 
/*5097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5100*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5113*/          0, /*End of Scope*/
/*5114*/        0, // EndSwitchOpcode
/*5115*/      /*Scope*/ 53|128,1/*181*/, /*->5298*/
/*5117*/        OPC_RecordChild0, // #0 = $src1
/*5118*/        OPC_MoveChild, 1,
/*5120*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5123*/        OPC_Scope, 113, /*->5238*/ // 2 children in Scope
/*5125*/          OPC_RecordChild0, // #1 = $src2
/*5126*/          OPC_MoveChild, 1,
/*5128*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5131*/          OPC_RecordChild0, // #2 = $src3
/*5132*/          OPC_Scope, 51, /*->5185*/ // 2 children in Scope
/*5134*/            OPC_CheckChild0Type, MVT::v8i16,
/*5136*/            OPC_RecordChild1, // #3 = $lane
/*5137*/            OPC_MoveChild, 1,
/*5139*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5142*/            OPC_MoveParent,
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_MoveParent,
/*5145*/            OPC_CheckType, MVT::v8i16,
/*5147*/            OPC_EmitConvertToTarget, 3,
/*5149*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5152*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5161*/            OPC_EmitConvertToTarget, 3,
/*5163*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5166*/            OPC_EmitInteger, MVT::i32, 14, 
/*5169*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5172*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5185*/          /*Scope*/ 51, /*->5237*/
/*5186*/            OPC_CheckChild0Type, MVT::v4i32,
/*5188*/            OPC_RecordChild1, // #3 = $lane
/*5189*/            OPC_MoveChild, 1,
/*5191*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5194*/            OPC_MoveParent,
/*5195*/            OPC_MoveParent,
/*5196*/            OPC_MoveParent,
/*5197*/            OPC_CheckType, MVT::v4i32,
/*5199*/            OPC_EmitConvertToTarget, 3,
/*5201*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5204*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5213*/            OPC_EmitConvertToTarget, 3,
/*5215*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5218*/            OPC_EmitInteger, MVT::i32, 14, 
/*5221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5224*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5237*/          0, /*End of Scope*/
/*5238*/        /*Scope*/ 58, /*->5297*/
/*5239*/          OPC_MoveChild, 0,
/*5241*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5244*/          OPC_RecordChild0, // #1 = $src3
/*5245*/          OPC_CheckChild0Type, MVT::v8i16,
/*5247*/          OPC_RecordChild1, // #2 = $lane
/*5248*/          OPC_MoveChild, 1,
/*5250*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5253*/          OPC_MoveParent,
/*5254*/          OPC_MoveParent,
/*5255*/          OPC_RecordChild1, // #3 = $src2
/*5256*/          OPC_MoveParent,
/*5257*/          OPC_CheckType, MVT::v8i16,
/*5259*/          OPC_EmitConvertToTarget, 2,
/*5261*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5264*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5273*/          OPC_EmitConvertToTarget, 2,
/*5275*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5278*/          OPC_EmitInteger, MVT::i32, 14, 
/*5281*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5284*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5297*/        0, /*End of Scope*/
/*5298*/      /*Scope*/ 127, /*->5426*/
/*5299*/        OPC_MoveChild, 0,
/*5301*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5304*/        OPC_Scope, 59, /*->5365*/ // 2 children in Scope
/*5306*/          OPC_RecordChild0, // #0 = $src2
/*5307*/          OPC_MoveChild, 1,
/*5309*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5312*/          OPC_RecordChild0, // #1 = $src3
/*5313*/          OPC_CheckChild0Type, MVT::v8i16,
/*5315*/          OPC_RecordChild1, // #2 = $lane
/*5316*/          OPC_MoveChild, 1,
/*5318*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5321*/          OPC_MoveParent,
/*5322*/          OPC_MoveParent,
/*5323*/          OPC_MoveParent,
/*5324*/          OPC_RecordChild1, // #3 = $src1
/*5325*/          OPC_CheckType, MVT::v8i16,
/*5327*/          OPC_EmitConvertToTarget, 2,
/*5329*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5332*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5341*/          OPC_EmitConvertToTarget, 2,
/*5343*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5346*/          OPC_EmitInteger, MVT::i32, 14, 
/*5349*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5352*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5365*/        /*Scope*/ 59, /*->5425*/
/*5366*/          OPC_MoveChild, 0,
/*5368*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5371*/          OPC_RecordChild0, // #0 = $src3
/*5372*/          OPC_CheckChild0Type, MVT::v8i16,
/*5374*/          OPC_RecordChild1, // #1 = $lane
/*5375*/          OPC_MoveChild, 1,
/*5377*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5380*/          OPC_MoveParent,
/*5381*/          OPC_MoveParent,
/*5382*/          OPC_RecordChild1, // #2 = $src2
/*5383*/          OPC_MoveParent,
/*5384*/          OPC_RecordChild1, // #3 = $src1
/*5385*/          OPC_CheckType, MVT::v8i16,
/*5387*/          OPC_EmitConvertToTarget, 1,
/*5389*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5392*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5401*/          OPC_EmitConvertToTarget, 1,
/*5403*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5406*/          OPC_EmitInteger, MVT::i32, 14, 
/*5409*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5412*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5425*/        0, /*End of Scope*/
/*5426*/      /*Scope*/ 64, /*->5491*/
/*5427*/        OPC_RecordChild0, // #0 = $src1
/*5428*/        OPC_MoveChild, 1,
/*5430*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5433*/        OPC_MoveChild, 0,
/*5435*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5438*/        OPC_RecordChild0, // #1 = $src3
/*5439*/        OPC_CheckChild0Type, MVT::v4i32,
/*5441*/        OPC_RecordChild1, // #2 = $lane
/*5442*/        OPC_MoveChild, 1,
/*5444*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/        OPC_MoveParent,
/*5448*/        OPC_MoveParent,
/*5449*/        OPC_RecordChild1, // #3 = $src2
/*5450*/        OPC_MoveParent,
/*5451*/        OPC_CheckType, MVT::v4i32,
/*5453*/        OPC_EmitConvertToTarget, 2,
/*5455*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5458*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5467*/        OPC_EmitConvertToTarget, 2,
/*5469*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5472*/        OPC_EmitInteger, MVT::i32, 14, 
/*5475*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5478*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5491*/      /*Scope*/ 89|128,2/*345*/, /*->5838*/
/*5493*/        OPC_MoveChild, 0,
/*5495*/        OPC_SwitchOpcode /*3 cases */, 122, TARGET_VAL(ISD::MUL),// ->5621
/*5499*/          OPC_Scope, 59, /*->5560*/ // 2 children in Scope
/*5501*/            OPC_RecordChild0, // #0 = $src2
/*5502*/            OPC_MoveChild, 1,
/*5504*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5507*/            OPC_RecordChild0, // #1 = $src3
/*5508*/            OPC_CheckChild0Type, MVT::v4i32,
/*5510*/            OPC_RecordChild1, // #2 = $lane
/*5511*/            OPC_MoveChild, 1,
/*5513*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5516*/            OPC_MoveParent,
/*5517*/            OPC_MoveParent,
/*5518*/            OPC_MoveParent,
/*5519*/            OPC_RecordChild1, // #3 = $src1
/*5520*/            OPC_CheckType, MVT::v4i32,
/*5522*/            OPC_EmitConvertToTarget, 2,
/*5524*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5527*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5536*/            OPC_EmitConvertToTarget, 2,
/*5538*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5541*/            OPC_EmitInteger, MVT::i32, 14, 
/*5544*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5560*/          /*Scope*/ 59, /*->5620*/
/*5561*/            OPC_MoveChild, 0,
/*5563*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5566*/            OPC_RecordChild0, // #0 = $src3
/*5567*/            OPC_CheckChild0Type, MVT::v4i32,
/*5569*/            OPC_RecordChild1, // #1 = $lane
/*5570*/            OPC_MoveChild, 1,
/*5572*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5575*/            OPC_MoveParent,
/*5576*/            OPC_MoveParent,
/*5577*/            OPC_RecordChild1, // #2 = $src2
/*5578*/            OPC_MoveParent,
/*5579*/            OPC_RecordChild1, // #3 = $src1
/*5580*/            OPC_CheckType, MVT::v4i32,
/*5582*/            OPC_EmitConvertToTarget, 1,
/*5584*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5587*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*5596*/            OPC_EmitConvertToTarget, 1,
/*5598*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5601*/            OPC_EmitInteger, MVT::i32, 14, 
/*5604*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5607*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5620*/          0, /*End of Scope*/
/*5621*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->5729
/*5624*/          OPC_RecordChild0, // #0 = $Vn
/*5625*/          OPC_Scope, 33, /*->5660*/ // 3 children in Scope
/*5627*/            OPC_CheckChild0Type, MVT::v8i8,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveChild, 1,
/*5632*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*5635*/            OPC_RecordChild0, // #1 = $Vm
/*5636*/            OPC_CheckChild0Type, MVT::v8i8,
/*5638*/            OPC_MoveParent,
/*5639*/            OPC_CheckType, MVT::v8i16,
/*5641*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5643*/            OPC_EmitInteger, MVT::i32, 14, 
/*5646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5649*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5660*/          /*Scope*/ 33, /*->5694*/
/*5661*/            OPC_CheckChild0Type, MVT::v4i16,
/*5663*/            OPC_MoveParent,
/*5664*/            OPC_MoveChild, 1,
/*5666*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*5669*/            OPC_RecordChild0, // #1 = $Vm
/*5670*/            OPC_CheckChild0Type, MVT::v4i16,
/*5672*/            OPC_MoveParent,
/*5673*/            OPC_CheckType, MVT::v4i32,
/*5675*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5677*/            OPC_EmitInteger, MVT::i32, 14, 
/*5680*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5683*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5694*/          /*Scope*/ 33, /*->5728*/
/*5695*/            OPC_CheckChild0Type, MVT::v2i32,
/*5697*/            OPC_MoveParent,
/*5698*/            OPC_MoveChild, 1,
/*5700*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*5703*/            OPC_RecordChild0, // #1 = $Vm
/*5704*/            OPC_CheckChild0Type, MVT::v2i32,
/*5706*/            OPC_MoveParent,
/*5707*/            OPC_CheckType, MVT::v2i64,
/*5709*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5711*/            OPC_EmitInteger, MVT::i32, 14, 
/*5714*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5717*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5728*/          0, /*End of Scope*/
/*5729*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->5837
/*5732*/          OPC_RecordChild0, // #0 = $Vn
/*5733*/          OPC_Scope, 33, /*->5768*/ // 3 children in Scope
/*5735*/            OPC_CheckChild0Type, MVT::v8i8,
/*5737*/            OPC_MoveParent,
/*5738*/            OPC_MoveChild, 1,
/*5740*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5743*/            OPC_RecordChild0, // #1 = $Vm
/*5744*/            OPC_CheckChild0Type, MVT::v8i8,
/*5746*/            OPC_MoveParent,
/*5747*/            OPC_CheckType, MVT::v8i16,
/*5749*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5751*/            OPC_EmitInteger, MVT::i32, 14, 
/*5754*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5757*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5768*/          /*Scope*/ 33, /*->5802*/
/*5769*/            OPC_CheckChild0Type, MVT::v4i16,
/*5771*/            OPC_MoveParent,
/*5772*/            OPC_MoveChild, 1,
/*5774*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5777*/            OPC_RecordChild0, // #1 = $Vm
/*5778*/            OPC_CheckChild0Type, MVT::v4i16,
/*5780*/            OPC_MoveParent,
/*5781*/            OPC_CheckType, MVT::v4i32,
/*5783*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5785*/            OPC_EmitInteger, MVT::i32, 14, 
/*5788*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5791*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5802*/          /*Scope*/ 33, /*->5836*/
/*5803*/            OPC_CheckChild0Type, MVT::v2i32,
/*5805*/            OPC_MoveParent,
/*5806*/            OPC_MoveChild, 1,
/*5808*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5811*/            OPC_RecordChild0, // #1 = $Vm
/*5812*/            OPC_CheckChild0Type, MVT::v2i32,
/*5814*/            OPC_MoveParent,
/*5815*/            OPC_CheckType, MVT::v2i64,
/*5817*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5819*/            OPC_EmitInteger, MVT::i32, 14, 
/*5822*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5825*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5836*/          0, /*End of Scope*/
/*5837*/        0, // EndSwitchOpcode
/*5838*/      /*Scope*/ 115|128,7/*1011*/, /*->6851*/
/*5840*/        OPC_RecordChild0, // #0 = $src1
/*5841*/        OPC_MoveChild, 1,
/*5843*/        OPC_SwitchOpcode /*5 cases */, 46|128,1/*174*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->6022
/*5848*/          OPC_MoveChild, 0,
/*5850*/          OPC_SwitchOpcode /*2 cases */, 82, TARGET_VAL(ISD::SABSDIFF),// ->5936
/*5854*/            OPC_RecordChild0, // #1 = $Vn
/*5855*/            OPC_RecordChild1, // #2 = $Vm
/*5856*/            OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->5883
/*5859*/              OPC_MoveParent,
/*5860*/              OPC_MoveParent,
/*5861*/              OPC_CheckType, MVT::v8i16,
/*5863*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5865*/              OPC_EmitInteger, MVT::i32, 14, 
/*5868*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5871*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 9
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5883*/            /*SwitchType*/ 24, MVT::v4i16,// ->5909
/*5885*/              OPC_MoveParent,
/*5886*/              OPC_MoveParent,
/*5887*/              OPC_CheckType, MVT::v4i32,
/*5889*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5891*/              OPC_EmitInteger, MVT::i32, 14, 
/*5894*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5897*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 9
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5909*/            /*SwitchType*/ 24, MVT::v2i32,// ->5935
/*5911*/              OPC_MoveParent,
/*5912*/              OPC_MoveParent,
/*5913*/              OPC_CheckType, MVT::v2i64,
/*5915*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5917*/              OPC_EmitInteger, MVT::i32, 14, 
/*5920*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5923*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 9
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5935*/            0, // EndSwitchType
/*5936*/          /*SwitchOpcode*/ 82, TARGET_VAL(ISD::UABSDIFF),// ->6021
/*5939*/            OPC_RecordChild0, // #1 = $Vn
/*5940*/            OPC_RecordChild1, // #2 = $Vm
/*5941*/            OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->5968
/*5944*/              OPC_MoveParent,
/*5945*/              OPC_MoveParent,
/*5946*/              OPC_CheckType, MVT::v8i16,
/*5948*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5950*/              OPC_EmitInteger, MVT::i32, 14, 
/*5953*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5956*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 9
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5968*/            /*SwitchType*/ 24, MVT::v4i16,// ->5994
/*5970*/              OPC_MoveParent,
/*5971*/              OPC_MoveParent,
/*5972*/              OPC_CheckType, MVT::v4i32,
/*5974*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5976*/              OPC_EmitInteger, MVT::i32, 14, 
/*5979*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5982*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 9
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5994*/            /*SwitchType*/ 24, MVT::v2i32,// ->6020
/*5996*/              OPC_MoveParent,
/*5997*/              OPC_MoveParent,
/*5998*/              OPC_CheckType, MVT::v2i64,
/*6000*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6002*/              OPC_EmitInteger, MVT::i32, 14, 
/*6005*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6008*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 9
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6020*/            0, // EndSwitchType
/*6021*/          0, // EndSwitchOpcode
/*6022*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->6229
/*6026*/          OPC_RecordChild0, // #1 = $Vm
/*6027*/          OPC_RecordChild1, // #2 = $SIMM
/*6028*/          OPC_MoveChild, 1,
/*6030*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6033*/          OPC_MoveParent,
/*6034*/          OPC_MoveParent,
/*6035*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6060
/*6038*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6040*/            OPC_EmitConvertToTarget, 2,
/*6042*/            OPC_EmitInteger, MVT::i32, 14, 
/*6045*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6048*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6060*/          /*SwitchType*/ 22, MVT::v4i16,// ->6084
/*6062*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6064*/            OPC_EmitConvertToTarget, 2,
/*6066*/            OPC_EmitInteger, MVT::i32, 14, 
/*6069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6084*/          /*SwitchType*/ 22, MVT::v2i32,// ->6108
/*6086*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6088*/            OPC_EmitConvertToTarget, 2,
/*6090*/            OPC_EmitInteger, MVT::i32, 14, 
/*6093*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6096*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6108*/          /*SwitchType*/ 22, MVT::v1i64,// ->6132
/*6110*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6112*/            OPC_EmitConvertToTarget, 2,
/*6114*/            OPC_EmitInteger, MVT::i32, 14, 
/*6117*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6120*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6132*/          /*SwitchType*/ 22, MVT::v16i8,// ->6156
/*6134*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6136*/            OPC_EmitConvertToTarget, 2,
/*6138*/            OPC_EmitInteger, MVT::i32, 14, 
/*6141*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6144*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6156*/          /*SwitchType*/ 22, MVT::v8i16,// ->6180
/*6158*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6160*/            OPC_EmitConvertToTarget, 2,
/*6162*/            OPC_EmitInteger, MVT::i32, 14, 
/*6165*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6168*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6180*/          /*SwitchType*/ 22, MVT::v4i32,// ->6204
/*6182*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6184*/            OPC_EmitConvertToTarget, 2,
/*6186*/            OPC_EmitInteger, MVT::i32, 14, 
/*6189*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6192*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6204*/          /*SwitchType*/ 22, MVT::v2i64,// ->6228
/*6206*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6208*/            OPC_EmitConvertToTarget, 2,
/*6210*/            OPC_EmitInteger, MVT::i32, 14, 
/*6213*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6216*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6228*/          0, // EndSwitchType
/*6229*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->6436
/*6233*/          OPC_RecordChild0, // #1 = $Vm
/*6234*/          OPC_RecordChild1, // #2 = $SIMM
/*6235*/          OPC_MoveChild, 1,
/*6237*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6240*/          OPC_MoveParent,
/*6241*/          OPC_MoveParent,
/*6242*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6267
/*6245*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6247*/            OPC_EmitConvertToTarget, 2,
/*6249*/            OPC_EmitInteger, MVT::i32, 14, 
/*6252*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6255*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6267*/          /*SwitchType*/ 22, MVT::v4i16,// ->6291
/*6269*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6271*/            OPC_EmitConvertToTarget, 2,
/*6273*/            OPC_EmitInteger, MVT::i32, 14, 
/*6276*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6279*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6291*/          /*SwitchType*/ 22, MVT::v2i32,// ->6315
/*6293*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6295*/            OPC_EmitConvertToTarget, 2,
/*6297*/            OPC_EmitInteger, MVT::i32, 14, 
/*6300*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6303*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6315*/          /*SwitchType*/ 22, MVT::v1i64,// ->6339
/*6317*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6319*/            OPC_EmitConvertToTarget, 2,
/*6321*/            OPC_EmitInteger, MVT::i32, 14, 
/*6324*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6339*/          /*SwitchType*/ 22, MVT::v16i8,// ->6363
/*6341*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6343*/            OPC_EmitConvertToTarget, 2,
/*6345*/            OPC_EmitInteger, MVT::i32, 14, 
/*6348*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6351*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6363*/          /*SwitchType*/ 22, MVT::v8i16,// ->6387
/*6365*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6367*/            OPC_EmitConvertToTarget, 2,
/*6369*/            OPC_EmitInteger, MVT::i32, 14, 
/*6372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6375*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6387*/          /*SwitchType*/ 22, MVT::v4i32,// ->6411
/*6389*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6391*/            OPC_EmitConvertToTarget, 2,
/*6393*/            OPC_EmitInteger, MVT::i32, 14, 
/*6396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6399*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6411*/          /*SwitchType*/ 22, MVT::v2i64,// ->6435
/*6413*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6415*/            OPC_EmitConvertToTarget, 2,
/*6417*/            OPC_EmitInteger, MVT::i32, 14, 
/*6420*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6423*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6435*/          0, // EndSwitchType
/*6436*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->6643
/*6440*/          OPC_RecordChild0, // #1 = $Vm
/*6441*/          OPC_RecordChild1, // #2 = $SIMM
/*6442*/          OPC_MoveChild, 1,
/*6444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6447*/          OPC_MoveParent,
/*6448*/          OPC_MoveParent,
/*6449*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6474
/*6452*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6454*/            OPC_EmitConvertToTarget, 2,
/*6456*/            OPC_EmitInteger, MVT::i32, 14, 
/*6459*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6462*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6474*/          /*SwitchType*/ 22, MVT::v4i16,// ->6498
/*6476*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6478*/            OPC_EmitConvertToTarget, 2,
/*6480*/            OPC_EmitInteger, MVT::i32, 14, 
/*6483*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6486*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6498*/          /*SwitchType*/ 22, MVT::v2i32,// ->6522
/*6500*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6502*/            OPC_EmitConvertToTarget, 2,
/*6504*/            OPC_EmitInteger, MVT::i32, 14, 
/*6507*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6510*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6522*/          /*SwitchType*/ 22, MVT::v1i64,// ->6546
/*6524*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6526*/            OPC_EmitConvertToTarget, 2,
/*6528*/            OPC_EmitInteger, MVT::i32, 14, 
/*6531*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6534*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6546*/          /*SwitchType*/ 22, MVT::v16i8,// ->6570
/*6548*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6550*/            OPC_EmitConvertToTarget, 2,
/*6552*/            OPC_EmitInteger, MVT::i32, 14, 
/*6555*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6558*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6570*/          /*SwitchType*/ 22, MVT::v8i16,// ->6594
/*6572*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6574*/            OPC_EmitConvertToTarget, 2,
/*6576*/            OPC_EmitInteger, MVT::i32, 14, 
/*6579*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6582*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6594*/          /*SwitchType*/ 22, MVT::v4i32,// ->6618
/*6596*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6598*/            OPC_EmitConvertToTarget, 2,
/*6600*/            OPC_EmitInteger, MVT::i32, 14, 
/*6603*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6606*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6618*/          /*SwitchType*/ 22, MVT::v2i64,// ->6642
/*6620*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6622*/            OPC_EmitConvertToTarget, 2,
/*6624*/            OPC_EmitInteger, MVT::i32, 14, 
/*6627*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6630*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6642*/          0, // EndSwitchType
/*6643*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->6850
/*6647*/          OPC_RecordChild0, // #1 = $Vm
/*6648*/          OPC_RecordChild1, // #2 = $SIMM
/*6649*/          OPC_MoveChild, 1,
/*6651*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6654*/          OPC_MoveParent,
/*6655*/          OPC_MoveParent,
/*6656*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->6681
/*6659*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6661*/            OPC_EmitConvertToTarget, 2,
/*6663*/            OPC_EmitInteger, MVT::i32, 14, 
/*6666*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6669*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6681*/          /*SwitchType*/ 22, MVT::v4i16,// ->6705
/*6683*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6685*/            OPC_EmitConvertToTarget, 2,
/*6687*/            OPC_EmitInteger, MVT::i32, 14, 
/*6690*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6693*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6705*/          /*SwitchType*/ 22, MVT::v2i32,// ->6729
/*6707*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6709*/            OPC_EmitConvertToTarget, 2,
/*6711*/            OPC_EmitInteger, MVT::i32, 14, 
/*6714*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6717*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6729*/          /*SwitchType*/ 22, MVT::v1i64,// ->6753
/*6731*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6733*/            OPC_EmitConvertToTarget, 2,
/*6735*/            OPC_EmitInteger, MVT::i32, 14, 
/*6738*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6741*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6753*/          /*SwitchType*/ 22, MVT::v16i8,// ->6777
/*6755*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6757*/            OPC_EmitConvertToTarget, 2,
/*6759*/            OPC_EmitInteger, MVT::i32, 14, 
/*6762*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6765*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6777*/          /*SwitchType*/ 22, MVT::v8i16,// ->6801
/*6779*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6781*/            OPC_EmitConvertToTarget, 2,
/*6783*/            OPC_EmitInteger, MVT::i32, 14, 
/*6786*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6789*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6801*/          /*SwitchType*/ 22, MVT::v4i32,// ->6825
/*6803*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6805*/            OPC_EmitConvertToTarget, 2,
/*6807*/            OPC_EmitInteger, MVT::i32, 14, 
/*6810*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6813*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6825*/          /*SwitchType*/ 22, MVT::v2i64,// ->6849
/*6827*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6829*/            OPC_EmitConvertToTarget, 2,
/*6831*/            OPC_EmitInteger, MVT::i32, 14, 
/*6834*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6837*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6849*/          0, // EndSwitchType
/*6850*/        0, // EndSwitchOpcode
/*6851*/      /*Scope*/ 124|128,7/*1020*/, /*->7873*/
/*6853*/        OPC_MoveChild, 0,
/*6855*/        OPC_SwitchOpcode /*5 cases */, 52|128,1/*180*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->7040
/*6860*/          OPC_MoveChild, 0,
/*6862*/          OPC_SwitchOpcode /*2 cases */, 85, TARGET_VAL(ISD::SABSDIFF),// ->6951
/*6866*/            OPC_RecordChild0, // #0 = $Vn
/*6867*/            OPC_RecordChild1, // #1 = $Vm
/*6868*/            OPC_SwitchType /*3 cases */, 25, MVT::v8i8,// ->6896
/*6871*/              OPC_MoveParent,
/*6872*/              OPC_MoveParent,
/*6873*/              OPC_RecordChild1, // #2 = $src1
/*6874*/              OPC_CheckType, MVT::v8i16,
/*6876*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6878*/              OPC_EmitInteger, MVT::i32, 14, 
/*6881*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6884*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (zext:v8i16 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 9
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6896*/            /*SwitchType*/ 25, MVT::v4i16,// ->6923
/*6898*/              OPC_MoveParent,
/*6899*/              OPC_MoveParent,
/*6900*/              OPC_RecordChild1, // #2 = $src1
/*6901*/              OPC_CheckType, MVT::v4i32,
/*6903*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6905*/              OPC_EmitInteger, MVT::i32, 14, 
/*6908*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6911*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (zext:v4i32 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 9
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6923*/            /*SwitchType*/ 25, MVT::v2i32,// ->6950
/*6925*/              OPC_MoveParent,
/*6926*/              OPC_MoveParent,
/*6927*/              OPC_RecordChild1, // #2 = $src1
/*6928*/              OPC_CheckType, MVT::v2i64,
/*6930*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6932*/              OPC_EmitInteger, MVT::i32, 14, 
/*6935*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6938*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i64 (zext:v2i64 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 9
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6950*/            0, // EndSwitchType
/*6951*/          /*SwitchOpcode*/ 85, TARGET_VAL(ISD::UABSDIFF),// ->7039
/*6954*/            OPC_RecordChild0, // #0 = $Vn
/*6955*/            OPC_RecordChild1, // #1 = $Vm
/*6956*/            OPC_SwitchType /*3 cases */, 25, MVT::v8i8,// ->6984
/*6959*/              OPC_MoveParent,
/*6960*/              OPC_MoveParent,
/*6961*/              OPC_RecordChild1, // #2 = $src1
/*6962*/              OPC_CheckType, MVT::v8i16,
/*6964*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6966*/              OPC_EmitInteger, MVT::i32, 14, 
/*6969*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6972*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (zext:v8i16 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 9
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6984*/            /*SwitchType*/ 25, MVT::v4i16,// ->7011
/*6986*/              OPC_MoveParent,
/*6987*/              OPC_MoveParent,
/*6988*/              OPC_RecordChild1, // #2 = $src1
/*6989*/              OPC_CheckType, MVT::v4i32,
/*6991*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6993*/              OPC_EmitInteger, MVT::i32, 14, 
/*6996*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6999*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (zext:v4i32 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 9
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7011*/            /*SwitchType*/ 25, MVT::v2i32,// ->7038
/*7013*/              OPC_MoveParent,
/*7014*/              OPC_MoveParent,
/*7015*/              OPC_RecordChild1, // #2 = $src1
/*7016*/              OPC_CheckType, MVT::v2i64,
/*7018*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7020*/              OPC_EmitInteger, MVT::i32, 14, 
/*7023*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7026*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i64 (zext:v2i64 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 9
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7038*/            0, // EndSwitchType
/*7039*/          0, // EndSwitchOpcode
/*7040*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->7248
/*7044*/          OPC_RecordChild0, // #0 = $Vm
/*7045*/          OPC_RecordChild1, // #1 = $SIMM
/*7046*/          OPC_MoveChild, 1,
/*7048*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7051*/          OPC_MoveParent,
/*7052*/          OPC_MoveParent,
/*7053*/          OPC_RecordChild1, // #2 = $src1
/*7054*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7079
/*7057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7059*/            OPC_EmitConvertToTarget, 1,
/*7061*/            OPC_EmitInteger, MVT::i32, 14, 
/*7064*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7067*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7079*/          /*SwitchType*/ 22, MVT::v4i16,// ->7103
/*7081*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7083*/            OPC_EmitConvertToTarget, 1,
/*7085*/            OPC_EmitInteger, MVT::i32, 14, 
/*7088*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7091*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7103*/          /*SwitchType*/ 22, MVT::v2i32,// ->7127
/*7105*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7107*/            OPC_EmitConvertToTarget, 1,
/*7109*/            OPC_EmitInteger, MVT::i32, 14, 
/*7112*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7115*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7127*/          /*SwitchType*/ 22, MVT::v1i64,// ->7151
/*7129*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7131*/            OPC_EmitConvertToTarget, 1,
/*7133*/            OPC_EmitInteger, MVT::i32, 14, 
/*7136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7139*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7151*/          /*SwitchType*/ 22, MVT::v16i8,// ->7175
/*7153*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7155*/            OPC_EmitConvertToTarget, 1,
/*7157*/            OPC_EmitInteger, MVT::i32, 14, 
/*7160*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7163*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7175*/          /*SwitchType*/ 22, MVT::v8i16,// ->7199
/*7177*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7179*/            OPC_EmitConvertToTarget, 1,
/*7181*/            OPC_EmitInteger, MVT::i32, 14, 
/*7184*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7187*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7199*/          /*SwitchType*/ 22, MVT::v4i32,// ->7223
/*7201*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7203*/            OPC_EmitConvertToTarget, 1,
/*7205*/            OPC_EmitInteger, MVT::i32, 14, 
/*7208*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7211*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7223*/          /*SwitchType*/ 22, MVT::v2i64,// ->7247
/*7225*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7227*/            OPC_EmitConvertToTarget, 1,
/*7229*/            OPC_EmitInteger, MVT::i32, 14, 
/*7232*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7235*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7247*/          0, // EndSwitchType
/*7248*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->7456
/*7252*/          OPC_RecordChild0, // #0 = $Vm
/*7253*/          OPC_RecordChild1, // #1 = $SIMM
/*7254*/          OPC_MoveChild, 1,
/*7256*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7259*/          OPC_MoveParent,
/*7260*/          OPC_MoveParent,
/*7261*/          OPC_RecordChild1, // #2 = $src1
/*7262*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7287
/*7265*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7267*/            OPC_EmitConvertToTarget, 1,
/*7269*/            OPC_EmitInteger, MVT::i32, 14, 
/*7272*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7275*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7287*/          /*SwitchType*/ 22, MVT::v4i16,// ->7311
/*7289*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7291*/            OPC_EmitConvertToTarget, 1,
/*7293*/            OPC_EmitInteger, MVT::i32, 14, 
/*7296*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7299*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7311*/          /*SwitchType*/ 22, MVT::v2i32,// ->7335
/*7313*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7315*/            OPC_EmitConvertToTarget, 1,
/*7317*/            OPC_EmitInteger, MVT::i32, 14, 
/*7320*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7323*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7335*/          /*SwitchType*/ 22, MVT::v1i64,// ->7359
/*7337*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7339*/            OPC_EmitConvertToTarget, 1,
/*7341*/            OPC_EmitInteger, MVT::i32, 14, 
/*7344*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7347*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7359*/          /*SwitchType*/ 22, MVT::v16i8,// ->7383
/*7361*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7363*/            OPC_EmitConvertToTarget, 1,
/*7365*/            OPC_EmitInteger, MVT::i32, 14, 
/*7368*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7371*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7383*/          /*SwitchType*/ 22, MVT::v8i16,// ->7407
/*7385*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7387*/            OPC_EmitConvertToTarget, 1,
/*7389*/            OPC_EmitInteger, MVT::i32, 14, 
/*7392*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7395*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7407*/          /*SwitchType*/ 22, MVT::v4i32,// ->7431
/*7409*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7411*/            OPC_EmitConvertToTarget, 1,
/*7413*/            OPC_EmitInteger, MVT::i32, 14, 
/*7416*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7419*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7431*/          /*SwitchType*/ 22, MVT::v2i64,// ->7455
/*7433*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7435*/            OPC_EmitConvertToTarget, 1,
/*7437*/            OPC_EmitInteger, MVT::i32, 14, 
/*7440*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7443*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7455*/          0, // EndSwitchType
/*7456*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->7664
/*7460*/          OPC_RecordChild0, // #0 = $Vm
/*7461*/          OPC_RecordChild1, // #1 = $SIMM
/*7462*/          OPC_MoveChild, 1,
/*7464*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7467*/          OPC_MoveParent,
/*7468*/          OPC_MoveParent,
/*7469*/          OPC_RecordChild1, // #2 = $src1
/*7470*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7495
/*7473*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7475*/            OPC_EmitConvertToTarget, 1,
/*7477*/            OPC_EmitInteger, MVT::i32, 14, 
/*7480*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7483*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7495*/          /*SwitchType*/ 22, MVT::v4i16,// ->7519
/*7497*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7499*/            OPC_EmitConvertToTarget, 1,
/*7501*/            OPC_EmitInteger, MVT::i32, 14, 
/*7504*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7507*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7519*/          /*SwitchType*/ 22, MVT::v2i32,// ->7543
/*7521*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7523*/            OPC_EmitConvertToTarget, 1,
/*7525*/            OPC_EmitInteger, MVT::i32, 14, 
/*7528*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7531*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7543*/          /*SwitchType*/ 22, MVT::v1i64,// ->7567
/*7545*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7547*/            OPC_EmitConvertToTarget, 1,
/*7549*/            OPC_EmitInteger, MVT::i32, 14, 
/*7552*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7555*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7567*/          /*SwitchType*/ 22, MVT::v16i8,// ->7591
/*7569*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7571*/            OPC_EmitConvertToTarget, 1,
/*7573*/            OPC_EmitInteger, MVT::i32, 14, 
/*7576*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7579*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7591*/          /*SwitchType*/ 22, MVT::v8i16,// ->7615
/*7593*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7595*/            OPC_EmitConvertToTarget, 1,
/*7597*/            OPC_EmitInteger, MVT::i32, 14, 
/*7600*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7603*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7615*/          /*SwitchType*/ 22, MVT::v4i32,// ->7639
/*7617*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7619*/            OPC_EmitConvertToTarget, 1,
/*7621*/            OPC_EmitInteger, MVT::i32, 14, 
/*7624*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7627*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7639*/          /*SwitchType*/ 22, MVT::v2i64,// ->7663
/*7641*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7643*/            OPC_EmitConvertToTarget, 1,
/*7645*/            OPC_EmitInteger, MVT::i32, 14, 
/*7648*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7651*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7663*/          0, // EndSwitchType
/*7664*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->7872
/*7668*/          OPC_RecordChild0, // #0 = $Vm
/*7669*/          OPC_RecordChild1, // #1 = $SIMM
/*7670*/          OPC_MoveChild, 1,
/*7672*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7675*/          OPC_MoveParent,
/*7676*/          OPC_MoveParent,
/*7677*/          OPC_RecordChild1, // #2 = $src1
/*7678*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->7703
/*7681*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7683*/            OPC_EmitConvertToTarget, 1,
/*7685*/            OPC_EmitInteger, MVT::i32, 14, 
/*7688*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7691*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7703*/          /*SwitchType*/ 22, MVT::v4i16,// ->7727
/*7705*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7707*/            OPC_EmitConvertToTarget, 1,
/*7709*/            OPC_EmitInteger, MVT::i32, 14, 
/*7712*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7715*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7727*/          /*SwitchType*/ 22, MVT::v2i32,// ->7751
/*7729*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7731*/            OPC_EmitConvertToTarget, 1,
/*7733*/            OPC_EmitInteger, MVT::i32, 14, 
/*7736*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7739*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7751*/          /*SwitchType*/ 22, MVT::v1i64,// ->7775
/*7753*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7755*/            OPC_EmitConvertToTarget, 1,
/*7757*/            OPC_EmitInteger, MVT::i32, 14, 
/*7760*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7763*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7775*/          /*SwitchType*/ 22, MVT::v16i8,// ->7799
/*7777*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7779*/            OPC_EmitConvertToTarget, 1,
/*7781*/            OPC_EmitInteger, MVT::i32, 14, 
/*7784*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7787*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7799*/          /*SwitchType*/ 22, MVT::v8i16,// ->7823
/*7801*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7803*/            OPC_EmitConvertToTarget, 1,
/*7805*/            OPC_EmitInteger, MVT::i32, 14, 
/*7808*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7811*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7823*/          /*SwitchType*/ 22, MVT::v4i32,// ->7847
/*7825*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7827*/            OPC_EmitConvertToTarget, 1,
/*7829*/            OPC_EmitInteger, MVT::i32, 14, 
/*7832*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7835*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7847*/          /*SwitchType*/ 22, MVT::v2i64,// ->7871
/*7849*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7851*/            OPC_EmitConvertToTarget, 1,
/*7853*/            OPC_EmitInteger, MVT::i32, 14, 
/*7856*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7859*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7871*/          0, // EndSwitchType
/*7872*/        0, // EndSwitchOpcode
/*7873*/      /*Scope*/ 124|128,5/*764*/, /*->8639*/
/*7875*/        OPC_RecordChild0, // #0 = $Vn
/*7876*/        OPC_MoveChild, 1,
/*7878*/        OPC_SwitchOpcode /*7 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->7960
/*7882*/          OPC_RecordChild0, // #1 = $Vm
/*7883*/          OPC_Scope, 24, /*->7909*/ // 3 children in Scope
/*7885*/            OPC_CheckChild0Type, MVT::v8i8,
/*7887*/            OPC_MoveParent,
/*7888*/            OPC_CheckType, MVT::v8i16,
/*7890*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7892*/            OPC_EmitInteger, MVT::i32, 14, 
/*7895*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7898*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*7909*/          /*Scope*/ 24, /*->7934*/
/*7910*/            OPC_CheckChild0Type, MVT::v4i16,
/*7912*/            OPC_MoveParent,
/*7913*/            OPC_CheckType, MVT::v4i32,
/*7915*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7917*/            OPC_EmitInteger, MVT::i32, 14, 
/*7920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*7934*/          /*Scope*/ 24, /*->7959*/
/*7935*/            OPC_CheckChild0Type, MVT::v2i32,
/*7937*/            OPC_MoveParent,
/*7938*/            OPC_CheckType, MVT::v2i64,
/*7940*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7942*/            OPC_EmitInteger, MVT::i32, 14, 
/*7945*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7948*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*7959*/          0, /*End of Scope*/
/*7960*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8041
/*7963*/          OPC_RecordChild0, // #1 = $Vm
/*7964*/          OPC_Scope, 24, /*->7990*/ // 3 children in Scope
/*7966*/            OPC_CheckChild0Type, MVT::v8i8,
/*7968*/            OPC_MoveParent,
/*7969*/            OPC_CheckType, MVT::v8i16,
/*7971*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7973*/            OPC_EmitInteger, MVT::i32, 14, 
/*7976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7979*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*7990*/          /*Scope*/ 24, /*->8015*/
/*7991*/            OPC_CheckChild0Type, MVT::v4i16,
/*7993*/            OPC_MoveParent,
/*7994*/            OPC_CheckType, MVT::v4i32,
/*7996*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7998*/            OPC_EmitInteger, MVT::i32, 14, 
/*8001*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8004*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8015*/          /*Scope*/ 24, /*->8040*/
/*8016*/            OPC_CheckChild0Type, MVT::v2i32,
/*8018*/            OPC_MoveParent,
/*8019*/            OPC_CheckType, MVT::v2i64,
/*8021*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8023*/            OPC_EmitInteger, MVT::i32, 14, 
/*8026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8029*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8040*/          0, /*End of Scope*/
/*8041*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->8182
/*8045*/          OPC_RecordChild0, // #1 = $Vn
/*8046*/          OPC_RecordChild1, // #2 = $Vm
/*8047*/          OPC_MoveParent,
/*8048*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8071
/*8051*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8053*/            OPC_EmitInteger, MVT::i32, 14, 
/*8056*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8059*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8071*/          /*SwitchType*/ 20, MVT::v4i16,// ->8093
/*8073*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8075*/            OPC_EmitInteger, MVT::i32, 14, 
/*8078*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8081*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8093*/          /*SwitchType*/ 20, MVT::v2i32,// ->8115
/*8095*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8097*/            OPC_EmitInteger, MVT::i32, 14, 
/*8100*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8103*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8115*/          /*SwitchType*/ 20, MVT::v16i8,// ->8137
/*8117*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8119*/            OPC_EmitInteger, MVT::i32, 14, 
/*8122*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8125*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8137*/          /*SwitchType*/ 20, MVT::v8i16,// ->8159
/*8139*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8141*/            OPC_EmitInteger, MVT::i32, 14, 
/*8144*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8147*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8159*/          /*SwitchType*/ 20, MVT::v4i32,// ->8181
/*8161*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8163*/            OPC_EmitInteger, MVT::i32, 14, 
/*8166*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8169*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8181*/          0, // EndSwitchType
/*8182*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->8269
/*8185*/          OPC_RecordChild0, // #1 = $Vn
/*8186*/          OPC_Scope, 26, /*->8214*/ // 3 children in Scope
/*8188*/            OPC_CheckChild0Type, MVT::v8i8,
/*8190*/            OPC_RecordChild1, // #2 = $Vm
/*8191*/            OPC_MoveParent,
/*8192*/            OPC_CheckType, MVT::v8i16,
/*8194*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8196*/            OPC_EmitInteger, MVT::i32, 14, 
/*8199*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8202*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8214*/          /*Scope*/ 26, /*->8241*/
/*8215*/            OPC_CheckChild0Type, MVT::v4i16,
/*8217*/            OPC_RecordChild1, // #2 = $Vm
/*8218*/            OPC_MoveParent,
/*8219*/            OPC_CheckType, MVT::v4i32,
/*8221*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8223*/            OPC_EmitInteger, MVT::i32, 14, 
/*8226*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8229*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8241*/          /*Scope*/ 26, /*->8268*/
/*8242*/            OPC_CheckChild0Type, MVT::v2i32,
/*8244*/            OPC_RecordChild1, // #2 = $Vm
/*8245*/            OPC_MoveParent,
/*8246*/            OPC_CheckType, MVT::v2i64,
/*8248*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8250*/            OPC_EmitInteger, MVT::i32, 14, 
/*8253*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8256*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8268*/          0, /*End of Scope*/
/*8269*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->8356
/*8272*/          OPC_RecordChild0, // #1 = $Vn
/*8273*/          OPC_Scope, 26, /*->8301*/ // 3 children in Scope
/*8275*/            OPC_CheckChild0Type, MVT::v8i8,
/*8277*/            OPC_RecordChild1, // #2 = $Vm
/*8278*/            OPC_MoveParent,
/*8279*/            OPC_CheckType, MVT::v8i16,
/*8281*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8283*/            OPC_EmitInteger, MVT::i32, 14, 
/*8286*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8289*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8301*/          /*Scope*/ 26, /*->8328*/
/*8302*/            OPC_CheckChild0Type, MVT::v4i16,
/*8304*/            OPC_RecordChild1, // #2 = $Vm
/*8305*/            OPC_MoveParent,
/*8306*/            OPC_CheckType, MVT::v4i32,
/*8308*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8310*/            OPC_EmitInteger, MVT::i32, 14, 
/*8313*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8316*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8328*/          /*Scope*/ 26, /*->8355*/
/*8329*/            OPC_CheckChild0Type, MVT::v2i32,
/*8331*/            OPC_RecordChild1, // #2 = $Vm
/*8332*/            OPC_MoveParent,
/*8333*/            OPC_CheckType, MVT::v2i64,
/*8335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8337*/            OPC_EmitInteger, MVT::i32, 14, 
/*8340*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8343*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8355*/          0, /*End of Scope*/
/*8356*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::SABSDIFF),// ->8497
/*8360*/          OPC_RecordChild0, // #1 = $Vn
/*8361*/          OPC_RecordChild1, // #2 = $Vm
/*8362*/          OPC_MoveParent,
/*8363*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8386
/*8366*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8368*/            OPC_EmitInteger, MVT::i32, 14, 
/*8371*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8374*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8386*/          /*SwitchType*/ 20, MVT::v4i16,// ->8408
/*8388*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8390*/            OPC_EmitInteger, MVT::i32, 14, 
/*8393*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8396*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8408*/          /*SwitchType*/ 20, MVT::v2i32,// ->8430
/*8410*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8412*/            OPC_EmitInteger, MVT::i32, 14, 
/*8415*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8418*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8430*/          /*SwitchType*/ 20, MVT::v16i8,// ->8452
/*8432*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8434*/            OPC_EmitInteger, MVT::i32, 14, 
/*8437*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8440*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (sabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8452*/          /*SwitchType*/ 20, MVT::v8i16,// ->8474
/*8454*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8456*/            OPC_EmitInteger, MVT::i32, 14, 
/*8459*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8462*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (sabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8474*/          /*SwitchType*/ 20, MVT::v4i32,// ->8496
/*8476*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8478*/            OPC_EmitInteger, MVT::i32, 14, 
/*8481*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8484*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (sabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8496*/          0, // EndSwitchType
/*8497*/        /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::UABSDIFF),// ->8638
/*8501*/          OPC_RecordChild0, // #1 = $Vn
/*8502*/          OPC_RecordChild1, // #2 = $Vm
/*8503*/          OPC_MoveParent,
/*8504*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8527
/*8507*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8509*/            OPC_EmitInteger, MVT::i32, 14, 
/*8512*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8515*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8527*/          /*SwitchType*/ 20, MVT::v4i16,// ->8549
/*8529*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8531*/            OPC_EmitInteger, MVT::i32, 14, 
/*8534*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8537*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8549*/          /*SwitchType*/ 20, MVT::v2i32,// ->8571
/*8551*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8553*/            OPC_EmitInteger, MVT::i32, 14, 
/*8556*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8559*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8571*/          /*SwitchType*/ 20, MVT::v16i8,// ->8593
/*8573*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8575*/            OPC_EmitInteger, MVT::i32, 14, 
/*8578*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8581*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (uabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8593*/          /*SwitchType*/ 20, MVT::v8i16,// ->8615
/*8595*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8597*/            OPC_EmitInteger, MVT::i32, 14, 
/*8600*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8603*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (uabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8615*/          /*SwitchType*/ 20, MVT::v4i32,// ->8637
/*8617*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8619*/            OPC_EmitInteger, MVT::i32, 14, 
/*8622*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8625*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (uabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8637*/          0, // EndSwitchType
/*8638*/        0, // EndSwitchOpcode
/*8639*/      /*Scope*/ 10|128,6/*778*/, /*->9419*/
/*8641*/        OPC_MoveChild, 0,
/*8643*/        OPC_SwitchOpcode /*7 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->8728
/*8647*/          OPC_RecordChild0, // #0 = $Vm
/*8648*/          OPC_Scope, 25, /*->8675*/ // 3 children in Scope
/*8650*/            OPC_CheckChild0Type, MVT::v8i8,
/*8652*/            OPC_MoveParent,
/*8653*/            OPC_RecordChild1, // #1 = $Vn
/*8654*/            OPC_CheckType, MVT::v8i16,
/*8656*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8658*/            OPC_EmitInteger, MVT::i32, 14, 
/*8661*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8664*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8675*/          /*Scope*/ 25, /*->8701*/
/*8676*/            OPC_CheckChild0Type, MVT::v4i16,
/*8678*/            OPC_MoveParent,
/*8679*/            OPC_RecordChild1, // #1 = $Vn
/*8680*/            OPC_CheckType, MVT::v4i32,
/*8682*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8684*/            OPC_EmitInteger, MVT::i32, 14, 
/*8687*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8690*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8701*/          /*Scope*/ 25, /*->8727*/
/*8702*/            OPC_CheckChild0Type, MVT::v2i32,
/*8704*/            OPC_MoveParent,
/*8705*/            OPC_RecordChild1, // #1 = $Vn
/*8706*/            OPC_CheckType, MVT::v2i64,
/*8708*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8710*/            OPC_EmitInteger, MVT::i32, 14, 
/*8713*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8716*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8727*/          0, /*End of Scope*/
/*8728*/        /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->8812
/*8731*/          OPC_RecordChild0, // #0 = $Vm
/*8732*/          OPC_Scope, 25, /*->8759*/ // 3 children in Scope
/*8734*/            OPC_CheckChild0Type, MVT::v8i8,
/*8736*/            OPC_MoveParent,
/*8737*/            OPC_RecordChild1, // #1 = $Vn
/*8738*/            OPC_CheckType, MVT::v8i16,
/*8740*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8742*/            OPC_EmitInteger, MVT::i32, 14, 
/*8745*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8748*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8759*/          /*Scope*/ 25, /*->8785*/
/*8760*/            OPC_CheckChild0Type, MVT::v4i16,
/*8762*/            OPC_MoveParent,
/*8763*/            OPC_RecordChild1, // #1 = $Vn
/*8764*/            OPC_CheckType, MVT::v4i32,
/*8766*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8768*/            OPC_EmitInteger, MVT::i32, 14, 
/*8771*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8774*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8785*/          /*Scope*/ 25, /*->8811*/
/*8786*/            OPC_CheckChild0Type, MVT::v2i32,
/*8788*/            OPC_MoveParent,
/*8789*/            OPC_RecordChild1, // #1 = $Vn
/*8790*/            OPC_CheckType, MVT::v2i64,
/*8792*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8794*/            OPC_EmitInteger, MVT::i32, 14, 
/*8797*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8800*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8811*/          0, /*End of Scope*/
/*8812*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->8954
/*8816*/          OPC_RecordChild0, // #0 = $Vn
/*8817*/          OPC_RecordChild1, // #1 = $Vm
/*8818*/          OPC_MoveParent,
/*8819*/          OPC_RecordChild1, // #2 = $src1
/*8820*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->8843
/*8823*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8825*/            OPC_EmitInteger, MVT::i32, 14, 
/*8828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8843*/          /*SwitchType*/ 20, MVT::v4i16,// ->8865
/*8845*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8847*/            OPC_EmitInteger, MVT::i32, 14, 
/*8850*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8853*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8865*/          /*SwitchType*/ 20, MVT::v2i32,// ->8887
/*8867*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8869*/            OPC_EmitInteger, MVT::i32, 14, 
/*8872*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8875*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8887*/          /*SwitchType*/ 20, MVT::v16i8,// ->8909
/*8889*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8891*/            OPC_EmitInteger, MVT::i32, 14, 
/*8894*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8897*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8909*/          /*SwitchType*/ 20, MVT::v8i16,// ->8931
/*8911*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8913*/            OPC_EmitInteger, MVT::i32, 14, 
/*8916*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8919*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8931*/          /*SwitchType*/ 20, MVT::v4i32,// ->8953
/*8933*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8935*/            OPC_EmitInteger, MVT::i32, 14, 
/*8938*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8941*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8953*/          0, // EndSwitchType
/*8954*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->9044
/*8957*/          OPC_RecordChild0, // #0 = $Vn
/*8958*/          OPC_Scope, 27, /*->8987*/ // 3 children in Scope
/*8960*/            OPC_CheckChild0Type, MVT::v8i8,
/*8962*/            OPC_RecordChild1, // #1 = $Vm
/*8963*/            OPC_MoveParent,
/*8964*/            OPC_RecordChild1, // #2 = $src1
/*8965*/            OPC_CheckType, MVT::v8i16,
/*8967*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8969*/            OPC_EmitInteger, MVT::i32, 14, 
/*8972*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8975*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8987*/          /*Scope*/ 27, /*->9015*/
/*8988*/            OPC_CheckChild0Type, MVT::v4i16,
/*8990*/            OPC_RecordChild1, // #1 = $Vm
/*8991*/            OPC_MoveParent,
/*8992*/            OPC_RecordChild1, // #2 = $src1
/*8993*/            OPC_CheckType, MVT::v4i32,
/*8995*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8997*/            OPC_EmitInteger, MVT::i32, 14, 
/*9000*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9003*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9015*/          /*Scope*/ 27, /*->9043*/
/*9016*/            OPC_CheckChild0Type, MVT::v2i32,
/*9018*/            OPC_RecordChild1, // #1 = $Vm
/*9019*/            OPC_MoveParent,
/*9020*/            OPC_RecordChild1, // #2 = $src1
/*9021*/            OPC_CheckType, MVT::v2i64,
/*9023*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9025*/            OPC_EmitInteger, MVT::i32, 14, 
/*9028*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9031*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9043*/          0, /*End of Scope*/
/*9044*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->9134
/*9047*/          OPC_RecordChild0, // #0 = $Vn
/*9048*/          OPC_Scope, 27, /*->9077*/ // 3 children in Scope
/*9050*/            OPC_CheckChild0Type, MVT::v8i8,
/*9052*/            OPC_RecordChild1, // #1 = $Vm
/*9053*/            OPC_MoveParent,
/*9054*/            OPC_RecordChild1, // #2 = $src1
/*9055*/            OPC_CheckType, MVT::v8i16,
/*9057*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9059*/            OPC_EmitInteger, MVT::i32, 14, 
/*9062*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9065*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9077*/          /*Scope*/ 27, /*->9105*/
/*9078*/            OPC_CheckChild0Type, MVT::v4i16,
/*9080*/            OPC_RecordChild1, // #1 = $Vm
/*9081*/            OPC_MoveParent,
/*9082*/            OPC_RecordChild1, // #2 = $src1
/*9083*/            OPC_CheckType, MVT::v4i32,
/*9085*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9087*/            OPC_EmitInteger, MVT::i32, 14, 
/*9090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9105*/          /*Scope*/ 27, /*->9133*/
/*9106*/            OPC_CheckChild0Type, MVT::v2i32,
/*9108*/            OPC_RecordChild1, // #1 = $Vm
/*9109*/            OPC_MoveParent,
/*9110*/            OPC_RecordChild1, // #2 = $src1
/*9111*/            OPC_CheckType, MVT::v2i64,
/*9113*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9115*/            OPC_EmitInteger, MVT::i32, 14, 
/*9118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9133*/          0, /*End of Scope*/
/*9134*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::SABSDIFF),// ->9276
/*9138*/          OPC_RecordChild0, // #0 = $Vn
/*9139*/          OPC_RecordChild1, // #1 = $Vm
/*9140*/          OPC_MoveParent,
/*9141*/          OPC_RecordChild1, // #2 = $src1
/*9142*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9165
/*9145*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9147*/            OPC_EmitInteger, MVT::i32, 14, 
/*9150*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9153*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9165*/          /*SwitchType*/ 20, MVT::v4i16,// ->9187
/*9167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9169*/            OPC_EmitInteger, MVT::i32, 14, 
/*9172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9175*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9187*/          /*SwitchType*/ 20, MVT::v2i32,// ->9209
/*9189*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9191*/            OPC_EmitInteger, MVT::i32, 14, 
/*9194*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9197*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9209*/          /*SwitchType*/ 20, MVT::v16i8,// ->9231
/*9211*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9213*/            OPC_EmitInteger, MVT::i32, 14, 
/*9216*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9219*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (sabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9231*/          /*SwitchType*/ 20, MVT::v8i16,// ->9253
/*9233*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9235*/            OPC_EmitInteger, MVT::i32, 14, 
/*9238*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9241*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (sabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9253*/          /*SwitchType*/ 20, MVT::v4i32,// ->9275
/*9255*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9257*/            OPC_EmitInteger, MVT::i32, 14, 
/*9260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9263*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (sabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9275*/          0, // EndSwitchType
/*9276*/        /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::UABSDIFF),// ->9418
/*9280*/          OPC_RecordChild0, // #0 = $Vn
/*9281*/          OPC_RecordChild1, // #1 = $Vm
/*9282*/          OPC_MoveParent,
/*9283*/          OPC_RecordChild1, // #2 = $src1
/*9284*/          OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->9307
/*9287*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9289*/            OPC_EmitInteger, MVT::i32, 14, 
/*9292*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9295*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9307*/          /*SwitchType*/ 20, MVT::v4i16,// ->9329
/*9309*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9311*/            OPC_EmitInteger, MVT::i32, 14, 
/*9314*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9317*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9329*/          /*SwitchType*/ 20, MVT::v2i32,// ->9351
/*9331*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9333*/            OPC_EmitInteger, MVT::i32, 14, 
/*9336*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9339*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9351*/          /*SwitchType*/ 20, MVT::v16i8,// ->9373
/*9353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9355*/            OPC_EmitInteger, MVT::i32, 14, 
/*9358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9361*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (uabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9373*/          /*SwitchType*/ 20, MVT::v8i16,// ->9395
/*9375*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9377*/            OPC_EmitInteger, MVT::i32, 14, 
/*9380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9383*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (uabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9395*/          /*SwitchType*/ 20, MVT::v4i32,// ->9417
/*9397*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9399*/            OPC_EmitInteger, MVT::i32, 14, 
/*9402*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9405*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (uabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9417*/          0, // EndSwitchType
/*9418*/        0, // EndSwitchOpcode
/*9419*/      /*Scope*/ 44|128,1/*172*/, /*->9593*/
/*9421*/        OPC_RecordChild0, // #0 = $Vn
/*9422*/        OPC_RecordChild1, // #1 = $Vm
/*9423*/        OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->9445
/*9426*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9428*/          OPC_EmitInteger, MVT::i32, 14, 
/*9431*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9434*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9445*/        /*SwitchType*/ 19, MVT::v4i16,// ->9466
/*9447*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9449*/          OPC_EmitInteger, MVT::i32, 14, 
/*9452*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9455*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9466*/        /*SwitchType*/ 19, MVT::v2i32,// ->9487
/*9468*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9470*/          OPC_EmitInteger, MVT::i32, 14, 
/*9473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9487*/        /*SwitchType*/ 19, MVT::v16i8,// ->9508
/*9489*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9491*/          OPC_EmitInteger, MVT::i32, 14, 
/*9494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9508*/        /*SwitchType*/ 19, MVT::v8i16,// ->9529
/*9510*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9512*/          OPC_EmitInteger, MVT::i32, 14, 
/*9515*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9518*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9529*/        /*SwitchType*/ 19, MVT::v4i32,// ->9550
/*9531*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9533*/          OPC_EmitInteger, MVT::i32, 14, 
/*9536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9550*/        /*SwitchType*/ 19, MVT::v1i64,// ->9571
/*9552*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9554*/          OPC_EmitInteger, MVT::i32, 14, 
/*9557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9571*/        /*SwitchType*/ 19, MVT::v2i64,// ->9592
/*9573*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9575*/          OPC_EmitInteger, MVT::i32, 14, 
/*9578*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9581*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9592*/        0, // EndSwitchType
/*9593*/      0, /*End of Scope*/
/*9594*/    /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->15601
/*9598*/      OPC_Scope, 24|128,6/*792*/, /*->10393*/ // 17 children in Scope
/*9601*/        OPC_MoveChild, 0,
/*9603*/        OPC_Scope, 79, /*->9684*/ // 9 children in Scope
/*9605*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9608*/          OPC_MoveChild, 0,
/*9610*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9613*/          OPC_RecordChild0, // #0 = $Rm
/*9614*/          OPC_CheckChild1Integer, 24, 
/*9616*/          OPC_CheckChild1Type, MVT::i32,
/*9618*/          OPC_MoveParent,
/*9619*/          OPC_CheckChild1Integer, 16, 
/*9621*/          OPC_CheckChild1Type, MVT::i32,
/*9623*/          OPC_MoveParent,
/*9624*/          OPC_MoveChild, 1,
/*9626*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9629*/          OPC_MoveChild, 0,
/*9631*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9634*/          OPC_CheckChild0Same, 0,
/*9636*/          OPC_CheckChild1Integer, 8, 
/*9638*/          OPC_CheckChild1Type, MVT::i32,
/*9640*/          OPC_MoveParent,
/*9641*/          OPC_MoveParent,
/*9642*/          OPC_CheckType, MVT::i32,
/*9644*/          OPC_Scope, 18, /*->9664*/ // 2 children in Scope
/*9646*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9648*/            OPC_EmitInteger, MVT::i32, 14, 
/*9651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9664*/          /*Scope*/ 18, /*->9683*/
/*9665*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9667*/            OPC_EmitInteger, MVT::i32, 14, 
/*9670*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9683*/          0, /*End of Scope*/
/*9684*/        /*Scope*/ 79, /*->9764*/
/*9685*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9688*/          OPC_MoveChild, 0,
/*9690*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9693*/          OPC_RecordChild0, // #0 = $Rm
/*9694*/          OPC_CheckChild1Integer, 8, 
/*9696*/          OPC_CheckChild1Type, MVT::i32,
/*9698*/          OPC_MoveParent,
/*9699*/          OPC_MoveParent,
/*9700*/          OPC_MoveChild, 1,
/*9702*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9705*/          OPC_MoveChild, 0,
/*9707*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9710*/          OPC_CheckChild0Same, 0,
/*9712*/          OPC_CheckChild1Integer, 24, 
/*9714*/          OPC_CheckChild1Type, MVT::i32,
/*9716*/          OPC_MoveParent,
/*9717*/          OPC_CheckChild1Integer, 16, 
/*9719*/          OPC_CheckChild1Type, MVT::i32,
/*9721*/          OPC_MoveParent,
/*9722*/          OPC_CheckType, MVT::i32,
/*9724*/          OPC_Scope, 18, /*->9744*/ // 2 children in Scope
/*9726*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9728*/            OPC_EmitInteger, MVT::i32, 14, 
/*9731*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9734*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9744*/          /*Scope*/ 18, /*->9763*/
/*9745*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9747*/            OPC_EmitInteger, MVT::i32, 14, 
/*9750*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9753*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9763*/          0, /*End of Scope*/
/*9764*/        /*Scope*/ 57, /*->9822*/
/*9765*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9769*/          OPC_RecordChild0, // #0 = $Rn
/*9770*/          OPC_MoveParent,
/*9771*/          OPC_MoveChild, 1,
/*9773*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9779*/          OPC_MoveChild, 0,
/*9781*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9784*/          OPC_RecordChild0, // #1 = $Rm
/*9785*/          OPC_RecordChild1, // #2 = $sh
/*9786*/          OPC_MoveChild, 1,
/*9788*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9791*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9793*/          OPC_CheckType, MVT::i32,
/*9795*/          OPC_MoveParent,
/*9796*/          OPC_MoveParent,
/*9797*/          OPC_MoveParent,
/*9798*/          OPC_CheckType, MVT::i32,
/*9800*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9802*/          OPC_EmitConvertToTarget, 2,
/*9804*/          OPC_EmitInteger, MVT::i32, 14, 
/*9807*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9810*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9822*/        /*Scope*/ 100, /*->9923*/
/*9823*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9829*/          OPC_RecordChild0, // #0 = $Rn
/*9830*/          OPC_MoveParent,
/*9831*/          OPC_MoveChild, 1,
/*9833*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9837*/          OPC_MoveChild, 0,
/*9839*/          OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->9881
/*9843*/            OPC_RecordChild0, // #1 = $Rm
/*9844*/            OPC_RecordChild1, // #2 = $sh
/*9845*/            OPC_MoveChild, 1,
/*9847*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9850*/            OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9852*/            OPC_CheckType, MVT::i32,
/*9854*/            OPC_MoveParent,
/*9855*/            OPC_MoveParent,
/*9856*/            OPC_MoveParent,
/*9857*/            OPC_CheckType, MVT::i32,
/*9859*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9861*/            OPC_EmitConvertToTarget, 2,
/*9863*/            OPC_EmitInteger, MVT::i32, 14, 
/*9866*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9869*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9881*/          /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->9922
/*9884*/            OPC_RecordChild0, // #1 = $src2
/*9885*/            OPC_RecordChild1, // #2 = $sh
/*9886*/            OPC_MoveChild, 1,
/*9888*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9891*/            OPC_CheckPredicate, 17, // Predicate_imm1_15
/*9893*/            OPC_CheckType, MVT::i32,
/*9895*/            OPC_MoveParent,
/*9896*/            OPC_MoveParent,
/*9897*/            OPC_MoveParent,
/*9898*/            OPC_CheckType, MVT::i32,
/*9900*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9902*/            OPC_EmitConvertToTarget, 2,
/*9904*/            OPC_EmitInteger, MVT::i32, 14, 
/*9907*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9910*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*9922*/          0, // EndSwitchOpcode
/*9923*/        /*Scope*/ 57, /*->9981*/
/*9924*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9928*/          OPC_RecordChild0, // #0 = $Rn
/*9929*/          OPC_MoveParent,
/*9930*/          OPC_MoveChild, 1,
/*9932*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9938*/          OPC_MoveChild, 0,
/*9940*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9943*/          OPC_RecordChild0, // #1 = $Rm
/*9944*/          OPC_RecordChild1, // #2 = $sh
/*9945*/          OPC_MoveChild, 1,
/*9947*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9950*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9952*/          OPC_CheckType, MVT::i32,
/*9954*/          OPC_MoveParent,
/*9955*/          OPC_MoveParent,
/*9956*/          OPC_MoveParent,
/*9957*/          OPC_CheckType, MVT::i32,
/*9959*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9961*/          OPC_EmitConvertToTarget, 2,
/*9963*/          OPC_EmitInteger, MVT::i32, 14, 
/*9966*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9969*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9981*/        /*Scope*/ 27|128,1/*155*/, /*->10138*/
/*9983*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9989*/          OPC_Scope, 94, /*->10085*/ // 2 children in Scope
/*9991*/            OPC_RecordChild0, // #0 = $Rn
/*9992*/            OPC_MoveParent,
/*9993*/            OPC_MoveChild, 1,
/*9995*/            OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9999*/            OPC_MoveChild, 0,
/*10001*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->10043
/*10005*/             OPC_RecordChild0, // #1 = $Rm
/*10006*/             OPC_RecordChild1, // #2 = $sh
/*10007*/             OPC_MoveChild, 1,
/*10009*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10012*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10014*/             OPC_CheckType, MVT::i32,
/*10016*/             OPC_MoveParent,
/*10017*/             OPC_MoveParent,
/*10018*/             OPC_MoveParent,
/*10019*/             OPC_CheckType, MVT::i32,
/*10021*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10023*/             OPC_EmitConvertToTarget, 2,
/*10025*/             OPC_EmitInteger, MVT::i32, 14, 
/*10028*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10031*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10043*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->10084
/*10046*/             OPC_RecordChild0, // #1 = $src2
/*10047*/             OPC_RecordChild1, // #2 = $sh
/*10048*/             OPC_MoveChild, 1,
/*10050*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10053*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10055*/             OPC_CheckType, MVT::i32,
/*10057*/             OPC_MoveParent,
/*10058*/             OPC_MoveParent,
/*10059*/             OPC_MoveParent,
/*10060*/             OPC_CheckType, MVT::i32,
/*10062*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10064*/             OPC_EmitConvertToTarget, 2,
/*10066*/             OPC_EmitInteger, MVT::i32, 14, 
/*10069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10084*/           0, // EndSwitchOpcode
/*10085*/         /*Scope*/ 51, /*->10137*/
/*10086*/           OPC_MoveChild, 0,
/*10088*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10091*/           OPC_RecordChild0, // #0 = $Rm
/*10092*/           OPC_RecordChild1, // #1 = $sh
/*10093*/           OPC_MoveChild, 1,
/*10095*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10098*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10100*/           OPC_CheckType, MVT::i32,
/*10102*/           OPC_MoveParent,
/*10103*/           OPC_MoveParent,
/*10104*/           OPC_MoveParent,
/*10105*/           OPC_MoveChild, 1,
/*10107*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10111*/           OPC_RecordChild0, // #2 = $Rn
/*10112*/           OPC_MoveParent,
/*10113*/           OPC_CheckType, MVT::i32,
/*10115*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10117*/           OPC_EmitConvertToTarget, 1,
/*10119*/           OPC_EmitInteger, MVT::i32, 14, 
/*10122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10137*/         0, /*End of Scope*/
/*10138*/       /*Scope*/ 57, /*->10196*/
/*10139*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10143*/         OPC_MoveChild, 0,
/*10145*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10148*/         OPC_RecordChild0, // #0 = $Rm
/*10149*/         OPC_RecordChild1, // #1 = $sh
/*10150*/         OPC_MoveChild, 1,
/*10152*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10155*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10157*/         OPC_CheckType, MVT::i32,
/*10159*/         OPC_MoveParent,
/*10160*/         OPC_MoveParent,
/*10161*/         OPC_MoveParent,
/*10162*/         OPC_MoveChild, 1,
/*10164*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10170*/         OPC_RecordChild0, // #2 = $Rn
/*10171*/         OPC_MoveParent,
/*10172*/         OPC_CheckType, MVT::i32,
/*10174*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10176*/         OPC_EmitConvertToTarget, 1,
/*10178*/         OPC_EmitInteger, MVT::i32, 14, 
/*10181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10184*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*10196*/       /*Scope*/ 57, /*->10254*/
/*10197*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10203*/         OPC_MoveChild, 0,
/*10205*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10208*/         OPC_RecordChild0, // #0 = $Rm
/*10209*/         OPC_RecordChild1, // #1 = $sh
/*10210*/         OPC_MoveChild, 1,
/*10212*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10215*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*10217*/         OPC_CheckType, MVT::i32,
/*10219*/         OPC_MoveParent,
/*10220*/         OPC_MoveParent,
/*10221*/         OPC_MoveParent,
/*10222*/         OPC_MoveChild, 1,
/*10224*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10228*/         OPC_RecordChild0, // #2 = $Rn
/*10229*/         OPC_MoveParent,
/*10230*/         OPC_CheckType, MVT::i32,
/*10232*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10234*/         OPC_EmitConvertToTarget, 1,
/*10236*/         OPC_EmitInteger, MVT::i32, 14, 
/*10239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10254*/       /*Scope*/ 8|128,1/*136*/, /*->10392*/
/*10256*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10260*/         OPC_MoveChild, 0,
/*10262*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->10314
/*10266*/           OPC_RecordChild0, // #0 = $Rm
/*10267*/           OPC_RecordChild1, // #1 = $sh
/*10268*/           OPC_MoveChild, 1,
/*10270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10273*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*10275*/           OPC_CheckType, MVT::i32,
/*10277*/           OPC_MoveParent,
/*10278*/           OPC_MoveParent,
/*10279*/           OPC_MoveParent,
/*10280*/           OPC_MoveChild, 1,
/*10282*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10288*/           OPC_RecordChild0, // #2 = $Rn
/*10289*/           OPC_MoveParent,
/*10290*/           OPC_CheckType, MVT::i32,
/*10292*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10294*/           OPC_EmitConvertToTarget, 1,
/*10296*/           OPC_EmitInteger, MVT::i32, 14, 
/*10299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10314*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->10391
/*10317*/           OPC_RecordChild0, // #0 = $src2
/*10318*/           OPC_RecordChild1, // #1 = $sh
/*10319*/           OPC_MoveChild, 1,
/*10321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10324*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10326*/           OPC_CheckType, MVT::i32,
/*10328*/           OPC_MoveParent,
/*10329*/           OPC_MoveParent,
/*10330*/           OPC_MoveParent,
/*10331*/           OPC_MoveChild, 1,
/*10333*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10339*/           OPC_RecordChild0, // #2 = $src1
/*10340*/           OPC_MoveParent,
/*10341*/           OPC_CheckType, MVT::i32,
/*10343*/           OPC_Scope, 22, /*->10367*/ // 2 children in Scope
/*10345*/             OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10347*/             OPC_EmitConvertToTarget, 1,
/*10349*/             OPC_EmitInteger, MVT::i32, 14, 
/*10352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10355*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10367*/           /*Scope*/ 22, /*->10390*/
/*10368*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10370*/             OPC_EmitConvertToTarget, 1,
/*10372*/             OPC_EmitInteger, MVT::i32, 14, 
/*10375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10378*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10390*/           0, /*End of Scope*/
/*10391*/         0, // EndSwitchOpcode
/*10392*/       0, /*End of Scope*/
/*10393*/     /*Scope*/ 48, /*->10442*/
/*10394*/       OPC_RecordChild0, // #0 = $Rn
/*10395*/       OPC_MoveChild, 1,
/*10397*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10400*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10401*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10412*/       OPC_MoveParent,
/*10413*/       OPC_CheckType, MVT::i32,
/*10415*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10417*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10420*/       OPC_EmitInteger, MVT::i32, 14, 
/*10423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10442*/     /*Scope*/ 104|128,5/*744*/, /*->11188*/
/*10444*/       OPC_MoveChild, 0,
/*10446*/       OPC_Scope, 46, /*->10494*/ // 11 children in Scope
/*10448*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10451*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10452*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10463*/         OPC_MoveParent,
/*10464*/         OPC_RecordChild1, // #1 = $Rn
/*10465*/         OPC_CheckType, MVT::i32,
/*10467*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10469*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*10472*/         OPC_EmitInteger, MVT::i32, 14, 
/*10475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10494*/       /*Scope*/ 68, /*->10563*/
/*10495*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10499*/         OPC_RecordChild0, // #0 = $Rn
/*10500*/         OPC_MoveParent,
/*10501*/         OPC_MoveChild, 1,
/*10503*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10509*/         OPC_RecordChild0, // #1 = $Rm
/*10510*/         OPC_MoveParent,
/*10511*/         OPC_CheckType, MVT::i32,
/*10513*/         OPC_Scope, 23, /*->10538*/ // 2 children in Scope
/*10515*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10517*/           OPC_EmitInteger, MVT::i32, 0, 
/*10520*/           OPC_EmitInteger, MVT::i32, 14, 
/*10523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10526*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10538*/         /*Scope*/ 23, /*->10562*/
/*10539*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10541*/           OPC_EmitInteger, MVT::i32, 0, 
/*10544*/           OPC_EmitInteger, MVT::i32, 14, 
/*10547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10562*/         0, /*End of Scope*/
/*10563*/       /*Scope*/ 68, /*->10632*/
/*10564*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10570*/         OPC_RecordChild0, // #0 = $Rm
/*10571*/         OPC_MoveParent,
/*10572*/         OPC_MoveChild, 1,
/*10574*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10578*/         OPC_RecordChild0, // #1 = $Rn
/*10579*/         OPC_MoveParent,
/*10580*/         OPC_CheckType, MVT::i32,
/*10582*/         OPC_Scope, 23, /*->10607*/ // 2 children in Scope
/*10584*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10586*/           OPC_EmitInteger, MVT::i32, 0, 
/*10589*/           OPC_EmitInteger, MVT::i32, 14, 
/*10592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10607*/         /*Scope*/ 23, /*->10631*/
/*10608*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10610*/           OPC_EmitInteger, MVT::i32, 0, 
/*10613*/           OPC_EmitInteger, MVT::i32, 14, 
/*10616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10619*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10631*/         0, /*End of Scope*/
/*10632*/       /*Scope*/ 48, /*->10681*/
/*10633*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10637*/         OPC_RecordChild0, // #0 = $Rn
/*10638*/         OPC_MoveParent,
/*10639*/         OPC_MoveChild, 1,
/*10641*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10644*/         OPC_RecordChild0, // #1 = $Rm
/*10645*/         OPC_RecordChild1, // #2 = $sh
/*10646*/         OPC_MoveChild, 1,
/*10648*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10651*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10653*/         OPC_CheckType, MVT::i32,
/*10655*/         OPC_MoveParent,
/*10656*/         OPC_MoveParent,
/*10657*/         OPC_CheckType, MVT::i32,
/*10659*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10661*/         OPC_EmitConvertToTarget, 2,
/*10663*/         OPC_EmitInteger, MVT::i32, 14, 
/*10666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10681*/       /*Scope*/ 92, /*->10774*/
/*10682*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10688*/         OPC_RecordChild0, // #0 = $src1
/*10689*/         OPC_MoveParent,
/*10690*/         OPC_MoveChild, 1,
/*10692*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10733
/*10696*/           OPC_RecordChild0, // #1 = $src2
/*10697*/           OPC_RecordChild1, // #2 = $sh
/*10698*/           OPC_MoveChild, 1,
/*10700*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10703*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10705*/           OPC_CheckType, MVT::i32,
/*10707*/           OPC_MoveParent,
/*10708*/           OPC_MoveParent,
/*10709*/           OPC_CheckType, MVT::i32,
/*10711*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10713*/           OPC_EmitConvertToTarget, 2,
/*10715*/           OPC_EmitInteger, MVT::i32, 14, 
/*10718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10733*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->10773
/*10736*/           OPC_RecordChild0, // #1 = $src2
/*10737*/           OPC_RecordChild1, // #2 = $sh
/*10738*/           OPC_MoveChild, 1,
/*10740*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10743*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10745*/           OPC_CheckType, MVT::i32,
/*10747*/           OPC_MoveParent,
/*10748*/           OPC_MoveParent,
/*10749*/           OPC_CheckType, MVT::i32,
/*10751*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10753*/           OPC_EmitConvertToTarget, 2,
/*10755*/           OPC_EmitInteger, MVT::i32, 14, 
/*10758*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10761*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10773*/         0, // EndSwitchOpcode
/*10774*/       /*Scope*/ 48, /*->10823*/
/*10775*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10779*/         OPC_RecordChild0, // #0 = $src1
/*10780*/         OPC_MoveParent,
/*10781*/         OPC_MoveChild, 1,
/*10783*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10786*/         OPC_RecordChild0, // #1 = $src2
/*10787*/         OPC_RecordChild1, // #2 = $sh
/*10788*/         OPC_MoveChild, 1,
/*10790*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10793*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10795*/         OPC_CheckType, MVT::i32,
/*10797*/         OPC_MoveParent,
/*10798*/         OPC_MoveParent,
/*10799*/         OPC_CheckType, MVT::i32,
/*10801*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10803*/         OPC_EmitConvertToTarget, 2,
/*10805*/         OPC_EmitInteger, MVT::i32, 14, 
/*10808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10823*/       /*Scope*/ 92, /*->10916*/
/*10824*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10830*/         OPC_RecordChild0, // #0 = $src1
/*10831*/         OPC_MoveParent,
/*10832*/         OPC_MoveChild, 1,
/*10834*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->10875
/*10838*/           OPC_RecordChild0, // #1 = $src2
/*10839*/           OPC_RecordChild1, // #2 = $sh
/*10840*/           OPC_MoveChild, 1,
/*10842*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10845*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10847*/           OPC_CheckType, MVT::i32,
/*10849*/           OPC_MoveParent,
/*10850*/           OPC_MoveParent,
/*10851*/           OPC_CheckType, MVT::i32,
/*10853*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10855*/           OPC_EmitConvertToTarget, 2,
/*10857*/           OPC_EmitInteger, MVT::i32, 14, 
/*10860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10863*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10875*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->10915
/*10878*/           OPC_RecordChild0, // #1 = $src2
/*10879*/           OPC_RecordChild1, // #2 = $sh
/*10880*/           OPC_MoveChild, 1,
/*10882*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10885*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10887*/           OPC_CheckType, MVT::i32,
/*10889*/           OPC_MoveParent,
/*10890*/           OPC_MoveParent,
/*10891*/           OPC_CheckType, MVT::i32,
/*10893*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10895*/           OPC_EmitConvertToTarget, 2,
/*10897*/           OPC_EmitInteger, MVT::i32, 14, 
/*10900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10903*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10915*/         0, // EndSwitchOpcode
/*10916*/       /*Scope*/ 74, /*->10991*/
/*10917*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10920*/         OPC_RecordChild0, // #0 = $Rm
/*10921*/         OPC_RecordChild1, // #1 = $sh
/*10922*/         OPC_MoveChild, 1,
/*10924*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10927*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10929*/         OPC_CheckType, MVT::i32,
/*10931*/         OPC_MoveParent,
/*10932*/         OPC_MoveParent,
/*10933*/         OPC_MoveChild, 1,
/*10935*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10939*/         OPC_RecordChild0, // #2 = $Rn
/*10940*/         OPC_MoveParent,
/*10941*/         OPC_CheckType, MVT::i32,
/*10943*/         OPC_Scope, 22, /*->10967*/ // 2 children in Scope
/*10945*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*10947*/           OPC_EmitConvertToTarget, 1,
/*10949*/           OPC_EmitInteger, MVT::i32, 14, 
/*10952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10955*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10967*/         /*Scope*/ 22, /*->10990*/
/*10968*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10970*/           OPC_EmitConvertToTarget, 1,
/*10972*/           OPC_EmitInteger, MVT::i32, 14, 
/*10975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10990*/         0, /*End of Scope*/
/*10991*/       /*Scope*/ 76, /*->11068*/
/*10992*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10995*/         OPC_RecordChild0, // #0 = $src2
/*10996*/         OPC_RecordChild1, // #1 = $sh
/*10997*/         OPC_MoveChild, 1,
/*10999*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11002*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*11004*/         OPC_CheckType, MVT::i32,
/*11006*/         OPC_MoveParent,
/*11007*/         OPC_MoveParent,
/*11008*/         OPC_MoveChild, 1,
/*11010*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11016*/         OPC_RecordChild0, // #2 = $src1
/*11017*/         OPC_MoveParent,
/*11018*/         OPC_CheckType, MVT::i32,
/*11020*/         OPC_Scope, 22, /*->11044*/ // 2 children in Scope
/*11022*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11024*/           OPC_EmitConvertToTarget, 1,
/*11026*/           OPC_EmitInteger, MVT::i32, 14, 
/*11029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11044*/         /*Scope*/ 22, /*->11067*/
/*11045*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11047*/           OPC_EmitConvertToTarget, 1,
/*11049*/           OPC_EmitInteger, MVT::i32, 14, 
/*11052*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11055*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*11067*/         0, /*End of Scope*/
/*11068*/       /*Scope*/ 76, /*->11145*/
/*11069*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11072*/         OPC_RecordChild0, // #0 = $src2
/*11073*/         OPC_RecordChild1, // #1 = $sh
/*11074*/         OPC_MoveChild, 1,
/*11076*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11079*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*11081*/         OPC_CheckType, MVT::i32,
/*11083*/         OPC_MoveParent,
/*11084*/         OPC_MoveParent,
/*11085*/         OPC_MoveChild, 1,
/*11087*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11093*/         OPC_RecordChild0, // #2 = $src1
/*11094*/         OPC_MoveParent,
/*11095*/         OPC_CheckType, MVT::i32,
/*11097*/         OPC_Scope, 22, /*->11121*/ // 2 children in Scope
/*11099*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11101*/           OPC_EmitConvertToTarget, 1,
/*11103*/           OPC_EmitInteger, MVT::i32, 14, 
/*11106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11121*/         /*Scope*/ 22, /*->11144*/
/*11122*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11124*/           OPC_EmitConvertToTarget, 1,
/*11126*/           OPC_EmitInteger, MVT::i32, 14, 
/*11129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*11144*/         0, /*End of Scope*/
/*11145*/       /*Scope*/ 41, /*->11187*/
/*11146*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11150*/         OPC_RecordChild0, // #0 = $src
/*11151*/         OPC_MoveParent,
/*11152*/         OPC_RecordChild1, // #1 = $imm
/*11153*/         OPC_MoveChild, 1,
/*11155*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11158*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11160*/         OPC_MoveParent,
/*11161*/         OPC_CheckType, MVT::i32,
/*11163*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11165*/         OPC_EmitConvertToTarget, 1,
/*11167*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*11170*/         OPC_EmitInteger, MVT::i32, 14, 
/*11173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11187*/       0, /*End of Scope*/
/*11188*/     /*Scope*/ 32, /*->11221*/
/*11189*/       OPC_RecordChild0, // #0 = $Rn
/*11190*/       OPC_RecordChild1, // #1 = $shift
/*11191*/       OPC_CheckType, MVT::i32,
/*11193*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11195*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*11198*/       OPC_EmitInteger, MVT::i32, 14, 
/*11201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11221*/     /*Scope*/ 43, /*->11265*/
/*11222*/       OPC_MoveChild, 0,
/*11224*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11228*/       OPC_RecordChild0, // #0 = $src
/*11229*/       OPC_MoveParent,
/*11230*/       OPC_RecordChild1, // #1 = $imm
/*11231*/       OPC_MoveChild, 1,
/*11233*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11236*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*11238*/       OPC_MoveParent,
/*11239*/       OPC_CheckType, MVT::i32,
/*11241*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11243*/       OPC_EmitConvertToTarget, 1,
/*11245*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*11248*/       OPC_EmitInteger, MVT::i32, 14, 
/*11251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*11265*/     /*Scope*/ 15|128,1/*143*/, /*->11410*/
/*11267*/       OPC_RecordChild0, // #0 = $Rn
/*11268*/       OPC_Scope, 53, /*->11323*/ // 3 children in Scope
/*11270*/         OPC_MoveChild, 1,
/*11272*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11275*/         OPC_RecordChild0, // #1 = $imm
/*11276*/         OPC_MoveChild, 0,
/*11278*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11281*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11283*/         OPC_MoveParent,
/*11284*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11295*/         OPC_MoveParent,
/*11296*/         OPC_CheckType, MVT::i32,
/*11298*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11300*/         OPC_EmitConvertToTarget, 1,
/*11302*/         OPC_EmitInteger, MVT::i32, 14, 
/*11305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11323*/       /*Scope*/ 31, /*->11355*/
/*11324*/         OPC_RecordChild1, // #1 = $Rn
/*11325*/         OPC_CheckType, MVT::i32,
/*11327*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11329*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*11332*/         OPC_EmitInteger, MVT::i32, 14, 
/*11335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11341*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11355*/       /*Scope*/ 53, /*->11409*/
/*11356*/         OPC_MoveChild, 1,
/*11358*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11361*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11372*/         OPC_RecordChild1, // #1 = $imm
/*11373*/         OPC_MoveChild, 1,
/*11375*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11378*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11380*/         OPC_MoveParent,
/*11381*/         OPC_MoveParent,
/*11382*/         OPC_CheckType, MVT::i32,
/*11384*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11386*/         OPC_EmitConvertToTarget, 1,
/*11388*/         OPC_EmitInteger, MVT::i32, 14, 
/*11391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11409*/       0, /*End of Scope*/
/*11410*/     /*Scope*/ 107, /*->11518*/
/*11411*/       OPC_MoveChild, 0,
/*11413*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11416*/       OPC_Scope, 49, /*->11467*/ // 2 children in Scope
/*11418*/         OPC_RecordChild0, // #0 = $imm
/*11419*/         OPC_MoveChild, 0,
/*11421*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11424*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11426*/         OPC_MoveParent,
/*11427*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11438*/         OPC_MoveParent,
/*11439*/         OPC_RecordChild1, // #1 = $Rn
/*11440*/         OPC_CheckType, MVT::i32,
/*11442*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11444*/         OPC_EmitConvertToTarget, 0,
/*11446*/         OPC_EmitInteger, MVT::i32, 14, 
/*11449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11467*/       /*Scope*/ 49, /*->11517*/
/*11468*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11479*/         OPC_RecordChild1, // #0 = $imm
/*11480*/         OPC_MoveChild, 1,
/*11482*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11485*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11487*/         OPC_MoveParent,
/*11488*/         OPC_MoveParent,
/*11489*/         OPC_RecordChild1, // #1 = $Rn
/*11490*/         OPC_CheckType, MVT::i32,
/*11492*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11494*/         OPC_EmitConvertToTarget, 0,
/*11496*/         OPC_EmitInteger, MVT::i32, 14, 
/*11499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11517*/       0, /*End of Scope*/
/*11518*/     /*Scope*/ 37|128,1/*165*/, /*->11685*/
/*11520*/       OPC_RecordChild0, // #0 = $Rn
/*11521*/       OPC_Scope, 117, /*->11640*/ // 2 children in Scope
/*11523*/         OPC_RecordChild1, // #1 = $shift
/*11524*/         OPC_CheckType, MVT::i32,
/*11526*/         OPC_Scope, 27, /*->11555*/ // 4 children in Scope
/*11528*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11530*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11533*/           OPC_EmitInteger, MVT::i32, 14, 
/*11536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11555*/         /*Scope*/ 27, /*->11583*/
/*11556*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11558*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11561*/           OPC_EmitInteger, MVT::i32, 14, 
/*11564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11583*/         /*Scope*/ 27, /*->11611*/
/*11584*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11586*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11589*/           OPC_EmitInteger, MVT::i32, 14, 
/*11592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11598*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11611*/         /*Scope*/ 27, /*->11639*/
/*11612*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11614*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11617*/           OPC_EmitInteger, MVT::i32, 14, 
/*11620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11639*/         0, /*End of Scope*/
/*11640*/       /*Scope*/ 43, /*->11684*/
/*11641*/         OPC_MoveChild, 1,
/*11643*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11646*/         OPC_RecordChild0, // #1 = $Rm
/*11647*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11658*/         OPC_MoveParent,
/*11659*/         OPC_CheckType, MVT::i32,
/*11661*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11663*/         OPC_EmitInteger, MVT::i32, 14, 
/*11666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11684*/       0, /*End of Scope*/
/*11685*/     /*Scope*/ 44, /*->11730*/
/*11686*/       OPC_MoveChild, 0,
/*11688*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11691*/       OPC_RecordChild0, // #0 = $Rm
/*11692*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11703*/       OPC_MoveParent,
/*11704*/       OPC_RecordChild1, // #1 = $Rn
/*11705*/       OPC_CheckType, MVT::i32,
/*11707*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11709*/       OPC_EmitInteger, MVT::i32, 14, 
/*11712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11730*/     /*Scope*/ 61, /*->11792*/
/*11731*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11737*/       OPC_RecordChild0, // #0 = $src
/*11738*/       OPC_CheckType, MVT::i32,
/*11740*/       OPC_Scope, 24, /*->11766*/ // 2 children in Scope
/*11742*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11744*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11749*/         OPC_EmitInteger, MVT::i32, 14, 
/*11752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11766*/       /*Scope*/ 24, /*->11791*/
/*11767*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11769*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11774*/         OPC_EmitInteger, MVT::i32, 14, 
/*11777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11791*/       0, /*End of Scope*/
/*11792*/     /*Scope*/ 57|128,1/*185*/, /*->11979*/
/*11794*/       OPC_RecordChild0, // #0 = $Rn
/*11795*/       OPC_RecordChild1, // #1 = $imm
/*11796*/       OPC_Scope, 103, /*->11901*/ // 2 children in Scope
/*11798*/         OPC_MoveChild, 1,
/*11800*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11803*/         OPC_Scope, 30, /*->11835*/ // 3 children in Scope
/*11805*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*11807*/           OPC_MoveParent,
/*11808*/           OPC_CheckType, MVT::i32,
/*11810*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11812*/           OPC_EmitConvertToTarget, 1,
/*11814*/           OPC_EmitInteger, MVT::i32, 14, 
/*11817*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*11835*/         /*Scope*/ 30, /*->11866*/
/*11836*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11838*/           OPC_MoveParent,
/*11839*/           OPC_CheckType, MVT::i32,
/*11841*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11843*/           OPC_EmitConvertToTarget, 1,
/*11845*/           OPC_EmitInteger, MVT::i32, 14, 
/*11848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11866*/         /*Scope*/ 33, /*->11900*/
/*11867*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*11869*/           OPC_MoveParent,
/*11870*/           OPC_CheckType, MVT::i32,
/*11872*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11874*/           OPC_EmitConvertToTarget, 1,
/*11876*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*11879*/           OPC_EmitInteger, MVT::i32, 14, 
/*11882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11888*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11900*/         0, /*End of Scope*/
/*11901*/       /*Scope*/ 76, /*->11978*/
/*11902*/         OPC_CheckType, MVT::i32,
/*11904*/         OPC_Scope, 23, /*->11929*/ // 3 children in Scope
/*11906*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11908*/           OPC_EmitInteger, MVT::i32, 14, 
/*11911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11914*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11917*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*11929*/         /*Scope*/ 23, /*->11953*/
/*11930*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*11932*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11935*/           OPC_EmitInteger, MVT::i32, 14, 
/*11938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*11953*/         /*Scope*/ 23, /*->11977*/
/*11954*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11956*/           OPC_EmitInteger, MVT::i32, 14, 
/*11959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11965*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11977*/         0, /*End of Scope*/
/*11978*/       0, /*End of Scope*/
/*11979*/     /*Scope*/ 114|128,24/*3186*/, /*->15167*/
/*11981*/       OPC_MoveChild, 0,
/*11983*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11986*/       OPC_Scope, 66|128,5/*706*/, /*->12695*/ // 8 children in Scope
/*11989*/         OPC_RecordChild0, // #0 = $Vn
/*11990*/         OPC_Scope, 6|128,4/*518*/, /*->12511*/ // 2 children in Scope
/*11993*/           OPC_RecordChild1, // #1 = $Vd
/*11994*/           OPC_MoveParent,
/*11995*/           OPC_MoveChild, 1,
/*11997*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12000*/           OPC_Scope, 56|128,1/*184*/, /*->12187*/ // 4 children in Scope
/*12003*/             OPC_RecordChild0, // #2 = $Vm
/*12004*/             OPC_MoveChild, 1,
/*12006*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12009*/             OPC_Scope, 126, /*->12137*/ // 2 children in Scope
/*12011*/               OPC_CheckChild0Same, 1,
/*12013*/               OPC_MoveChild, 1,
/*12015*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12018*/               OPC_MoveChild, 0,
/*12020*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12023*/               OPC_MoveChild, 0,
/*12025*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12028*/               OPC_MoveParent,
/*12029*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12031*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->12084
/*12034*/                 OPC_MoveParent,
/*12035*/                 OPC_MoveParent,
/*12036*/                 OPC_MoveParent,
/*12037*/                 OPC_MoveParent,
/*12038*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->12061
/*12041*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12043*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12046*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12049*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12061*/                 /*SwitchType*/ 20, MVT::v1i64,// ->12083
/*12063*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12065*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12068*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12071*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12083*/                 0, // EndSwitchType
/*12084*/               /*SwitchType*/ 50, MVT::v16i8,// ->12136
/*12086*/                 OPC_MoveParent,
/*12087*/                 OPC_MoveParent,
/*12088*/                 OPC_MoveParent,
/*12089*/                 OPC_MoveParent,
/*12090*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->12113
/*12093*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12095*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12098*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12101*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12113*/                 /*SwitchType*/ 20, MVT::v2i64,// ->12135
/*12115*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12117*/                   OPC_EmitInteger, MVT::i32, 14, 
/*12120*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12123*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*12135*/                 0, // EndSwitchType
/*12136*/               0, // EndSwitchType
/*12137*/             /*Scope*/ 48, /*->12186*/
/*12138*/               OPC_MoveChild, 0,
/*12140*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12143*/               OPC_MoveChild, 0,
/*12145*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12148*/               OPC_MoveChild, 0,
/*12150*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12153*/               OPC_MoveParent,
/*12154*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12156*/               OPC_CheckType, MVT::v8i8,
/*12158*/               OPC_MoveParent,
/*12159*/               OPC_MoveParent,
/*12160*/               OPC_CheckChild1Same, 1,
/*12162*/               OPC_MoveParent,
/*12163*/               OPC_MoveParent,
/*12164*/               OPC_CheckType, MVT::v2i32,
/*12166*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12168*/               OPC_EmitInteger, MVT::i32, 14, 
/*12171*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12174*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12186*/             0, /*End of Scope*/
/*12187*/           /*Scope*/ 107, /*->12295*/
/*12188*/             OPC_MoveChild, 0,
/*12190*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12193*/             OPC_Scope, 49, /*->12244*/ // 2 children in Scope
/*12195*/               OPC_CheckChild0Same, 1,
/*12197*/               OPC_MoveChild, 1,
/*12199*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12202*/               OPC_MoveChild, 0,
/*12204*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12207*/               OPC_MoveChild, 0,
/*12209*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12212*/               OPC_MoveParent,
/*12213*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12215*/               OPC_CheckType, MVT::v8i8,
/*12217*/               OPC_MoveParent,
/*12218*/               OPC_MoveParent,
/*12219*/               OPC_MoveParent,
/*12220*/               OPC_RecordChild1, // #2 = $Vm
/*12221*/               OPC_MoveParent,
/*12222*/               OPC_CheckType, MVT::v2i32,
/*12224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12226*/               OPC_EmitInteger, MVT::i32, 14, 
/*12229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12244*/             /*Scope*/ 49, /*->12294*/
/*12245*/               OPC_MoveChild, 0,
/*12247*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12250*/               OPC_MoveChild, 0,
/*12252*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12255*/               OPC_MoveChild, 0,
/*12257*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12260*/               OPC_MoveParent,
/*12261*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12263*/               OPC_CheckType, MVT::v8i8,
/*12265*/               OPC_MoveParent,
/*12266*/               OPC_MoveParent,
/*12267*/               OPC_CheckChild1Same, 1,
/*12269*/               OPC_MoveParent,
/*12270*/               OPC_RecordChild1, // #2 = $Vm
/*12271*/               OPC_MoveParent,
/*12272*/               OPC_CheckType, MVT::v2i32,
/*12274*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12276*/               OPC_EmitInteger, MVT::i32, 14, 
/*12279*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12282*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12294*/             0, /*End of Scope*/
/*12295*/           /*Scope*/ 106, /*->12402*/
/*12296*/             OPC_RecordChild0, // #2 = $Vm
/*12297*/             OPC_MoveChild, 1,
/*12299*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12302*/             OPC_Scope, 48, /*->12352*/ // 2 children in Scope
/*12304*/               OPC_CheckChild0Same, 0,
/*12306*/               OPC_MoveChild, 1,
/*12308*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12311*/               OPC_MoveChild, 0,
/*12313*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12316*/               OPC_MoveChild, 0,
/*12318*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12321*/               OPC_MoveParent,
/*12322*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12324*/               OPC_CheckType, MVT::v8i8,
/*12326*/               OPC_MoveParent,
/*12327*/               OPC_MoveParent,
/*12328*/               OPC_MoveParent,
/*12329*/               OPC_MoveParent,
/*12330*/               OPC_CheckType, MVT::v2i32,
/*12332*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12334*/               OPC_EmitInteger, MVT::i32, 14, 
/*12337*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12340*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12352*/             /*Scope*/ 48, /*->12401*/
/*12353*/               OPC_MoveChild, 0,
/*12355*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12358*/               OPC_MoveChild, 0,
/*12360*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12363*/               OPC_MoveChild, 0,
/*12365*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12368*/               OPC_MoveParent,
/*12369*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12371*/               OPC_CheckType, MVT::v8i8,
/*12373*/               OPC_MoveParent,
/*12374*/               OPC_MoveParent,
/*12375*/               OPC_CheckChild1Same, 0,
/*12377*/               OPC_MoveParent,
/*12378*/               OPC_MoveParent,
/*12379*/               OPC_CheckType, MVT::v2i32,
/*12381*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12383*/               OPC_EmitInteger, MVT::i32, 14, 
/*12386*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12389*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12401*/             0, /*End of Scope*/
/*12402*/           /*Scope*/ 107, /*->12510*/
/*12403*/             OPC_MoveChild, 0,
/*12405*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12408*/             OPC_Scope, 49, /*->12459*/ // 2 children in Scope
/*12410*/               OPC_CheckChild0Same, 0,
/*12412*/               OPC_MoveChild, 1,
/*12414*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12417*/               OPC_MoveChild, 0,
/*12419*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12422*/               OPC_MoveChild, 0,
/*12424*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12427*/               OPC_MoveParent,
/*12428*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12430*/               OPC_CheckType, MVT::v8i8,
/*12432*/               OPC_MoveParent,
/*12433*/               OPC_MoveParent,
/*12434*/               OPC_MoveParent,
/*12435*/               OPC_RecordChild1, // #2 = $Vm
/*12436*/               OPC_MoveParent,
/*12437*/               OPC_CheckType, MVT::v2i32,
/*12439*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12441*/               OPC_EmitInteger, MVT::i32, 14, 
/*12444*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12447*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12459*/             /*Scope*/ 49, /*->12509*/
/*12460*/               OPC_MoveChild, 0,
/*12462*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12465*/               OPC_MoveChild, 0,
/*12467*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12470*/               OPC_MoveChild, 0,
/*12472*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12475*/               OPC_MoveParent,
/*12476*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12478*/               OPC_CheckType, MVT::v8i8,
/*12480*/               OPC_MoveParent,
/*12481*/               OPC_MoveParent,
/*12482*/               OPC_CheckChild1Same, 0,
/*12484*/               OPC_MoveParent,
/*12485*/               OPC_RecordChild1, // #2 = $Vm
/*12486*/               OPC_MoveParent,
/*12487*/               OPC_CheckType, MVT::v2i32,
/*12489*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12491*/               OPC_EmitInteger, MVT::i32, 14, 
/*12494*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12497*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12509*/             0, /*End of Scope*/
/*12510*/           0, /*End of Scope*/
/*12511*/         /*Scope*/ 53|128,1/*181*/, /*->12694*/
/*12513*/           OPC_MoveChild, 1,
/*12515*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12518*/           OPC_Scope, 86, /*->12606*/ // 2 children in Scope
/*12520*/             OPC_RecordChild0, // #1 = $Vd
/*12521*/             OPC_MoveChild, 1,
/*12523*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12526*/             OPC_MoveChild, 0,
/*12528*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12531*/             OPC_MoveChild, 0,
/*12533*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12536*/             OPC_MoveParent,
/*12537*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12539*/             OPC_CheckType, MVT::v8i8,
/*12541*/             OPC_MoveParent,
/*12542*/             OPC_MoveParent,
/*12543*/             OPC_MoveParent,
/*12544*/             OPC_MoveParent,
/*12545*/             OPC_MoveChild, 1,
/*12547*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12550*/             OPC_Scope, 26, /*->12578*/ // 2 children in Scope
/*12552*/               OPC_RecordChild0, // #2 = $Vn
/*12553*/               OPC_CheckChild1Same, 1,
/*12555*/               OPC_MoveParent,
/*12556*/               OPC_CheckType, MVT::v2i32,
/*12558*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12560*/               OPC_EmitInteger, MVT::i32, 14, 
/*12563*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12566*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12578*/             /*Scope*/ 26, /*->12605*/
/*12579*/               OPC_CheckChild0Same, 1,
/*12581*/               OPC_RecordChild1, // #2 = $Vn
/*12582*/               OPC_MoveParent,
/*12583*/               OPC_CheckType, MVT::v2i32,
/*12585*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12587*/               OPC_EmitInteger, MVT::i32, 14, 
/*12590*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12593*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12605*/             0, /*End of Scope*/
/*12606*/           /*Scope*/ 86, /*->12693*/
/*12607*/             OPC_MoveChild, 0,
/*12609*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12612*/             OPC_MoveChild, 0,
/*12614*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12617*/             OPC_MoveChild, 0,
/*12619*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12622*/             OPC_MoveParent,
/*12623*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12625*/             OPC_CheckType, MVT::v8i8,
/*12627*/             OPC_MoveParent,
/*12628*/             OPC_MoveParent,
/*12629*/             OPC_RecordChild1, // #1 = $Vd
/*12630*/             OPC_MoveParent,
/*12631*/             OPC_MoveParent,
/*12632*/             OPC_MoveChild, 1,
/*12634*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12637*/             OPC_Scope, 26, /*->12665*/ // 2 children in Scope
/*12639*/               OPC_RecordChild0, // #2 = $Vn
/*12640*/               OPC_CheckChild1Same, 1,
/*12642*/               OPC_MoveParent,
/*12643*/               OPC_CheckType, MVT::v2i32,
/*12645*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12647*/               OPC_EmitInteger, MVT::i32, 14, 
/*12650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12653*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12665*/             /*Scope*/ 26, /*->12692*/
/*12666*/               OPC_CheckChild0Same, 1,
/*12668*/               OPC_RecordChild1, // #2 = $Vn
/*12669*/               OPC_MoveParent,
/*12670*/               OPC_CheckType, MVT::v2i32,
/*12672*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12674*/               OPC_EmitInteger, MVT::i32, 14, 
/*12677*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12680*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12692*/             0, /*End of Scope*/
/*12693*/           0, /*End of Scope*/
/*12694*/         0, /*End of Scope*/
/*12695*/       /*Scope*/ 55|128,1/*183*/, /*->12880*/
/*12697*/         OPC_MoveChild, 0,
/*12699*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12702*/         OPC_Scope, 87, /*->12791*/ // 2 children in Scope
/*12704*/           OPC_RecordChild0, // #0 = $Vd
/*12705*/           OPC_MoveChild, 1,
/*12707*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12710*/           OPC_MoveChild, 0,
/*12712*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12715*/           OPC_MoveChild, 0,
/*12717*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12720*/           OPC_MoveParent,
/*12721*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12723*/           OPC_CheckType, MVT::v8i8,
/*12725*/           OPC_MoveParent,
/*12726*/           OPC_MoveParent,
/*12727*/           OPC_MoveParent,
/*12728*/           OPC_RecordChild1, // #1 = $Vm
/*12729*/           OPC_MoveParent,
/*12730*/           OPC_MoveChild, 1,
/*12732*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12735*/           OPC_Scope, 26, /*->12763*/ // 2 children in Scope
/*12737*/             OPC_RecordChild0, // #2 = $Vn
/*12738*/             OPC_CheckChild1Same, 0,
/*12740*/             OPC_MoveParent,
/*12741*/             OPC_CheckType, MVT::v2i32,
/*12743*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12745*/             OPC_EmitInteger, MVT::i32, 14, 
/*12748*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12751*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12763*/           /*Scope*/ 26, /*->12790*/
/*12764*/             OPC_CheckChild0Same, 0,
/*12766*/             OPC_RecordChild1, // #2 = $Vn
/*12767*/             OPC_MoveParent,
/*12768*/             OPC_CheckType, MVT::v2i32,
/*12770*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12772*/             OPC_EmitInteger, MVT::i32, 14, 
/*12775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12778*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12790*/           0, /*End of Scope*/
/*12791*/         /*Scope*/ 87, /*->12879*/
/*12792*/           OPC_MoveChild, 0,
/*12794*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12797*/           OPC_MoveChild, 0,
/*12799*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12802*/           OPC_MoveChild, 0,
/*12804*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12807*/           OPC_MoveParent,
/*12808*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12810*/           OPC_CheckType, MVT::v8i8,
/*12812*/           OPC_MoveParent,
/*12813*/           OPC_MoveParent,
/*12814*/           OPC_RecordChild1, // #0 = $Vd
/*12815*/           OPC_MoveParent,
/*12816*/           OPC_RecordChild1, // #1 = $Vm
/*12817*/           OPC_MoveParent,
/*12818*/           OPC_MoveChild, 1,
/*12820*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12823*/           OPC_Scope, 26, /*->12851*/ // 2 children in Scope
/*12825*/             OPC_RecordChild0, // #2 = $Vn
/*12826*/             OPC_CheckChild1Same, 0,
/*12828*/             OPC_MoveParent,
/*12829*/             OPC_CheckType, MVT::v2i32,
/*12831*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12833*/             OPC_EmitInteger, MVT::i32, 14, 
/*12836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12851*/           /*Scope*/ 26, /*->12878*/
/*12852*/             OPC_CheckChild0Same, 0,
/*12854*/             OPC_RecordChild1, // #2 = $Vn
/*12855*/             OPC_MoveParent,
/*12856*/             OPC_CheckType, MVT::v2i32,
/*12858*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12860*/             OPC_EmitInteger, MVT::i32, 14, 
/*12863*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12866*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12878*/           0, /*End of Scope*/
/*12879*/         0, /*End of Scope*/
/*12880*/       /*Scope*/ 63|128,4/*575*/, /*->13457*/
/*12882*/         OPC_RecordChild0, // #0 = $Vn
/*12883*/         OPC_Scope, 3|128,3/*387*/, /*->13273*/ // 2 children in Scope
/*12886*/           OPC_RecordChild1, // #1 = $Vd
/*12887*/           OPC_MoveParent,
/*12888*/           OPC_MoveChild, 1,
/*12890*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12893*/           OPC_Scope, 54, /*->12949*/ // 4 children in Scope
/*12895*/             OPC_RecordChild0, // #2 = $Vm
/*12896*/             OPC_MoveChild, 1,
/*12898*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12901*/             OPC_MoveChild, 0,
/*12903*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12906*/             OPC_MoveChild, 0,
/*12908*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12911*/             OPC_MoveChild, 0,
/*12913*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12916*/             OPC_MoveParent,
/*12917*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12919*/             OPC_CheckType, MVT::v8i8,
/*12921*/             OPC_MoveParent,
/*12922*/             OPC_MoveParent,
/*12923*/             OPC_CheckChild1Same, 1,
/*12925*/             OPC_MoveParent,
/*12926*/             OPC_MoveParent,
/*12927*/             OPC_CheckType, MVT::v1i64,
/*12929*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12931*/             OPC_EmitInteger, MVT::i32, 14, 
/*12934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12937*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12949*/           /*Scope*/ 107, /*->13057*/
/*12950*/             OPC_MoveChild, 0,
/*12952*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12955*/             OPC_Scope, 49, /*->13006*/ // 2 children in Scope
/*12957*/               OPC_CheckChild0Same, 1,
/*12959*/               OPC_MoveChild, 1,
/*12961*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12964*/               OPC_MoveChild, 0,
/*12966*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12969*/               OPC_MoveChild, 0,
/*12971*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12974*/               OPC_MoveParent,
/*12975*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12977*/               OPC_CheckType, MVT::v8i8,
/*12979*/               OPC_MoveParent,
/*12980*/               OPC_MoveParent,
/*12981*/               OPC_MoveParent,
/*12982*/               OPC_RecordChild1, // #2 = $Vm
/*12983*/               OPC_MoveParent,
/*12984*/               OPC_CheckType, MVT::v1i64,
/*12986*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12988*/               OPC_EmitInteger, MVT::i32, 14, 
/*12991*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12994*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13006*/             /*Scope*/ 49, /*->13056*/
/*13007*/               OPC_MoveChild, 0,
/*13009*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13012*/               OPC_MoveChild, 0,
/*13014*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13017*/               OPC_MoveChild, 0,
/*13019*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13022*/               OPC_MoveParent,
/*13023*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13025*/               OPC_CheckType, MVT::v8i8,
/*13027*/               OPC_MoveParent,
/*13028*/               OPC_MoveParent,
/*13029*/               OPC_CheckChild1Same, 1,
/*13031*/               OPC_MoveParent,
/*13032*/               OPC_RecordChild1, // #2 = $Vm
/*13033*/               OPC_MoveParent,
/*13034*/               OPC_CheckType, MVT::v1i64,
/*13036*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13038*/               OPC_EmitInteger, MVT::i32, 14, 
/*13041*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13044*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13056*/             0, /*End of Scope*/
/*13057*/           /*Scope*/ 106, /*->13164*/
/*13058*/             OPC_RecordChild0, // #2 = $Vm
/*13059*/             OPC_MoveChild, 1,
/*13061*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13064*/             OPC_Scope, 48, /*->13114*/ // 2 children in Scope
/*13066*/               OPC_CheckChild0Same, 0,
/*13068*/               OPC_MoveChild, 1,
/*13070*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13073*/               OPC_MoveChild, 0,
/*13075*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13078*/               OPC_MoveChild, 0,
/*13080*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13083*/               OPC_MoveParent,
/*13084*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13086*/               OPC_CheckType, MVT::v8i8,
/*13088*/               OPC_MoveParent,
/*13089*/               OPC_MoveParent,
/*13090*/               OPC_MoveParent,
/*13091*/               OPC_MoveParent,
/*13092*/               OPC_CheckType, MVT::v1i64,
/*13094*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13096*/               OPC_EmitInteger, MVT::i32, 14, 
/*13099*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13102*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13114*/             /*Scope*/ 48, /*->13163*/
/*13115*/               OPC_MoveChild, 0,
/*13117*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13120*/               OPC_MoveChild, 0,
/*13122*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13125*/               OPC_MoveChild, 0,
/*13127*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13130*/               OPC_MoveParent,
/*13131*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13133*/               OPC_CheckType, MVT::v8i8,
/*13135*/               OPC_MoveParent,
/*13136*/               OPC_MoveParent,
/*13137*/               OPC_CheckChild1Same, 0,
/*13139*/               OPC_MoveParent,
/*13140*/               OPC_MoveParent,
/*13141*/               OPC_CheckType, MVT::v1i64,
/*13143*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13145*/               OPC_EmitInteger, MVT::i32, 14, 
/*13148*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13151*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13163*/             0, /*End of Scope*/
/*13164*/           /*Scope*/ 107, /*->13272*/
/*13165*/             OPC_MoveChild, 0,
/*13167*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13170*/             OPC_Scope, 49, /*->13221*/ // 2 children in Scope
/*13172*/               OPC_CheckChild0Same, 0,
/*13174*/               OPC_MoveChild, 1,
/*13176*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13179*/               OPC_MoveChild, 0,
/*13181*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13184*/               OPC_MoveChild, 0,
/*13186*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13189*/               OPC_MoveParent,
/*13190*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13192*/               OPC_CheckType, MVT::v8i8,
/*13194*/               OPC_MoveParent,
/*13195*/               OPC_MoveParent,
/*13196*/               OPC_MoveParent,
/*13197*/               OPC_RecordChild1, // #2 = $Vm
/*13198*/               OPC_MoveParent,
/*13199*/               OPC_CheckType, MVT::v1i64,
/*13201*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13203*/               OPC_EmitInteger, MVT::i32, 14, 
/*13206*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13209*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13221*/             /*Scope*/ 49, /*->13271*/
/*13222*/               OPC_MoveChild, 0,
/*13224*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13227*/               OPC_MoveChild, 0,
/*13229*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13232*/               OPC_MoveChild, 0,
/*13234*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13237*/               OPC_MoveParent,
/*13238*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13240*/               OPC_CheckType, MVT::v8i8,
/*13242*/               OPC_MoveParent,
/*13243*/               OPC_MoveParent,
/*13244*/               OPC_CheckChild1Same, 0,
/*13246*/               OPC_MoveParent,
/*13247*/               OPC_RecordChild1, // #2 = $Vm
/*13248*/               OPC_MoveParent,
/*13249*/               OPC_CheckType, MVT::v1i64,
/*13251*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13253*/               OPC_EmitInteger, MVT::i32, 14, 
/*13256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13259*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13271*/             0, /*End of Scope*/
/*13272*/           0, /*End of Scope*/
/*13273*/         /*Scope*/ 53|128,1/*181*/, /*->13456*/
/*13275*/           OPC_MoveChild, 1,
/*13277*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13280*/           OPC_Scope, 86, /*->13368*/ // 2 children in Scope
/*13282*/             OPC_RecordChild0, // #1 = $Vd
/*13283*/             OPC_MoveChild, 1,
/*13285*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13288*/             OPC_MoveChild, 0,
/*13290*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13293*/             OPC_MoveChild, 0,
/*13295*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13298*/             OPC_MoveParent,
/*13299*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13301*/             OPC_CheckType, MVT::v8i8,
/*13303*/             OPC_MoveParent,
/*13304*/             OPC_MoveParent,
/*13305*/             OPC_MoveParent,
/*13306*/             OPC_MoveParent,
/*13307*/             OPC_MoveChild, 1,
/*13309*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13312*/             OPC_Scope, 26, /*->13340*/ // 2 children in Scope
/*13314*/               OPC_RecordChild0, // #2 = $Vn
/*13315*/               OPC_CheckChild1Same, 1,
/*13317*/               OPC_MoveParent,
/*13318*/               OPC_CheckType, MVT::v1i64,
/*13320*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13322*/               OPC_EmitInteger, MVT::i32, 14, 
/*13325*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13328*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13340*/             /*Scope*/ 26, /*->13367*/
/*13341*/               OPC_CheckChild0Same, 1,
/*13343*/               OPC_RecordChild1, // #2 = $Vn
/*13344*/               OPC_MoveParent,
/*13345*/               OPC_CheckType, MVT::v1i64,
/*13347*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13349*/               OPC_EmitInteger, MVT::i32, 14, 
/*13352*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13355*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13367*/             0, /*End of Scope*/
/*13368*/           /*Scope*/ 86, /*->13455*/
/*13369*/             OPC_MoveChild, 0,
/*13371*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13374*/             OPC_MoveChild, 0,
/*13376*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13379*/             OPC_MoveChild, 0,
/*13381*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13384*/             OPC_MoveParent,
/*13385*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13387*/             OPC_CheckType, MVT::v8i8,
/*13389*/             OPC_MoveParent,
/*13390*/             OPC_MoveParent,
/*13391*/             OPC_RecordChild1, // #1 = $Vd
/*13392*/             OPC_MoveParent,
/*13393*/             OPC_MoveParent,
/*13394*/             OPC_MoveChild, 1,
/*13396*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13399*/             OPC_Scope, 26, /*->13427*/ // 2 children in Scope
/*13401*/               OPC_RecordChild0, // #2 = $Vn
/*13402*/               OPC_CheckChild1Same, 1,
/*13404*/               OPC_MoveParent,
/*13405*/               OPC_CheckType, MVT::v1i64,
/*13407*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13409*/               OPC_EmitInteger, MVT::i32, 14, 
/*13412*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13415*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13427*/             /*Scope*/ 26, /*->13454*/
/*13428*/               OPC_CheckChild0Same, 1,
/*13430*/               OPC_RecordChild1, // #2 = $Vn
/*13431*/               OPC_MoveParent,
/*13432*/               OPC_CheckType, MVT::v1i64,
/*13434*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13436*/               OPC_EmitInteger, MVT::i32, 14, 
/*13439*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13442*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13454*/             0, /*End of Scope*/
/*13455*/           0, /*End of Scope*/
/*13456*/         0, /*End of Scope*/
/*13457*/       /*Scope*/ 55|128,1/*183*/, /*->13642*/
/*13459*/         OPC_MoveChild, 0,
/*13461*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13464*/         OPC_Scope, 87, /*->13553*/ // 2 children in Scope
/*13466*/           OPC_RecordChild0, // #0 = $Vd
/*13467*/           OPC_MoveChild, 1,
/*13469*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13472*/           OPC_MoveChild, 0,
/*13474*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13477*/           OPC_MoveChild, 0,
/*13479*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13482*/           OPC_MoveParent,
/*13483*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13485*/           OPC_CheckType, MVT::v8i8,
/*13487*/           OPC_MoveParent,
/*13488*/           OPC_MoveParent,
/*13489*/           OPC_MoveParent,
/*13490*/           OPC_RecordChild1, // #1 = $Vm
/*13491*/           OPC_MoveParent,
/*13492*/           OPC_MoveChild, 1,
/*13494*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13497*/           OPC_Scope, 26, /*->13525*/ // 2 children in Scope
/*13499*/             OPC_RecordChild0, // #2 = $Vn
/*13500*/             OPC_CheckChild1Same, 0,
/*13502*/             OPC_MoveParent,
/*13503*/             OPC_CheckType, MVT::v1i64,
/*13505*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13507*/             OPC_EmitInteger, MVT::i32, 14, 
/*13510*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13513*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13525*/           /*Scope*/ 26, /*->13552*/
/*13526*/             OPC_CheckChild0Same, 0,
/*13528*/             OPC_RecordChild1, // #2 = $Vn
/*13529*/             OPC_MoveParent,
/*13530*/             OPC_CheckType, MVT::v1i64,
/*13532*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13534*/             OPC_EmitInteger, MVT::i32, 14, 
/*13537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13540*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13552*/           0, /*End of Scope*/
/*13553*/         /*Scope*/ 87, /*->13641*/
/*13554*/           OPC_MoveChild, 0,
/*13556*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13559*/           OPC_MoveChild, 0,
/*13561*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13564*/           OPC_MoveChild, 0,
/*13566*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13569*/           OPC_MoveParent,
/*13570*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13572*/           OPC_CheckType, MVT::v8i8,
/*13574*/           OPC_MoveParent,
/*13575*/           OPC_MoveParent,
/*13576*/           OPC_RecordChild1, // #0 = $Vd
/*13577*/           OPC_MoveParent,
/*13578*/           OPC_RecordChild1, // #1 = $Vm
/*13579*/           OPC_MoveParent,
/*13580*/           OPC_MoveChild, 1,
/*13582*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13585*/           OPC_Scope, 26, /*->13613*/ // 2 children in Scope
/*13587*/             OPC_RecordChild0, // #2 = $Vn
/*13588*/             OPC_CheckChild1Same, 0,
/*13590*/             OPC_MoveParent,
/*13591*/             OPC_CheckType, MVT::v1i64,
/*13593*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13595*/             OPC_EmitInteger, MVT::i32, 14, 
/*13598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13601*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13613*/           /*Scope*/ 26, /*->13640*/
/*13614*/             OPC_CheckChild0Same, 0,
/*13616*/             OPC_RecordChild1, // #2 = $Vn
/*13617*/             OPC_MoveParent,
/*13618*/             OPC_CheckType, MVT::v1i64,
/*13620*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13622*/             OPC_EmitInteger, MVT::i32, 14, 
/*13625*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13628*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13640*/           0, /*End of Scope*/
/*13641*/         0, /*End of Scope*/
/*13642*/       /*Scope*/ 63|128,4/*575*/, /*->14219*/
/*13644*/         OPC_RecordChild0, // #0 = $Vn
/*13645*/         OPC_Scope, 3|128,3/*387*/, /*->14035*/ // 2 children in Scope
/*13648*/           OPC_RecordChild1, // #1 = $Vd
/*13649*/           OPC_MoveParent,
/*13650*/           OPC_MoveChild, 1,
/*13652*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13655*/           OPC_Scope, 54, /*->13711*/ // 4 children in Scope
/*13657*/             OPC_RecordChild0, // #2 = $Vm
/*13658*/             OPC_MoveChild, 1,
/*13660*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13663*/             OPC_MoveChild, 0,
/*13665*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13668*/             OPC_MoveChild, 0,
/*13670*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13673*/             OPC_MoveChild, 0,
/*13675*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13678*/             OPC_MoveParent,
/*13679*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13681*/             OPC_CheckType, MVT::v16i8,
/*13683*/             OPC_MoveParent,
/*13684*/             OPC_MoveParent,
/*13685*/             OPC_CheckChild1Same, 1,
/*13687*/             OPC_MoveParent,
/*13688*/             OPC_MoveParent,
/*13689*/             OPC_CheckType, MVT::v4i32,
/*13691*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13693*/             OPC_EmitInteger, MVT::i32, 14, 
/*13696*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13699*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13711*/           /*Scope*/ 107, /*->13819*/
/*13712*/             OPC_MoveChild, 0,
/*13714*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13717*/             OPC_Scope, 49, /*->13768*/ // 2 children in Scope
/*13719*/               OPC_CheckChild0Same, 1,
/*13721*/               OPC_MoveChild, 1,
/*13723*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13726*/               OPC_MoveChild, 0,
/*13728*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13731*/               OPC_MoveChild, 0,
/*13733*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13736*/               OPC_MoveParent,
/*13737*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13739*/               OPC_CheckType, MVT::v16i8,
/*13741*/               OPC_MoveParent,
/*13742*/               OPC_MoveParent,
/*13743*/               OPC_MoveParent,
/*13744*/               OPC_RecordChild1, // #2 = $Vm
/*13745*/               OPC_MoveParent,
/*13746*/               OPC_CheckType, MVT::v4i32,
/*13748*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13750*/               OPC_EmitInteger, MVT::i32, 14, 
/*13753*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13756*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13768*/             /*Scope*/ 49, /*->13818*/
/*13769*/               OPC_MoveChild, 0,
/*13771*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13774*/               OPC_MoveChild, 0,
/*13776*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13779*/               OPC_MoveChild, 0,
/*13781*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13784*/               OPC_MoveParent,
/*13785*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13787*/               OPC_CheckType, MVT::v16i8,
/*13789*/               OPC_MoveParent,
/*13790*/               OPC_MoveParent,
/*13791*/               OPC_CheckChild1Same, 1,
/*13793*/               OPC_MoveParent,
/*13794*/               OPC_RecordChild1, // #2 = $Vm
/*13795*/               OPC_MoveParent,
/*13796*/               OPC_CheckType, MVT::v4i32,
/*13798*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/               OPC_EmitInteger, MVT::i32, 14, 
/*13803*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13818*/             0, /*End of Scope*/
/*13819*/           /*Scope*/ 106, /*->13926*/
/*13820*/             OPC_RecordChild0, // #2 = $Vm
/*13821*/             OPC_MoveChild, 1,
/*13823*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13826*/             OPC_Scope, 48, /*->13876*/ // 2 children in Scope
/*13828*/               OPC_CheckChild0Same, 0,
/*13830*/               OPC_MoveChild, 1,
/*13832*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13835*/               OPC_MoveChild, 0,
/*13837*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13840*/               OPC_MoveChild, 0,
/*13842*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13845*/               OPC_MoveParent,
/*13846*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13848*/               OPC_CheckType, MVT::v16i8,
/*13850*/               OPC_MoveParent,
/*13851*/               OPC_MoveParent,
/*13852*/               OPC_MoveParent,
/*13853*/               OPC_MoveParent,
/*13854*/               OPC_CheckType, MVT::v4i32,
/*13856*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13858*/               OPC_EmitInteger, MVT::i32, 14, 
/*13861*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13864*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13876*/             /*Scope*/ 48, /*->13925*/
/*13877*/               OPC_MoveChild, 0,
/*13879*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13882*/               OPC_MoveChild, 0,
/*13884*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13887*/               OPC_MoveChild, 0,
/*13889*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13892*/               OPC_MoveParent,
/*13893*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13895*/               OPC_CheckType, MVT::v16i8,
/*13897*/               OPC_MoveParent,
/*13898*/               OPC_MoveParent,
/*13899*/               OPC_CheckChild1Same, 0,
/*13901*/               OPC_MoveParent,
/*13902*/               OPC_MoveParent,
/*13903*/               OPC_CheckType, MVT::v4i32,
/*13905*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13907*/               OPC_EmitInteger, MVT::i32, 14, 
/*13910*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13913*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13925*/             0, /*End of Scope*/
/*13926*/           /*Scope*/ 107, /*->14034*/
/*13927*/             OPC_MoveChild, 0,
/*13929*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13932*/             OPC_Scope, 49, /*->13983*/ // 2 children in Scope
/*13934*/               OPC_CheckChild0Same, 0,
/*13936*/               OPC_MoveChild, 1,
/*13938*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13941*/               OPC_MoveChild, 0,
/*13943*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13946*/               OPC_MoveChild, 0,
/*13948*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13951*/               OPC_MoveParent,
/*13952*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13954*/               OPC_CheckType, MVT::v16i8,
/*13956*/               OPC_MoveParent,
/*13957*/               OPC_MoveParent,
/*13958*/               OPC_MoveParent,
/*13959*/               OPC_RecordChild1, // #2 = $Vm
/*13960*/               OPC_MoveParent,
/*13961*/               OPC_CheckType, MVT::v4i32,
/*13963*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13965*/               OPC_EmitInteger, MVT::i32, 14, 
/*13968*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13971*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13983*/             /*Scope*/ 49, /*->14033*/
/*13984*/               OPC_MoveChild, 0,
/*13986*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13989*/               OPC_MoveChild, 0,
/*13991*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13994*/               OPC_MoveChild, 0,
/*13996*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13999*/               OPC_MoveParent,
/*14000*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14002*/               OPC_CheckType, MVT::v16i8,
/*14004*/               OPC_MoveParent,
/*14005*/               OPC_MoveParent,
/*14006*/               OPC_CheckChild1Same, 0,
/*14008*/               OPC_MoveParent,
/*14009*/               OPC_RecordChild1, // #2 = $Vm
/*14010*/               OPC_MoveParent,
/*14011*/               OPC_CheckType, MVT::v4i32,
/*14013*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14015*/               OPC_EmitInteger, MVT::i32, 14, 
/*14018*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14021*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14033*/             0, /*End of Scope*/
/*14034*/           0, /*End of Scope*/
/*14035*/         /*Scope*/ 53|128,1/*181*/, /*->14218*/
/*14037*/           OPC_MoveChild, 1,
/*14039*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14042*/           OPC_Scope, 86, /*->14130*/ // 2 children in Scope
/*14044*/             OPC_RecordChild0, // #1 = $Vd
/*14045*/             OPC_MoveChild, 1,
/*14047*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14050*/             OPC_MoveChild, 0,
/*14052*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14055*/             OPC_MoveChild, 0,
/*14057*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14060*/             OPC_MoveParent,
/*14061*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14063*/             OPC_CheckType, MVT::v16i8,
/*14065*/             OPC_MoveParent,
/*14066*/             OPC_MoveParent,
/*14067*/             OPC_MoveParent,
/*14068*/             OPC_MoveParent,
/*14069*/             OPC_MoveChild, 1,
/*14071*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14074*/             OPC_Scope, 26, /*->14102*/ // 2 children in Scope
/*14076*/               OPC_RecordChild0, // #2 = $Vn
/*14077*/               OPC_CheckChild1Same, 1,
/*14079*/               OPC_MoveParent,
/*14080*/               OPC_CheckType, MVT::v4i32,
/*14082*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14084*/               OPC_EmitInteger, MVT::i32, 14, 
/*14087*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14090*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14102*/             /*Scope*/ 26, /*->14129*/
/*14103*/               OPC_CheckChild0Same, 1,
/*14105*/               OPC_RecordChild1, // #2 = $Vn
/*14106*/               OPC_MoveParent,
/*14107*/               OPC_CheckType, MVT::v4i32,
/*14109*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14111*/               OPC_EmitInteger, MVT::i32, 14, 
/*14114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14117*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14129*/             0, /*End of Scope*/
/*14130*/           /*Scope*/ 86, /*->14217*/
/*14131*/             OPC_MoveChild, 0,
/*14133*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14136*/             OPC_MoveChild, 0,
/*14138*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14141*/             OPC_MoveChild, 0,
/*14143*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14146*/             OPC_MoveParent,
/*14147*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14149*/             OPC_CheckType, MVT::v16i8,
/*14151*/             OPC_MoveParent,
/*14152*/             OPC_MoveParent,
/*14153*/             OPC_RecordChild1, // #1 = $Vd
/*14154*/             OPC_MoveParent,
/*14155*/             OPC_MoveParent,
/*14156*/             OPC_MoveChild, 1,
/*14158*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14161*/             OPC_Scope, 26, /*->14189*/ // 2 children in Scope
/*14163*/               OPC_RecordChild0, // #2 = $Vn
/*14164*/               OPC_CheckChild1Same, 1,
/*14166*/               OPC_MoveParent,
/*14167*/               OPC_CheckType, MVT::v4i32,
/*14169*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14171*/               OPC_EmitInteger, MVT::i32, 14, 
/*14174*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14177*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14189*/             /*Scope*/ 26, /*->14216*/
/*14190*/               OPC_CheckChild0Same, 1,
/*14192*/               OPC_RecordChild1, // #2 = $Vn
/*14193*/               OPC_MoveParent,
/*14194*/               OPC_CheckType, MVT::v4i32,
/*14196*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14198*/               OPC_EmitInteger, MVT::i32, 14, 
/*14201*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14204*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14216*/             0, /*End of Scope*/
/*14217*/           0, /*End of Scope*/
/*14218*/         0, /*End of Scope*/
/*14219*/       /*Scope*/ 55|128,1/*183*/, /*->14404*/
/*14221*/         OPC_MoveChild, 0,
/*14223*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14226*/         OPC_Scope, 87, /*->14315*/ // 2 children in Scope
/*14228*/           OPC_RecordChild0, // #0 = $Vd
/*14229*/           OPC_MoveChild, 1,
/*14231*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14234*/           OPC_MoveChild, 0,
/*14236*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14239*/           OPC_MoveChild, 0,
/*14241*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14244*/           OPC_MoveParent,
/*14245*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14247*/           OPC_CheckType, MVT::v16i8,
/*14249*/           OPC_MoveParent,
/*14250*/           OPC_MoveParent,
/*14251*/           OPC_MoveParent,
/*14252*/           OPC_RecordChild1, // #1 = $Vm
/*14253*/           OPC_MoveParent,
/*14254*/           OPC_MoveChild, 1,
/*14256*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14259*/           OPC_Scope, 26, /*->14287*/ // 2 children in Scope
/*14261*/             OPC_RecordChild0, // #2 = $Vn
/*14262*/             OPC_CheckChild1Same, 0,
/*14264*/             OPC_MoveParent,
/*14265*/             OPC_CheckType, MVT::v4i32,
/*14267*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14269*/             OPC_EmitInteger, MVT::i32, 14, 
/*14272*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14275*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14287*/           /*Scope*/ 26, /*->14314*/
/*14288*/             OPC_CheckChild0Same, 0,
/*14290*/             OPC_RecordChild1, // #2 = $Vn
/*14291*/             OPC_MoveParent,
/*14292*/             OPC_CheckType, MVT::v4i32,
/*14294*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14296*/             OPC_EmitInteger, MVT::i32, 14, 
/*14299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14302*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14314*/           0, /*End of Scope*/
/*14315*/         /*Scope*/ 87, /*->14403*/
/*14316*/           OPC_MoveChild, 0,
/*14318*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14321*/           OPC_MoveChild, 0,
/*14323*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14326*/           OPC_MoveChild, 0,
/*14328*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14331*/           OPC_MoveParent,
/*14332*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14334*/           OPC_CheckType, MVT::v16i8,
/*14336*/           OPC_MoveParent,
/*14337*/           OPC_MoveParent,
/*14338*/           OPC_RecordChild1, // #0 = $Vd
/*14339*/           OPC_MoveParent,
/*14340*/           OPC_RecordChild1, // #1 = $Vm
/*14341*/           OPC_MoveParent,
/*14342*/           OPC_MoveChild, 1,
/*14344*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14347*/           OPC_Scope, 26, /*->14375*/ // 2 children in Scope
/*14349*/             OPC_RecordChild0, // #2 = $Vn
/*14350*/             OPC_CheckChild1Same, 0,
/*14352*/             OPC_MoveParent,
/*14353*/             OPC_CheckType, MVT::v4i32,
/*14355*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14357*/             OPC_EmitInteger, MVT::i32, 14, 
/*14360*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14363*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14375*/           /*Scope*/ 26, /*->14402*/
/*14376*/             OPC_CheckChild0Same, 0,
/*14378*/             OPC_RecordChild1, // #2 = $Vn
/*14379*/             OPC_MoveParent,
/*14380*/             OPC_CheckType, MVT::v4i32,
/*14382*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14384*/             OPC_EmitInteger, MVT::i32, 14, 
/*14387*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14390*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14402*/           0, /*End of Scope*/
/*14403*/         0, /*End of Scope*/
/*14404*/       /*Scope*/ 63|128,4/*575*/, /*->14981*/
/*14406*/         OPC_RecordChild0, // #0 = $Vn
/*14407*/         OPC_Scope, 3|128,3/*387*/, /*->14797*/ // 2 children in Scope
/*14410*/           OPC_RecordChild1, // #1 = $Vd
/*14411*/           OPC_MoveParent,
/*14412*/           OPC_MoveChild, 1,
/*14414*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14417*/           OPC_Scope, 54, /*->14473*/ // 4 children in Scope
/*14419*/             OPC_RecordChild0, // #2 = $Vm
/*14420*/             OPC_MoveChild, 1,
/*14422*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14425*/             OPC_MoveChild, 0,
/*14427*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14430*/             OPC_MoveChild, 0,
/*14432*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14435*/             OPC_MoveChild, 0,
/*14437*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14440*/             OPC_MoveParent,
/*14441*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14443*/             OPC_CheckType, MVT::v16i8,
/*14445*/             OPC_MoveParent,
/*14446*/             OPC_MoveParent,
/*14447*/             OPC_CheckChild1Same, 1,
/*14449*/             OPC_MoveParent,
/*14450*/             OPC_MoveParent,
/*14451*/             OPC_CheckType, MVT::v2i64,
/*14453*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14455*/             OPC_EmitInteger, MVT::i32, 14, 
/*14458*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14461*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14473*/           /*Scope*/ 107, /*->14581*/
/*14474*/             OPC_MoveChild, 0,
/*14476*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14479*/             OPC_Scope, 49, /*->14530*/ // 2 children in Scope
/*14481*/               OPC_CheckChild0Same, 1,
/*14483*/               OPC_MoveChild, 1,
/*14485*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14488*/               OPC_MoveChild, 0,
/*14490*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14493*/               OPC_MoveChild, 0,
/*14495*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14498*/               OPC_MoveParent,
/*14499*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14501*/               OPC_CheckType, MVT::v16i8,
/*14503*/               OPC_MoveParent,
/*14504*/               OPC_MoveParent,
/*14505*/               OPC_MoveParent,
/*14506*/               OPC_RecordChild1, // #2 = $Vm
/*14507*/               OPC_MoveParent,
/*14508*/               OPC_CheckType, MVT::v2i64,
/*14510*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14512*/               OPC_EmitInteger, MVT::i32, 14, 
/*14515*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14518*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14530*/             /*Scope*/ 49, /*->14580*/
/*14531*/               OPC_MoveChild, 0,
/*14533*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14536*/               OPC_MoveChild, 0,
/*14538*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14541*/               OPC_MoveChild, 0,
/*14543*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14546*/               OPC_MoveParent,
/*14547*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14549*/               OPC_CheckType, MVT::v16i8,
/*14551*/               OPC_MoveParent,
/*14552*/               OPC_MoveParent,
/*14553*/               OPC_CheckChild1Same, 1,
/*14555*/               OPC_MoveParent,
/*14556*/               OPC_RecordChild1, // #2 = $Vm
/*14557*/               OPC_MoveParent,
/*14558*/               OPC_CheckType, MVT::v2i64,
/*14560*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14562*/               OPC_EmitInteger, MVT::i32, 14, 
/*14565*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14568*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14580*/             0, /*End of Scope*/
/*14581*/           /*Scope*/ 106, /*->14688*/
/*14582*/             OPC_RecordChild0, // #2 = $Vm
/*14583*/             OPC_MoveChild, 1,
/*14585*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14588*/             OPC_Scope, 48, /*->14638*/ // 2 children in Scope
/*14590*/               OPC_CheckChild0Same, 0,
/*14592*/               OPC_MoveChild, 1,
/*14594*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14597*/               OPC_MoveChild, 0,
/*14599*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14602*/               OPC_MoveChild, 0,
/*14604*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14607*/               OPC_MoveParent,
/*14608*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14610*/               OPC_CheckType, MVT::v16i8,
/*14612*/               OPC_MoveParent,
/*14613*/               OPC_MoveParent,
/*14614*/               OPC_MoveParent,
/*14615*/               OPC_MoveParent,
/*14616*/               OPC_CheckType, MVT::v2i64,
/*14618*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14620*/               OPC_EmitInteger, MVT::i32, 14, 
/*14623*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14626*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14638*/             /*Scope*/ 48, /*->14687*/
/*14639*/               OPC_MoveChild, 0,
/*14641*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14644*/               OPC_MoveChild, 0,
/*14646*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14649*/               OPC_MoveChild, 0,
/*14651*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14654*/               OPC_MoveParent,
/*14655*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14657*/               OPC_CheckType, MVT::v16i8,
/*14659*/               OPC_MoveParent,
/*14660*/               OPC_MoveParent,
/*14661*/               OPC_CheckChild1Same, 0,
/*14663*/               OPC_MoveParent,
/*14664*/               OPC_MoveParent,
/*14665*/               OPC_CheckType, MVT::v2i64,
/*14667*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14669*/               OPC_EmitInteger, MVT::i32, 14, 
/*14672*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14675*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14687*/             0, /*End of Scope*/
/*14688*/           /*Scope*/ 107, /*->14796*/
/*14689*/             OPC_MoveChild, 0,
/*14691*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14694*/             OPC_Scope, 49, /*->14745*/ // 2 children in Scope
/*14696*/               OPC_CheckChild0Same, 0,
/*14698*/               OPC_MoveChild, 1,
/*14700*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14703*/               OPC_MoveChild, 0,
/*14705*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14708*/               OPC_MoveChild, 0,
/*14710*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14713*/               OPC_MoveParent,
/*14714*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14716*/               OPC_CheckType, MVT::v16i8,
/*14718*/               OPC_MoveParent,
/*14719*/               OPC_MoveParent,
/*14720*/               OPC_MoveParent,
/*14721*/               OPC_RecordChild1, // #2 = $Vm
/*14722*/               OPC_MoveParent,
/*14723*/               OPC_CheckType, MVT::v2i64,
/*14725*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14727*/               OPC_EmitInteger, MVT::i32, 14, 
/*14730*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14733*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14745*/             /*Scope*/ 49, /*->14795*/
/*14746*/               OPC_MoveChild, 0,
/*14748*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14751*/               OPC_MoveChild, 0,
/*14753*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14756*/               OPC_MoveChild, 0,
/*14758*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14761*/               OPC_MoveParent,
/*14762*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14764*/               OPC_CheckType, MVT::v16i8,
/*14766*/               OPC_MoveParent,
/*14767*/               OPC_MoveParent,
/*14768*/               OPC_CheckChild1Same, 0,
/*14770*/               OPC_MoveParent,
/*14771*/               OPC_RecordChild1, // #2 = $Vm
/*14772*/               OPC_MoveParent,
/*14773*/               OPC_CheckType, MVT::v2i64,
/*14775*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14777*/               OPC_EmitInteger, MVT::i32, 14, 
/*14780*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14783*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14795*/             0, /*End of Scope*/
/*14796*/           0, /*End of Scope*/
/*14797*/         /*Scope*/ 53|128,1/*181*/, /*->14980*/
/*14799*/           OPC_MoveChild, 1,
/*14801*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14804*/           OPC_Scope, 86, /*->14892*/ // 2 children in Scope
/*14806*/             OPC_RecordChild0, // #1 = $Vd
/*14807*/             OPC_MoveChild, 1,
/*14809*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14812*/             OPC_MoveChild, 0,
/*14814*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14817*/             OPC_MoveChild, 0,
/*14819*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14822*/             OPC_MoveParent,
/*14823*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14825*/             OPC_CheckType, MVT::v16i8,
/*14827*/             OPC_MoveParent,
/*14828*/             OPC_MoveParent,
/*14829*/             OPC_MoveParent,
/*14830*/             OPC_MoveParent,
/*14831*/             OPC_MoveChild, 1,
/*14833*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14836*/             OPC_Scope, 26, /*->14864*/ // 2 children in Scope
/*14838*/               OPC_RecordChild0, // #2 = $Vn
/*14839*/               OPC_CheckChild1Same, 1,
/*14841*/               OPC_MoveParent,
/*14842*/               OPC_CheckType, MVT::v2i64,
/*14844*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14846*/               OPC_EmitInteger, MVT::i32, 14, 
/*14849*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14852*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14864*/             /*Scope*/ 26, /*->14891*/
/*14865*/               OPC_CheckChild0Same, 1,
/*14867*/               OPC_RecordChild1, // #2 = $Vn
/*14868*/               OPC_MoveParent,
/*14869*/               OPC_CheckType, MVT::v2i64,
/*14871*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14873*/               OPC_EmitInteger, MVT::i32, 14, 
/*14876*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14879*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14891*/             0, /*End of Scope*/
/*14892*/           /*Scope*/ 86, /*->14979*/
/*14893*/             OPC_MoveChild, 0,
/*14895*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14898*/             OPC_MoveChild, 0,
/*14900*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14903*/             OPC_MoveChild, 0,
/*14905*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14908*/             OPC_MoveParent,
/*14909*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14911*/             OPC_CheckType, MVT::v16i8,
/*14913*/             OPC_MoveParent,
/*14914*/             OPC_MoveParent,
/*14915*/             OPC_RecordChild1, // #1 = $Vd
/*14916*/             OPC_MoveParent,
/*14917*/             OPC_MoveParent,
/*14918*/             OPC_MoveChild, 1,
/*14920*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14923*/             OPC_Scope, 26, /*->14951*/ // 2 children in Scope
/*14925*/               OPC_RecordChild0, // #2 = $Vn
/*14926*/               OPC_CheckChild1Same, 1,
/*14928*/               OPC_MoveParent,
/*14929*/               OPC_CheckType, MVT::v2i64,
/*14931*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14933*/               OPC_EmitInteger, MVT::i32, 14, 
/*14936*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14939*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14951*/             /*Scope*/ 26, /*->14978*/
/*14952*/               OPC_CheckChild0Same, 1,
/*14954*/               OPC_RecordChild1, // #2 = $Vn
/*14955*/               OPC_MoveParent,
/*14956*/               OPC_CheckType, MVT::v2i64,
/*14958*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14960*/               OPC_EmitInteger, MVT::i32, 14, 
/*14963*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14966*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14978*/             0, /*End of Scope*/
/*14979*/           0, /*End of Scope*/
/*14980*/         0, /*End of Scope*/
/*14981*/       /*Scope*/ 55|128,1/*183*/, /*->15166*/
/*14983*/         OPC_MoveChild, 0,
/*14985*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14988*/         OPC_Scope, 87, /*->15077*/ // 2 children in Scope
/*14990*/           OPC_RecordChild0, // #0 = $Vd
/*14991*/           OPC_MoveChild, 1,
/*14993*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14996*/           OPC_MoveChild, 0,
/*14998*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15001*/           OPC_MoveChild, 0,
/*15003*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15006*/           OPC_MoveParent,
/*15007*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15009*/           OPC_CheckType, MVT::v16i8,
/*15011*/           OPC_MoveParent,
/*15012*/           OPC_MoveParent,
/*15013*/           OPC_MoveParent,
/*15014*/           OPC_RecordChild1, // #1 = $Vm
/*15015*/           OPC_MoveParent,
/*15016*/           OPC_MoveChild, 1,
/*15018*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15021*/           OPC_Scope, 26, /*->15049*/ // 2 children in Scope
/*15023*/             OPC_RecordChild0, // #2 = $Vn
/*15024*/             OPC_CheckChild1Same, 0,
/*15026*/             OPC_MoveParent,
/*15027*/             OPC_CheckType, MVT::v2i64,
/*15029*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15031*/             OPC_EmitInteger, MVT::i32, 14, 
/*15034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15049*/           /*Scope*/ 26, /*->15076*/
/*15050*/             OPC_CheckChild0Same, 0,
/*15052*/             OPC_RecordChild1, // #2 = $Vn
/*15053*/             OPC_MoveParent,
/*15054*/             OPC_CheckType, MVT::v2i64,
/*15056*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15058*/             OPC_EmitInteger, MVT::i32, 14, 
/*15061*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15064*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15076*/           0, /*End of Scope*/
/*15077*/         /*Scope*/ 87, /*->15165*/
/*15078*/           OPC_MoveChild, 0,
/*15080*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15083*/           OPC_MoveChild, 0,
/*15085*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15088*/           OPC_MoveChild, 0,
/*15090*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15093*/           OPC_MoveParent,
/*15094*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15096*/           OPC_CheckType, MVT::v16i8,
/*15098*/           OPC_MoveParent,
/*15099*/           OPC_MoveParent,
/*15100*/           OPC_RecordChild1, // #0 = $Vd
/*15101*/           OPC_MoveParent,
/*15102*/           OPC_RecordChild1, // #1 = $Vm
/*15103*/           OPC_MoveParent,
/*15104*/           OPC_MoveChild, 1,
/*15106*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15109*/           OPC_Scope, 26, /*->15137*/ // 2 children in Scope
/*15111*/             OPC_RecordChild0, // #2 = $Vn
/*15112*/             OPC_CheckChild1Same, 0,
/*15114*/             OPC_MoveParent,
/*15115*/             OPC_CheckType, MVT::v2i64,
/*15117*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15119*/             OPC_EmitInteger, MVT::i32, 14, 
/*15122*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15125*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15137*/           /*Scope*/ 26, /*->15164*/
/*15138*/             OPC_CheckChild0Same, 0,
/*15140*/             OPC_RecordChild1, // #2 = $Vn
/*15141*/             OPC_MoveParent,
/*15142*/             OPC_CheckType, MVT::v2i64,
/*15144*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15146*/             OPC_EmitInteger, MVT::i32, 14, 
/*15149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15164*/           0, /*End of Scope*/
/*15165*/         0, /*End of Scope*/
/*15166*/       0, /*End of Scope*/
/*15167*/     /*Scope*/ 0|128,1/*128*/, /*->15297*/
/*15169*/       OPC_RecordChild0, // #0 = $Vn
/*15170*/       OPC_MoveChild, 1,
/*15172*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15175*/       OPC_Scope, 73, /*->15250*/ // 2 children in Scope
/*15177*/         OPC_RecordChild0, // #1 = $Vm
/*15178*/         OPC_MoveChild, 1,
/*15180*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15183*/         OPC_MoveChild, 0,
/*15185*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15188*/         OPC_MoveChild, 0,
/*15190*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15193*/         OPC_MoveParent,
/*15194*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15196*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->15223
/*15199*/           OPC_MoveParent,
/*15200*/           OPC_MoveParent,
/*15201*/           OPC_MoveParent,
/*15202*/           OPC_CheckType, MVT::v2i32,
/*15204*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15206*/           OPC_EmitInteger, MVT::i32, 14, 
/*15209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15212*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15223*/         /*SwitchType*/ 24, MVT::v16i8,// ->15249
/*15225*/           OPC_MoveParent,
/*15226*/           OPC_MoveParent,
/*15227*/           OPC_MoveParent,
/*15228*/           OPC_CheckType, MVT::v4i32,
/*15230*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15232*/           OPC_EmitInteger, MVT::i32, 14, 
/*15235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15238*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15249*/         0, // EndSwitchType
/*15250*/       /*Scope*/ 45, /*->15296*/
/*15251*/         OPC_MoveChild, 0,
/*15253*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15256*/         OPC_MoveChild, 0,
/*15258*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15261*/         OPC_MoveChild, 0,
/*15263*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15266*/         OPC_MoveParent,
/*15267*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15269*/         OPC_CheckType, MVT::v8i8,
/*15271*/         OPC_MoveParent,
/*15272*/         OPC_MoveParent,
/*15273*/         OPC_RecordChild1, // #1 = $Vm
/*15274*/         OPC_MoveParent,
/*15275*/         OPC_CheckType, MVT::v2i32,
/*15277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15279*/         OPC_EmitInteger, MVT::i32, 14, 
/*15282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15296*/       0, /*End of Scope*/
/*15297*/     /*Scope*/ 101, /*->15399*/
/*15298*/       OPC_MoveChild, 0,
/*15300*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15303*/       OPC_Scope, 46, /*->15351*/ // 2 children in Scope
/*15305*/         OPC_RecordChild0, // #0 = $Vm
/*15306*/         OPC_MoveChild, 1,
/*15308*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15311*/         OPC_MoveChild, 0,
/*15313*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15316*/         OPC_MoveChild, 0,
/*15318*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15321*/         OPC_MoveParent,
/*15322*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15324*/         OPC_CheckType, MVT::v8i8,
/*15326*/         OPC_MoveParent,
/*15327*/         OPC_MoveParent,
/*15328*/         OPC_MoveParent,
/*15329*/         OPC_RecordChild1, // #1 = $Vn
/*15330*/         OPC_CheckType, MVT::v2i32,
/*15332*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15334*/         OPC_EmitInteger, MVT::i32, 14, 
/*15337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15351*/       /*Scope*/ 46, /*->15398*/
/*15352*/         OPC_MoveChild, 0,
/*15354*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15357*/         OPC_MoveChild, 0,
/*15359*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15362*/         OPC_MoveChild, 0,
/*15364*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15367*/         OPC_MoveParent,
/*15368*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15370*/         OPC_CheckType, MVT::v8i8,
/*15372*/         OPC_MoveParent,
/*15373*/         OPC_MoveParent,
/*15374*/         OPC_RecordChild1, // #0 = $Vm
/*15375*/         OPC_MoveParent,
/*15376*/         OPC_RecordChild1, // #1 = $Vn
/*15377*/         OPC_CheckType, MVT::v2i32,
/*15379*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15381*/         OPC_EmitInteger, MVT::i32, 14, 
/*15384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15398*/       0, /*End of Scope*/
/*15399*/     /*Scope*/ 51, /*->15451*/
/*15400*/       OPC_RecordChild0, // #0 = $Vn
/*15401*/       OPC_MoveChild, 1,
/*15403*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15406*/       OPC_MoveChild, 0,
/*15408*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15411*/       OPC_MoveChild, 0,
/*15413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15416*/       OPC_MoveChild, 0,
/*15418*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15421*/       OPC_MoveParent,
/*15422*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15424*/       OPC_CheckType, MVT::v16i8,
/*15426*/       OPC_MoveParent,
/*15427*/       OPC_MoveParent,
/*15428*/       OPC_RecordChild1, // #1 = $Vm
/*15429*/       OPC_MoveParent,
/*15430*/       OPC_CheckType, MVT::v4i32,
/*15432*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15434*/       OPC_EmitInteger, MVT::i32, 14, 
/*15437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15451*/     /*Scope*/ 101, /*->15553*/
/*15452*/       OPC_MoveChild, 0,
/*15454*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15457*/       OPC_Scope, 46, /*->15505*/ // 2 children in Scope
/*15459*/         OPC_RecordChild0, // #0 = $Vm
/*15460*/         OPC_MoveChild, 1,
/*15462*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15465*/         OPC_MoveChild, 0,
/*15467*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15470*/         OPC_MoveChild, 0,
/*15472*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15475*/         OPC_MoveParent,
/*15476*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15478*/         OPC_CheckType, MVT::v16i8,
/*15480*/         OPC_MoveParent,
/*15481*/         OPC_MoveParent,
/*15482*/         OPC_MoveParent,
/*15483*/         OPC_RecordChild1, // #1 = $Vn
/*15484*/         OPC_CheckType, MVT::v4i32,
/*15486*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15488*/         OPC_EmitInteger, MVT::i32, 14, 
/*15491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15505*/       /*Scope*/ 46, /*->15552*/
/*15506*/         OPC_MoveChild, 0,
/*15508*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15511*/         OPC_MoveChild, 0,
/*15513*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15516*/         OPC_MoveChild, 0,
/*15518*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15521*/         OPC_MoveParent,
/*15522*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15524*/         OPC_CheckType, MVT::v16i8,
/*15526*/         OPC_MoveParent,
/*15527*/         OPC_MoveParent,
/*15528*/         OPC_RecordChild1, // #0 = $Vm
/*15529*/         OPC_MoveParent,
/*15530*/         OPC_RecordChild1, // #1 = $Vn
/*15531*/         OPC_CheckType, MVT::v4i32,
/*15533*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15535*/         OPC_EmitInteger, MVT::i32, 14, 
/*15538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15552*/       0, /*End of Scope*/
/*15553*/     /*Scope*/ 46, /*->15600*/
/*15554*/       OPC_RecordChild0, // #0 = $Vn
/*15555*/       OPC_RecordChild1, // #1 = $Vm
/*15556*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->15578
/*15559*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15561*/         OPC_EmitInteger, MVT::i32, 14, 
/*15564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15578*/       /*SwitchType*/ 19, MVT::v4i32,// ->15599
/*15580*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15582*/         OPC_EmitInteger, MVT::i32, 14, 
/*15585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15599*/       0, // EndSwitchType
/*15600*/     0, /*End of Scope*/
/*15601*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->16829
/*15605*/     OPC_Scope, 65|128,2/*321*/, /*->15929*/ // 8 children in Scope
/*15608*/       OPC_MoveChild, 0,
/*15610*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->15865
/*15615*/         OPC_Scope, 89, /*->15706*/ // 2 children in Scope
/*15617*/           OPC_MoveChild, 0,
/*15619*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15622*/           OPC_RecordChild0, // #0 = $a
/*15623*/           OPC_CheckChild1Integer, 16, 
/*15625*/           OPC_CheckChild1Type, MVT::i32,
/*15627*/           OPC_MoveParent,
/*15628*/           OPC_CheckChild1Integer, 16, 
/*15630*/           OPC_CheckChild1Type, MVT::i32,
/*15632*/           OPC_MoveParent,
/*15633*/           OPC_MoveChild, 1,
/*15635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15638*/           OPC_Scope, 37, /*->15677*/ // 2 children in Scope
/*15640*/             OPC_MoveChild, 0,
/*15642*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15645*/             OPC_RecordChild0, // #1 = $b
/*15646*/             OPC_CheckChild1Integer, 16, 
/*15648*/             OPC_CheckChild1Type, MVT::i32,
/*15650*/             OPC_MoveParent,
/*15651*/             OPC_CheckChild1Integer, 16, 
/*15653*/             OPC_CheckChild1Type, MVT::i32,
/*15655*/             OPC_MoveParent,
/*15656*/             OPC_CheckType, MVT::i32,
/*15658*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15660*/             OPC_EmitInteger, MVT::i32, 14, 
/*15663*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15666*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15677*/           /*Scope*/ 27, /*->15705*/
/*15678*/             OPC_RecordChild0, // #1 = $b
/*15679*/             OPC_CheckChild1Integer, 16, 
/*15681*/             OPC_CheckChild1Type, MVT::i32,
/*15683*/             OPC_MoveParent,
/*15684*/             OPC_CheckType, MVT::i32,
/*15686*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15688*/             OPC_EmitInteger, MVT::i32, 14, 
/*15691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15694*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15705*/           0, /*End of Scope*/
/*15706*/         /*Scope*/ 28|128,1/*156*/, /*->15864*/
/*15708*/           OPC_RecordChild0, // #0 = $a
/*15709*/           OPC_CheckChild1Integer, 16, 
/*15711*/           OPC_CheckChild1Type, MVT::i32,
/*15713*/           OPC_MoveParent,
/*15714*/           OPC_MoveChild, 1,
/*15716*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->15811
/*15720*/             OPC_Scope, 37, /*->15759*/ // 2 children in Scope
/*15722*/               OPC_MoveChild, 0,
/*15724*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15727*/               OPC_RecordChild0, // #1 = $b
/*15728*/               OPC_CheckChild1Integer, 16, 
/*15730*/               OPC_CheckChild1Type, MVT::i32,
/*15732*/               OPC_MoveParent,
/*15733*/               OPC_CheckChild1Integer, 16, 
/*15735*/               OPC_CheckChild1Type, MVT::i32,
/*15737*/               OPC_MoveParent,
/*15738*/               OPC_CheckType, MVT::i32,
/*15740*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15742*/               OPC_EmitInteger, MVT::i32, 14, 
/*15745*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15748*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15759*/             /*Scope*/ 50, /*->15810*/
/*15760*/               OPC_RecordChild0, // #1 = $Rm
/*15761*/               OPC_CheckChild1Integer, 16, 
/*15763*/               OPC_CheckChild1Type, MVT::i32,
/*15765*/               OPC_MoveParent,
/*15766*/               OPC_CheckType, MVT::i32,
/*15768*/               OPC_Scope, 19, /*->15789*/ // 2 children in Scope
/*15770*/                 OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15772*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15775*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15778*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15789*/               /*Scope*/ 19, /*->15809*/
/*15790*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15792*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15795*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15798*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15809*/               0, /*End of Scope*/
/*15810*/             0, /*End of Scope*/
/*15811*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15863
/*15814*/             OPC_RecordChild0, // #1 = $Rm
/*15815*/             OPC_MoveChild, 1,
/*15817*/             OPC_CheckValueType, MVT::i16,
/*15819*/             OPC_MoveParent,
/*15820*/             OPC_MoveParent,
/*15821*/             OPC_Scope, 19, /*->15842*/ // 2 children in Scope
/*15823*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15825*/               OPC_EmitInteger, MVT::i32, 14, 
/*15828*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15831*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15842*/             /*Scope*/ 19, /*->15862*/
/*15843*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15845*/               OPC_EmitInteger, MVT::i32, 14, 
/*15848*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15851*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15862*/             0, /*End of Scope*/
/*15863*/           0, // EndSwitchOpcode
/*15864*/         0, /*End of Scope*/
/*15865*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15928
/*15868*/         OPC_RecordChild0, // #0 = $Rn
/*15869*/         OPC_MoveChild, 1,
/*15871*/         OPC_CheckValueType, MVT::i16,
/*15873*/         OPC_MoveParent,
/*15874*/         OPC_MoveParent,
/*15875*/         OPC_MoveChild, 1,
/*15877*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15880*/         OPC_RecordChild0, // #1 = $Rm
/*15881*/         OPC_CheckChild1Integer, 16, 
/*15883*/         OPC_CheckChild1Type, MVT::i32,
/*15885*/         OPC_MoveParent,
/*15886*/         OPC_Scope, 19, /*->15907*/ // 2 children in Scope
/*15888*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15890*/           OPC_EmitInteger, MVT::i32, 14, 
/*15893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15896*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15907*/         /*Scope*/ 19, /*->15927*/
/*15908*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*15910*/           OPC_EmitInteger, MVT::i32, 14, 
/*15913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15927*/         0, /*End of Scope*/
/*15928*/       0, // EndSwitchOpcode
/*15929*/     /*Scope*/ 38, /*->15968*/
/*15930*/       OPC_RecordChild0, // #0 = $a
/*15931*/       OPC_MoveChild, 0,
/*15933*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15935*/       OPC_MoveParent,
/*15936*/       OPC_MoveChild, 1,
/*15938*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15941*/       OPC_RecordChild0, // #1 = $b
/*15942*/       OPC_CheckChild1Integer, 16, 
/*15944*/       OPC_CheckChild1Type, MVT::i32,
/*15946*/       OPC_MoveParent,
/*15947*/       OPC_CheckType, MVT::i32,
/*15949*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15951*/       OPC_EmitInteger, MVT::i32, 14, 
/*15954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15968*/     /*Scope*/ 104, /*->16073*/
/*15969*/       OPC_MoveChild, 0,
/*15971*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->16008
/*15975*/         OPC_RecordChild0, // #0 = $a
/*15976*/         OPC_CheckChild1Integer, 16, 
/*15978*/         OPC_CheckChild1Type, MVT::i32,
/*15980*/         OPC_MoveParent,
/*15981*/         OPC_RecordChild1, // #1 = $b
/*15982*/         OPC_MoveChild, 1,
/*15984*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15986*/         OPC_MoveParent,
/*15987*/         OPC_CheckType, MVT::i32,
/*15989*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15991*/         OPC_EmitInteger, MVT::i32, 14, 
/*15994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*16008*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->16072
/*16011*/         OPC_RecordChild0, // #0 = $Rn
/*16012*/         OPC_MoveChild, 1,
/*16014*/         OPC_CheckValueType, MVT::i16,
/*16016*/         OPC_MoveParent,
/*16017*/         OPC_MoveParent,
/*16018*/         OPC_MoveChild, 1,
/*16020*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16023*/         OPC_RecordChild0, // #1 = $Rm
/*16024*/         OPC_MoveChild, 1,
/*16026*/         OPC_CheckValueType, MVT::i16,
/*16028*/         OPC_MoveParent,
/*16029*/         OPC_MoveParent,
/*16030*/         OPC_Scope, 19, /*->16051*/ // 2 children in Scope
/*16032*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16034*/           OPC_EmitInteger, MVT::i32, 14, 
/*16037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*16051*/         /*Scope*/ 19, /*->16071*/
/*16052*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*16054*/           OPC_EmitInteger, MVT::i32, 14, 
/*16057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16060*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16071*/         0, /*End of Scope*/
/*16072*/       0, // EndSwitchOpcode
/*16073*/     /*Scope*/ 10|128,2/*266*/, /*->16341*/
/*16075*/       OPC_RecordChild0, // #0 = $a
/*16076*/       OPC_Scope, 32, /*->16110*/ // 3 children in Scope
/*16078*/         OPC_MoveChild, 0,
/*16080*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16082*/         OPC_MoveParent,
/*16083*/         OPC_RecordChild1, // #1 = $b
/*16084*/         OPC_MoveChild, 1,
/*16086*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*16088*/         OPC_MoveParent,
/*16089*/         OPC_CheckType, MVT::i32,
/*16091*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16093*/         OPC_EmitInteger, MVT::i32, 14, 
/*16096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*16110*/       /*Scope*/ 97, /*->16208*/
/*16111*/         OPC_RecordChild1, // #1 = $Rm
/*16112*/         OPC_CheckType, MVT::i32,
/*16114*/         OPC_Scope, 23, /*->16139*/ // 4 children in Scope
/*16116*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16118*/           OPC_EmitInteger, MVT::i32, 14, 
/*16121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16127*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16139*/         /*Scope*/ 23, /*->16163*/
/*16140*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*16142*/           OPC_EmitInteger, MVT::i32, 14, 
/*16145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*16163*/         /*Scope*/ 23, /*->16187*/
/*16164*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*16166*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*16169*/           OPC_EmitInteger, MVT::i32, 14, 
/*16172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*16187*/         /*Scope*/ 19, /*->16207*/
/*16188*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16190*/           OPC_EmitInteger, MVT::i32, 14, 
/*16193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*16207*/         0, /*End of Scope*/
/*16208*/       /*Scope*/ 2|128,1/*130*/, /*->16340*/
/*16210*/         OPC_MoveChild, 1,
/*16212*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16215*/         OPC_RecordChild0, // #1 = $Vm
/*16216*/         OPC_Scope, 60, /*->16278*/ // 2 children in Scope
/*16218*/           OPC_CheckChild0Type, MVT::v4i16,
/*16220*/           OPC_RecordChild1, // #2 = $lane
/*16221*/           OPC_MoveChild, 1,
/*16223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16226*/           OPC_MoveParent,
/*16227*/           OPC_MoveParent,
/*16228*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16253
/*16231*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16233*/             OPC_EmitConvertToTarget, 2,
/*16235*/             OPC_EmitInteger, MVT::i32, 14, 
/*16238*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16241*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16253*/           /*SwitchType*/ 22, MVT::v8i16,// ->16277
/*16255*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16257*/             OPC_EmitConvertToTarget, 2,
/*16259*/             OPC_EmitInteger, MVT::i32, 14, 
/*16262*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16265*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16277*/           0, // EndSwitchType
/*16278*/         /*Scope*/ 60, /*->16339*/
/*16279*/           OPC_CheckChild0Type, MVT::v2i32,
/*16281*/           OPC_RecordChild1, // #2 = $lane
/*16282*/           OPC_MoveChild, 1,
/*16284*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16287*/           OPC_MoveParent,
/*16288*/           OPC_MoveParent,
/*16289*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16314
/*16292*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16294*/             OPC_EmitConvertToTarget, 2,
/*16296*/             OPC_EmitInteger, MVT::i32, 14, 
/*16299*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16302*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16314*/           /*SwitchType*/ 22, MVT::v4i32,// ->16338
/*16316*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16318*/             OPC_EmitConvertToTarget, 2,
/*16320*/             OPC_EmitInteger, MVT::i32, 14, 
/*16323*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16326*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16338*/           0, // EndSwitchType
/*16339*/         0, /*End of Scope*/
/*16340*/       0, /*End of Scope*/
/*16341*/     /*Scope*/ 4|128,1/*132*/, /*->16475*/
/*16343*/       OPC_MoveChild, 0,
/*16345*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16348*/       OPC_RecordChild0, // #0 = $Vm
/*16349*/       OPC_Scope, 61, /*->16412*/ // 2 children in Scope
/*16351*/         OPC_CheckChild0Type, MVT::v4i16,
/*16353*/         OPC_RecordChild1, // #1 = $lane
/*16354*/         OPC_MoveChild, 1,
/*16356*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16359*/         OPC_MoveParent,
/*16360*/         OPC_MoveParent,
/*16361*/         OPC_RecordChild1, // #2 = $Vn
/*16362*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->16387
/*16365*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16367*/           OPC_EmitConvertToTarget, 1,
/*16369*/           OPC_EmitInteger, MVT::i32, 14, 
/*16372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16387*/         /*SwitchType*/ 22, MVT::v8i16,// ->16411
/*16389*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16391*/           OPC_EmitConvertToTarget, 1,
/*16393*/           OPC_EmitInteger, MVT::i32, 14, 
/*16396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16399*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16411*/         0, // EndSwitchType
/*16412*/       /*Scope*/ 61, /*->16474*/
/*16413*/         OPC_CheckChild0Type, MVT::v2i32,
/*16415*/         OPC_RecordChild1, // #1 = $lane
/*16416*/         OPC_MoveChild, 1,
/*16418*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16421*/         OPC_MoveParent,
/*16422*/         OPC_MoveParent,
/*16423*/         OPC_RecordChild1, // #2 = $Vn
/*16424*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->16449
/*16427*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16429*/           OPC_EmitConvertToTarget, 1,
/*16431*/           OPC_EmitInteger, MVT::i32, 14, 
/*16434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16449*/         /*SwitchType*/ 22, MVT::v4i32,// ->16473
/*16451*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16453*/           OPC_EmitConvertToTarget, 1,
/*16455*/           OPC_EmitInteger, MVT::i32, 14, 
/*16458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16461*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16473*/         0, // EndSwitchType
/*16474*/       0, /*End of Scope*/
/*16475*/     /*Scope*/ 109, /*->16585*/
/*16476*/       OPC_RecordChild0, // #0 = $src1
/*16477*/       OPC_MoveChild, 1,
/*16479*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16482*/       OPC_RecordChild0, // #1 = $src2
/*16483*/       OPC_Scope, 49, /*->16534*/ // 2 children in Scope
/*16485*/         OPC_CheckChild0Type, MVT::v8i16,
/*16487*/         OPC_RecordChild1, // #2 = $lane
/*16488*/         OPC_MoveChild, 1,
/*16490*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16493*/         OPC_MoveParent,
/*16494*/         OPC_MoveParent,
/*16495*/         OPC_CheckType, MVT::v8i16,
/*16497*/         OPC_EmitConvertToTarget, 2,
/*16499*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16502*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*16511*/         OPC_EmitConvertToTarget, 2,
/*16513*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16516*/         OPC_EmitInteger, MVT::i32, 14, 
/*16519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16534*/       /*Scope*/ 49, /*->16584*/
/*16535*/         OPC_CheckChild0Type, MVT::v4i32,
/*16537*/         OPC_RecordChild1, // #2 = $lane
/*16538*/         OPC_MoveChild, 1,
/*16540*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16543*/         OPC_MoveParent,
/*16544*/         OPC_MoveParent,
/*16545*/         OPC_CheckType, MVT::v4i32,
/*16547*/         OPC_EmitConvertToTarget, 2,
/*16549*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16552*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*16561*/         OPC_EmitConvertToTarget, 2,
/*16563*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16566*/         OPC_EmitInteger, MVT::i32, 14, 
/*16569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16584*/       0, /*End of Scope*/
/*16585*/     /*Scope*/ 110, /*->16696*/
/*16586*/       OPC_MoveChild, 0,
/*16588*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16591*/       OPC_RecordChild0, // #0 = $src2
/*16592*/       OPC_Scope, 50, /*->16644*/ // 2 children in Scope
/*16594*/         OPC_CheckChild0Type, MVT::v8i16,
/*16596*/         OPC_RecordChild1, // #1 = $lane
/*16597*/         OPC_MoveChild, 1,
/*16599*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16602*/         OPC_MoveParent,
/*16603*/         OPC_MoveParent,
/*16604*/         OPC_RecordChild1, // #2 = $src1
/*16605*/         OPC_CheckType, MVT::v8i16,
/*16607*/         OPC_EmitConvertToTarget, 1,
/*16609*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*16612*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*16621*/         OPC_EmitConvertToTarget, 1,
/*16623*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*16626*/         OPC_EmitInteger, MVT::i32, 14, 
/*16629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*16644*/       /*Scope*/ 50, /*->16695*/
/*16645*/         OPC_CheckChild0Type, MVT::v4i32,
/*16647*/         OPC_RecordChild1, // #1 = $lane
/*16648*/         OPC_MoveChild, 1,
/*16650*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16653*/         OPC_MoveParent,
/*16654*/         OPC_MoveParent,
/*16655*/         OPC_RecordChild1, // #2 = $src1
/*16656*/         OPC_CheckType, MVT::v4i32,
/*16658*/         OPC_EmitConvertToTarget, 1,
/*16660*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*16663*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*16672*/         OPC_EmitConvertToTarget, 1,
/*16674*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*16677*/         OPC_EmitInteger, MVT::i32, 14, 
/*16680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*16695*/       0, /*End of Scope*/
/*16696*/     /*Scope*/ 2|128,1/*130*/, /*->16828*/
/*16698*/       OPC_RecordChild0, // #0 = $Vn
/*16699*/       OPC_RecordChild1, // #1 = $Vm
/*16700*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->16722
/*16703*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16705*/         OPC_EmitInteger, MVT::i32, 14, 
/*16708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16722*/       /*SwitchType*/ 19, MVT::v4i16,// ->16743
/*16724*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16726*/         OPC_EmitInteger, MVT::i32, 14, 
/*16729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*16743*/       /*SwitchType*/ 19, MVT::v2i32,// ->16764
/*16745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16747*/         OPC_EmitInteger, MVT::i32, 14, 
/*16750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16764*/       /*SwitchType*/ 19, MVT::v16i8,// ->16785
/*16766*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16768*/         OPC_EmitInteger, MVT::i32, 14, 
/*16771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*16785*/       /*SwitchType*/ 19, MVT::v8i16,// ->16806
/*16787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16789*/         OPC_EmitInteger, MVT::i32, 14, 
/*16792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*16806*/       /*SwitchType*/ 19, MVT::v4i32,// ->16827
/*16808*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16810*/         OPC_EmitInteger, MVT::i32, 14, 
/*16813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16827*/       0, // EndSwitchType
/*16828*/     0, /*End of Scope*/
/*16829*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->19427
/*16833*/     OPC_Scope, 66, /*->16901*/ // 34 children in Scope
/*16835*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16840*/       OPC_MoveChild, 0,
/*16842*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*16845*/       OPC_RecordChild0, // #0 = $Src
/*16846*/       OPC_CheckChild1Integer, 8, 
/*16848*/       OPC_CheckChild1Type, MVT::i32,
/*16850*/       OPC_MoveParent,
/*16851*/       OPC_CheckType, MVT::i32,
/*16853*/       OPC_Scope, 22, /*->16877*/ // 2 children in Scope
/*16855*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16857*/         OPC_EmitInteger, MVT::i32, 1, 
/*16860*/         OPC_EmitInteger, MVT::i32, 14, 
/*16863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*16877*/       /*Scope*/ 22, /*->16900*/
/*16878*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16880*/         OPC_EmitInteger, MVT::i32, 1, 
/*16883*/         OPC_EmitInteger, MVT::i32, 14, 
/*16886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*16900*/       0, /*End of Scope*/
/*16901*/     /*Scope*/ 47, /*->16949*/
/*16902*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16905*/       OPC_MoveChild, 0,
/*16907*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16910*/       OPC_RecordChild0, // #0 = $Rm
/*16911*/       OPC_RecordChild1, // #1 = $rot
/*16912*/       OPC_MoveChild, 1,
/*16914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16917*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16919*/       OPC_CheckType, MVT::i32,
/*16921*/       OPC_MoveParent,
/*16922*/       OPC_MoveParent,
/*16923*/       OPC_CheckType, MVT::i32,
/*16925*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16927*/       OPC_EmitConvertToTarget, 1,
/*16929*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16932*/       OPC_EmitInteger, MVT::i32, 14, 
/*16935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16949*/     /*Scope*/ 48, /*->16998*/
/*16950*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16954*/       OPC_MoveChild, 0,
/*16956*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16959*/       OPC_RecordChild0, // #0 = $Rm
/*16960*/       OPC_RecordChild1, // #1 = $rot
/*16961*/       OPC_MoveChild, 1,
/*16963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16966*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16968*/       OPC_CheckType, MVT::i32,
/*16970*/       OPC_MoveParent,
/*16971*/       OPC_MoveParent,
/*16972*/       OPC_CheckType, MVT::i32,
/*16974*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*16976*/       OPC_EmitConvertToTarget, 1,
/*16978*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16981*/       OPC_EmitInteger, MVT::i32, 14, 
/*16984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16998*/     /*Scope*/ 49, /*->17048*/
/*16999*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17004*/       OPC_MoveChild, 0,
/*17006*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17009*/       OPC_RecordChild0, // #0 = $Rm
/*17010*/       OPC_RecordChild1, // #1 = $rot
/*17011*/       OPC_MoveChild, 1,
/*17013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17016*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17018*/       OPC_CheckType, MVT::i32,
/*17020*/       OPC_MoveParent,
/*17021*/       OPC_MoveParent,
/*17022*/       OPC_CheckType, MVT::i32,
/*17024*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17026*/       OPC_EmitConvertToTarget, 1,
/*17028*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17031*/       OPC_EmitInteger, MVT::i32, 14, 
/*17034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17048*/     /*Scope*/ 47, /*->17096*/
/*17049*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17052*/       OPC_MoveChild, 0,
/*17054*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17057*/       OPC_RecordChild0, // #0 = $Rm
/*17058*/       OPC_RecordChild1, // #1 = $rot
/*17059*/       OPC_MoveChild, 1,
/*17061*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17064*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17066*/       OPC_CheckType, MVT::i32,
/*17068*/       OPC_MoveParent,
/*17069*/       OPC_MoveParent,
/*17070*/       OPC_CheckType, MVT::i32,
/*17072*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17074*/       OPC_EmitConvertToTarget, 1,
/*17076*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17079*/       OPC_EmitInteger, MVT::i32, 14, 
/*17082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17096*/     /*Scope*/ 48, /*->17145*/
/*17097*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17101*/       OPC_MoveChild, 0,
/*17103*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17106*/       OPC_RecordChild0, // #0 = $Rm
/*17107*/       OPC_RecordChild1, // #1 = $rot
/*17108*/       OPC_MoveChild, 1,
/*17110*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17113*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17115*/       OPC_CheckType, MVT::i32,
/*17117*/       OPC_MoveParent,
/*17118*/       OPC_MoveParent,
/*17119*/       OPC_CheckType, MVT::i32,
/*17121*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17123*/       OPC_EmitConvertToTarget, 1,
/*17125*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17128*/       OPC_EmitInteger, MVT::i32, 14, 
/*17131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17134*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17145*/     /*Scope*/ 49, /*->17195*/
/*17146*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17151*/       OPC_MoveChild, 0,
/*17153*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*17156*/       OPC_RecordChild0, // #0 = $Rm
/*17157*/       OPC_RecordChild1, // #1 = $rot
/*17158*/       OPC_MoveChild, 1,
/*17160*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17163*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*17165*/       OPC_CheckType, MVT::i32,
/*17167*/       OPC_MoveParent,
/*17168*/       OPC_MoveParent,
/*17169*/       OPC_CheckType, MVT::i32,
/*17171*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17173*/       OPC_EmitConvertToTarget, 1,
/*17175*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*17178*/       OPC_EmitInteger, MVT::i32, 14, 
/*17181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*17195*/     /*Scope*/ 28, /*->17224*/
/*17196*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17199*/       OPC_RecordChild0, // #0 = $Src
/*17200*/       OPC_CheckType, MVT::i32,
/*17202*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17204*/       OPC_EmitInteger, MVT::i32, 0, 
/*17207*/       OPC_EmitInteger, MVT::i32, 14, 
/*17210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*17224*/     /*Scope*/ 29, /*->17254*/
/*17225*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17229*/       OPC_RecordChild0, // #0 = $Src
/*17230*/       OPC_CheckType, MVT::i32,
/*17232*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17234*/       OPC_EmitInteger, MVT::i32, 0, 
/*17237*/       OPC_EmitInteger, MVT::i32, 14, 
/*17240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*17254*/     /*Scope*/ 30, /*->17285*/
/*17255*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17260*/       OPC_RecordChild0, // #0 = $Src
/*17261*/       OPC_CheckType, MVT::i32,
/*17263*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17265*/       OPC_EmitInteger, MVT::i32, 0, 
/*17268*/       OPC_EmitInteger, MVT::i32, 14, 
/*17271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*17285*/     /*Scope*/ 28, /*->17314*/
/*17286*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17289*/       OPC_RecordChild0, // #0 = $Rm
/*17290*/       OPC_CheckType, MVT::i32,
/*17292*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17294*/       OPC_EmitInteger, MVT::i32, 0, 
/*17297*/       OPC_EmitInteger, MVT::i32, 14, 
/*17300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*17314*/     /*Scope*/ 29, /*->17344*/
/*17315*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17319*/       OPC_RecordChild0, // #0 = $Rm
/*17320*/       OPC_CheckType, MVT::i32,
/*17322*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17324*/       OPC_EmitInteger, MVT::i32, 0, 
/*17327*/       OPC_EmitInteger, MVT::i32, 14, 
/*17330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*17344*/     /*Scope*/ 30, /*->17375*/
/*17345*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*17350*/       OPC_RecordChild0, // #0 = $Rm
/*17351*/       OPC_CheckType, MVT::i32,
/*17353*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*17355*/       OPC_EmitInteger, MVT::i32, 0, 
/*17358*/       OPC_EmitInteger, MVT::i32, 14, 
/*17361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*17375*/     /*Scope*/ 49, /*->17425*/
/*17376*/       OPC_RecordChild0, // #0 = $Rn
/*17377*/       OPC_MoveChild, 1,
/*17379*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17382*/       OPC_RecordChild0, // #1 = $shift
/*17383*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17394*/       OPC_MoveParent,
/*17395*/       OPC_CheckType, MVT::i32,
/*17397*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17399*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17402*/       OPC_EmitInteger, MVT::i32, 14, 
/*17405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17425*/     /*Scope*/ 41, /*->17467*/
/*17426*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17429*/       OPC_MoveChild, 0,
/*17431*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17434*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17435*/       OPC_CheckFoldableChainNode,
/*17436*/       OPC_CheckChild1Integer, 93|128,1/*221*/, 
/*17439*/       OPC_RecordChild2, // #1 = $addr
/*17440*/       OPC_CheckChild2Type, MVT::i32,
/*17442*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*17444*/       OPC_MoveParent,
/*17445*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17447*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17450*/       OPC_EmitMergeInputChains1_0,
/*17451*/       OPC_EmitInteger, MVT::i32, 14, 
/*17454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 221:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*17467*/     /*Scope*/ 42, /*->17510*/
/*17468*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17472*/       OPC_MoveChild, 0,
/*17474*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17477*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17478*/       OPC_CheckFoldableChainNode,
/*17479*/       OPC_CheckChild1Integer, 93|128,1/*221*/, 
/*17482*/       OPC_RecordChild2, // #1 = $addr
/*17483*/       OPC_CheckChild2Type, MVT::i32,
/*17485*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*17487*/       OPC_MoveParent,
/*17488*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17490*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17493*/       OPC_EmitMergeInputChains1_0,
/*17494*/       OPC_EmitInteger, MVT::i32, 14, 
/*17497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 221:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*17510*/     /*Scope*/ 41, /*->17552*/
/*17511*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17514*/       OPC_MoveChild, 0,
/*17516*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17519*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17520*/       OPC_CheckFoldableChainNode,
/*17521*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*17524*/       OPC_RecordChild2, // #1 = $addr
/*17525*/       OPC_CheckChild2Type, MVT::i32,
/*17527*/       OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*17529*/       OPC_MoveParent,
/*17530*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17532*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17535*/       OPC_EmitMergeInputChains1_0,
/*17536*/       OPC_EmitInteger, MVT::i32, 14, 
/*17539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*17552*/     /*Scope*/ 42, /*->17595*/
/*17553*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17557*/       OPC_MoveChild, 0,
/*17559*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*17562*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*17563*/       OPC_CheckFoldableChainNode,
/*17564*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*17567*/       OPC_RecordChild2, // #1 = $addr
/*17568*/       OPC_CheckChild2Type, MVT::i32,
/*17570*/       OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*17572*/       OPC_MoveParent,
/*17573*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17575*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*17578*/       OPC_EmitMergeInputChains1_0,
/*17579*/       OPC_EmitInteger, MVT::i32, 14, 
/*17582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17585*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*17595*/     /*Scope*/ 49, /*->17645*/
/*17596*/       OPC_MoveChild, 0,
/*17598*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17601*/       OPC_RecordChild0, // #0 = $shift
/*17602*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17613*/       OPC_MoveParent,
/*17614*/       OPC_RecordChild1, // #1 = $Rn
/*17615*/       OPC_CheckType, MVT::i32,
/*17617*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17619*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17622*/       OPC_EmitInteger, MVT::i32, 14, 
/*17625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17645*/     /*Scope*/ 79, /*->17725*/
/*17646*/       OPC_RecordChild0, // #0 = $Rn
/*17647*/       OPC_MoveChild, 1,
/*17649*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17652*/       OPC_RecordChild0, // #1 = $shift
/*17653*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17664*/       OPC_MoveParent,
/*17665*/       OPC_CheckType, MVT::i32,
/*17667*/       OPC_Scope, 27, /*->17696*/ // 2 children in Scope
/*17669*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17671*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17674*/         OPC_EmitInteger, MVT::i32, 14, 
/*17677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17696*/       /*Scope*/ 27, /*->17724*/
/*17697*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17699*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17702*/         OPC_EmitInteger, MVT::i32, 14, 
/*17705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17724*/       0, /*End of Scope*/
/*17725*/     /*Scope*/ 79, /*->17805*/
/*17726*/       OPC_MoveChild, 0,
/*17728*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17731*/       OPC_RecordChild0, // #0 = $shift
/*17732*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17743*/       OPC_MoveParent,
/*17744*/       OPC_RecordChild1, // #1 = $Rn
/*17745*/       OPC_CheckType, MVT::i32,
/*17747*/       OPC_Scope, 27, /*->17776*/ // 2 children in Scope
/*17749*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17751*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17754*/         OPC_EmitInteger, MVT::i32, 14, 
/*17757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17776*/       /*Scope*/ 27, /*->17804*/
/*17777*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17779*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*17782*/         OPC_EmitInteger, MVT::i32, 14, 
/*17785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17804*/       0, /*End of Scope*/
/*17805*/     /*Scope*/ 93|128,1/*221*/, /*->18028*/
/*17807*/       OPC_RecordChild0, // #0 = $Rn
/*17808*/       OPC_Scope, 31, /*->17841*/ // 4 children in Scope
/*17810*/         OPC_RecordChild1, // #1 = $shift
/*17811*/         OPC_CheckType, MVT::i32,
/*17813*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17815*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17818*/         OPC_EmitInteger, MVT::i32, 14, 
/*17821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17841*/       /*Scope*/ 99, /*->17941*/
/*17842*/         OPC_MoveChild, 1,
/*17844*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17847*/         OPC_RecordChild0, // #1 = $imm
/*17848*/         OPC_MoveChild, 0,
/*17850*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17853*/         OPC_Scope, 42, /*->17897*/ // 2 children in Scope
/*17855*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17857*/           OPC_MoveParent,
/*17858*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17869*/           OPC_MoveParent,
/*17870*/           OPC_CheckType, MVT::i32,
/*17872*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17874*/           OPC_EmitConvertToTarget, 1,
/*17876*/           OPC_EmitInteger, MVT::i32, 14, 
/*17879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17897*/         /*Scope*/ 42, /*->17940*/
/*17898*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17900*/           OPC_MoveParent,
/*17901*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17912*/           OPC_MoveParent,
/*17913*/           OPC_CheckType, MVT::i32,
/*17915*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17917*/           OPC_EmitConvertToTarget, 1,
/*17919*/           OPC_EmitInteger, MVT::i32, 14, 
/*17922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17928*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17940*/         0, /*End of Scope*/
/*17941*/       /*Scope*/ 31, /*->17973*/
/*17942*/         OPC_RecordChild1, // #1 = $Rn
/*17943*/         OPC_CheckType, MVT::i32,
/*17945*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17947*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17950*/         OPC_EmitInteger, MVT::i32, 14, 
/*17953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17973*/       /*Scope*/ 53, /*->18027*/
/*17974*/         OPC_MoveChild, 1,
/*17976*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17979*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17990*/         OPC_RecordChild1, // #1 = $imm
/*17991*/         OPC_MoveChild, 1,
/*17993*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17996*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17998*/         OPC_MoveParent,
/*17999*/         OPC_MoveParent,
/*18000*/         OPC_CheckType, MVT::i32,
/*18002*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18004*/         OPC_EmitConvertToTarget, 1,
/*18006*/         OPC_EmitInteger, MVT::i32, 14, 
/*18009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18027*/       0, /*End of Scope*/
/*18028*/     /*Scope*/ 107, /*->18136*/
/*18029*/       OPC_MoveChild, 0,
/*18031*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18034*/       OPC_Scope, 49, /*->18085*/ // 2 children in Scope
/*18036*/         OPC_RecordChild0, // #0 = $imm
/*18037*/         OPC_MoveChild, 0,
/*18039*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18042*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18044*/         OPC_MoveParent,
/*18045*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18056*/         OPC_MoveParent,
/*18057*/         OPC_RecordChild1, // #1 = $Rn
/*18058*/         OPC_CheckType, MVT::i32,
/*18060*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18062*/         OPC_EmitConvertToTarget, 0,
/*18064*/         OPC_EmitInteger, MVT::i32, 14, 
/*18067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18085*/       /*Scope*/ 49, /*->18135*/
/*18086*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18097*/         OPC_RecordChild1, // #0 = $imm
/*18098*/         OPC_MoveChild, 1,
/*18100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18103*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18105*/         OPC_MoveParent,
/*18106*/         OPC_MoveParent,
/*18107*/         OPC_RecordChild1, // #1 = $Rn
/*18108*/         OPC_CheckType, MVT::i32,
/*18110*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18112*/         OPC_EmitConvertToTarget, 0,
/*18114*/         OPC_EmitInteger, MVT::i32, 14, 
/*18117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18123*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18135*/       0, /*End of Scope*/
/*18136*/     /*Scope*/ 54, /*->18191*/
/*18137*/       OPC_RecordChild0, // #0 = $Rn
/*18138*/       OPC_MoveChild, 1,
/*18140*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18143*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18154*/       OPC_RecordChild1, // #1 = $imm
/*18155*/       OPC_MoveChild, 1,
/*18157*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18160*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18162*/       OPC_MoveParent,
/*18163*/       OPC_MoveParent,
/*18164*/       OPC_CheckType, MVT::i32,
/*18166*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18168*/       OPC_EmitConvertToTarget, 1,
/*18170*/       OPC_EmitInteger, MVT::i32, 14, 
/*18173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18191*/     /*Scope*/ 107, /*->18299*/
/*18192*/       OPC_MoveChild, 0,
/*18194*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18197*/       OPC_Scope, 49, /*->18248*/ // 2 children in Scope
/*18199*/         OPC_RecordChild0, // #0 = $imm
/*18200*/         OPC_MoveChild, 0,
/*18202*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18205*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18207*/         OPC_MoveParent,
/*18208*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18219*/         OPC_MoveParent,
/*18220*/         OPC_RecordChild1, // #1 = $Rn
/*18221*/         OPC_CheckType, MVT::i32,
/*18223*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18225*/         OPC_EmitConvertToTarget, 0,
/*18227*/         OPC_EmitInteger, MVT::i32, 14, 
/*18230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18248*/       /*Scope*/ 49, /*->18298*/
/*18249*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18260*/         OPC_RecordChild1, // #0 = $imm
/*18261*/         OPC_MoveChild, 1,
/*18263*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18266*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18268*/         OPC_MoveParent,
/*18269*/         OPC_MoveParent,
/*18270*/         OPC_RecordChild1, // #1 = $Rn
/*18271*/         OPC_CheckType, MVT::i32,
/*18273*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18275*/         OPC_EmitConvertToTarget, 0,
/*18277*/         OPC_EmitInteger, MVT::i32, 14, 
/*18280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18298*/       0, /*End of Scope*/
/*18299*/     /*Scope*/ 88|128,1/*216*/, /*->18517*/
/*18301*/       OPC_RecordChild0, // #0 = $Rn
/*18302*/       OPC_Scope, 117, /*->18421*/ // 2 children in Scope
/*18304*/         OPC_RecordChild1, // #1 = $shift
/*18305*/         OPC_CheckType, MVT::i32,
/*18307*/         OPC_Scope, 27, /*->18336*/ // 4 children in Scope
/*18309*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18311*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*18314*/           OPC_EmitInteger, MVT::i32, 14, 
/*18317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18336*/         /*Scope*/ 27, /*->18364*/
/*18337*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18339*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18342*/           OPC_EmitInteger, MVT::i32, 14, 
/*18345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18351*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18364*/         /*Scope*/ 27, /*->18392*/
/*18365*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18367*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*18370*/           OPC_EmitInteger, MVT::i32, 14, 
/*18373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18379*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*18392*/         /*Scope*/ 27, /*->18420*/
/*18393*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18395*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*18398*/           OPC_EmitInteger, MVT::i32, 14, 
/*18401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*18420*/         0, /*End of Scope*/
/*18421*/       /*Scope*/ 94, /*->18516*/
/*18422*/         OPC_MoveChild, 1,
/*18424*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18427*/         OPC_RecordChild0, // #1 = $Rm
/*18428*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18439*/         OPC_MoveParent,
/*18440*/         OPC_CheckType, MVT::i32,
/*18442*/         OPC_Scope, 23, /*->18467*/ // 3 children in Scope
/*18444*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18446*/           OPC_EmitInteger, MVT::i32, 14, 
/*18449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18455*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18467*/         /*Scope*/ 23, /*->18491*/
/*18468*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18470*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18473*/           OPC_EmitInteger, MVT::i32, 14, 
/*18476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18491*/         /*Scope*/ 23, /*->18515*/
/*18492*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18494*/           OPC_EmitInteger, MVT::i32, 14, 
/*18497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18503*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18515*/         0, /*End of Scope*/
/*18516*/       0, /*End of Scope*/
/*18517*/     /*Scope*/ 95, /*->18613*/
/*18518*/       OPC_MoveChild, 0,
/*18520*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18523*/       OPC_RecordChild0, // #0 = $Rm
/*18524*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18535*/       OPC_MoveParent,
/*18536*/       OPC_RecordChild1, // #1 = $Rn
/*18537*/       OPC_CheckType, MVT::i32,
/*18539*/       OPC_Scope, 23, /*->18564*/ // 3 children in Scope
/*18541*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18543*/         OPC_EmitInteger, MVT::i32, 14, 
/*18546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18564*/       /*Scope*/ 23, /*->18588*/
/*18565*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18567*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18570*/         OPC_EmitInteger, MVT::i32, 14, 
/*18573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18588*/       /*Scope*/ 23, /*->18612*/
/*18589*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18591*/         OPC_EmitInteger, MVT::i32, 14, 
/*18594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18612*/       0, /*End of Scope*/
/*18613*/     /*Scope*/ 24, /*->18638*/
/*18614*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18617*/       OPC_RecordChild0, // #0 = $Rm
/*18618*/       OPC_CheckType, MVT::i32,
/*18620*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18622*/       OPC_EmitInteger, MVT::i32, 14, 
/*18625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*18638*/     /*Scope*/ 25, /*->18664*/
/*18639*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18643*/       OPC_RecordChild0, // #0 = $Rm
/*18644*/       OPC_CheckType, MVT::i32,
/*18646*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*18648*/       OPC_EmitInteger, MVT::i32, 14, 
/*18651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18654*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*18664*/     /*Scope*/ 73|128,3/*457*/, /*->19123*/
/*18666*/       OPC_RecordChild0, // #0 = $src
/*18667*/       OPC_Scope, 39, /*->18708*/ // 4 children in Scope
/*18669*/         OPC_RecordChild1, // #1 = $imm
/*18670*/         OPC_MoveChild, 1,
/*18672*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18675*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*18677*/         OPC_MoveParent,
/*18678*/         OPC_CheckType, MVT::i32,
/*18680*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18682*/         OPC_EmitConvertToTarget, 1,
/*18684*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*18687*/         OPC_EmitInteger, MVT::i32, 14, 
/*18690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*18708*/       /*Scope*/ 44, /*->18753*/
/*18709*/         OPC_MoveChild, 0,
/*18711*/         OPC_CheckPredicate, 27, // Predicate_top16Zero
/*18713*/         OPC_MoveParent,
/*18714*/         OPC_RecordChild1, // #1 = $imm
/*18715*/         OPC_MoveChild, 1,
/*18717*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18720*/         OPC_CheckPredicate, 28, // Predicate_t2_so_imm_notSext
/*18722*/         OPC_MoveParent,
/*18723*/         OPC_CheckType, MVT::i32,
/*18725*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18727*/         OPC_EmitConvertToTarget, 1,
/*18729*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*18732*/         OPC_EmitInteger, MVT::i32, 14, 
/*18735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*18753*/       /*Scope*/ 111|128,1/*239*/, /*->18994*/
/*18755*/         OPC_RecordChild1, // #1 = $imm
/*18756*/         OPC_Scope, 29|128,1/*157*/, /*->18916*/ // 2 children in Scope
/*18759*/           OPC_MoveChild, 1,
/*18761*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18764*/           OPC_Scope, 30, /*->18796*/ // 5 children in Scope
/*18766*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*18768*/             OPC_MoveParent,
/*18769*/             OPC_CheckType, MVT::i32,
/*18771*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18773*/             OPC_EmitConvertToTarget, 1,
/*18775*/             OPC_EmitInteger, MVT::i32, 14, 
/*18778*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18784*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*18796*/           /*Scope*/ 26, /*->18823*/
/*18797*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*18799*/             OPC_MoveParent,
/*18800*/             OPC_CheckType, MVT::i32,
/*18802*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*18804*/             OPC_EmitConvertToTarget, 1,
/*18806*/             OPC_EmitInteger, MVT::i32, 14, 
/*18809*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18812*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*18823*/           /*Scope*/ 33, /*->18857*/
/*18824*/             OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*18826*/             OPC_MoveParent,
/*18827*/             OPC_CheckType, MVT::i32,
/*18829*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18831*/             OPC_EmitConvertToTarget, 1,
/*18833*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*18836*/             OPC_EmitInteger, MVT::i32, 14, 
/*18839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*18857*/           /*Scope*/ 30, /*->18888*/
/*18858*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18860*/             OPC_MoveParent,
/*18861*/             OPC_CheckType, MVT::i32,
/*18863*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18865*/             OPC_EmitConvertToTarget, 1,
/*18867*/             OPC_EmitInteger, MVT::i32, 14, 
/*18870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18876*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18888*/           /*Scope*/ 26, /*->18915*/
/*18889*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*18891*/             OPC_MoveParent,
/*18892*/             OPC_CheckType, MVT::i32,
/*18894*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18896*/             OPC_EmitConvertToTarget, 1,
/*18898*/             OPC_EmitInteger, MVT::i32, 14, 
/*18901*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18904*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*18915*/           0, /*End of Scope*/
/*18916*/         /*Scope*/ 76, /*->18993*/
/*18917*/           OPC_CheckType, MVT::i32,
/*18919*/           OPC_Scope, 23, /*->18944*/ // 3 children in Scope
/*18921*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18923*/             OPC_EmitInteger, MVT::i32, 14, 
/*18926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18944*/           /*Scope*/ 23, /*->18968*/
/*18945*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18947*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18950*/             OPC_EmitInteger, MVT::i32, 14, 
/*18953*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18956*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18968*/           /*Scope*/ 23, /*->18992*/
/*18969*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18971*/             OPC_EmitInteger, MVT::i32, 14, 
/*18974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18977*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18980*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18992*/           0, /*End of Scope*/
/*18993*/         0, /*End of Scope*/
/*18994*/       /*Scope*/ 127, /*->19122*/
/*18995*/         OPC_MoveChild, 1,
/*18997*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19000*/         OPC_Scope, 73, /*->19075*/ // 2 children in Scope
/*19002*/           OPC_RecordChild0, // #1 = $Vm
/*19003*/           OPC_MoveChild, 1,
/*19005*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19008*/           OPC_MoveChild, 0,
/*19010*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19013*/           OPC_MoveChild, 0,
/*19015*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19018*/           OPC_MoveParent,
/*19019*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19021*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->19048
/*19024*/             OPC_MoveParent,
/*19025*/             OPC_MoveParent,
/*19026*/             OPC_MoveParent,
/*19027*/             OPC_CheckType, MVT::v2i32,
/*19029*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19031*/             OPC_EmitInteger, MVT::i32, 14, 
/*19034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19037*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19048*/           /*SwitchType*/ 24, MVT::v16i8,// ->19074
/*19050*/             OPC_MoveParent,
/*19051*/             OPC_MoveParent,
/*19052*/             OPC_MoveParent,
/*19053*/             OPC_CheckType, MVT::v4i32,
/*19055*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19057*/             OPC_EmitInteger, MVT::i32, 14, 
/*19060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19063*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19074*/           0, // EndSwitchType
/*19075*/         /*Scope*/ 45, /*->19121*/
/*19076*/           OPC_MoveChild, 0,
/*19078*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19081*/           OPC_MoveChild, 0,
/*19083*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19086*/           OPC_MoveChild, 0,
/*19088*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19091*/           OPC_MoveParent,
/*19092*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19094*/           OPC_CheckType, MVT::v8i8,
/*19096*/           OPC_MoveParent,
/*19097*/           OPC_MoveParent,
/*19098*/           OPC_RecordChild1, // #1 = $Vm
/*19099*/           OPC_MoveParent,
/*19100*/           OPC_CheckType, MVT::v2i32,
/*19102*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19104*/           OPC_EmitInteger, MVT::i32, 14, 
/*19107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19121*/         0, /*End of Scope*/
/*19122*/       0, /*End of Scope*/
/*19123*/     /*Scope*/ 101, /*->19225*/
/*19124*/       OPC_MoveChild, 0,
/*19126*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19129*/       OPC_Scope, 46, /*->19177*/ // 2 children in Scope
/*19131*/         OPC_RecordChild0, // #0 = $Vm
/*19132*/         OPC_MoveChild, 1,
/*19134*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19137*/         OPC_MoveChild, 0,
/*19139*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19142*/         OPC_MoveChild, 0,
/*19144*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19147*/         OPC_MoveParent,
/*19148*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19150*/         OPC_CheckType, MVT::v8i8,
/*19152*/         OPC_MoveParent,
/*19153*/         OPC_MoveParent,
/*19154*/         OPC_MoveParent,
/*19155*/         OPC_RecordChild1, // #1 = $Vn
/*19156*/         OPC_CheckType, MVT::v2i32,
/*19158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19160*/         OPC_EmitInteger, MVT::i32, 14, 
/*19163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19177*/       /*Scope*/ 46, /*->19224*/
/*19178*/         OPC_MoveChild, 0,
/*19180*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19183*/         OPC_MoveChild, 0,
/*19185*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19188*/         OPC_MoveChild, 0,
/*19190*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19193*/         OPC_MoveParent,
/*19194*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19196*/         OPC_CheckType, MVT::v8i8,
/*19198*/         OPC_MoveParent,
/*19199*/         OPC_MoveParent,
/*19200*/         OPC_RecordChild1, // #0 = $Vm
/*19201*/         OPC_MoveParent,
/*19202*/         OPC_RecordChild1, // #1 = $Vn
/*19203*/         OPC_CheckType, MVT::v2i32,
/*19205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19207*/         OPC_EmitInteger, MVT::i32, 14, 
/*19210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19224*/       0, /*End of Scope*/
/*19225*/     /*Scope*/ 51, /*->19277*/
/*19226*/       OPC_RecordChild0, // #0 = $Vn
/*19227*/       OPC_MoveChild, 1,
/*19229*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19232*/       OPC_MoveChild, 0,
/*19234*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19237*/       OPC_MoveChild, 0,
/*19239*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19242*/       OPC_MoveChild, 0,
/*19244*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19247*/       OPC_MoveParent,
/*19248*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19250*/       OPC_CheckType, MVT::v16i8,
/*19252*/       OPC_MoveParent,
/*19253*/       OPC_MoveParent,
/*19254*/       OPC_RecordChild1, // #1 = $Vm
/*19255*/       OPC_MoveParent,
/*19256*/       OPC_CheckType, MVT::v4i32,
/*19258*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19260*/       OPC_EmitInteger, MVT::i32, 14, 
/*19263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19277*/     /*Scope*/ 101, /*->19379*/
/*19278*/       OPC_MoveChild, 0,
/*19280*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19283*/       OPC_Scope, 46, /*->19331*/ // 2 children in Scope
/*19285*/         OPC_RecordChild0, // #0 = $Vm
/*19286*/         OPC_MoveChild, 1,
/*19288*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19291*/         OPC_MoveChild, 0,
/*19293*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19296*/         OPC_MoveChild, 0,
/*19298*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19301*/         OPC_MoveParent,
/*19302*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19304*/         OPC_CheckType, MVT::v16i8,
/*19306*/         OPC_MoveParent,
/*19307*/         OPC_MoveParent,
/*19308*/         OPC_MoveParent,
/*19309*/         OPC_RecordChild1, // #1 = $Vn
/*19310*/         OPC_CheckType, MVT::v4i32,
/*19312*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19314*/         OPC_EmitInteger, MVT::i32, 14, 
/*19317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19331*/       /*Scope*/ 46, /*->19378*/
/*19332*/         OPC_MoveChild, 0,
/*19334*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*19337*/         OPC_MoveChild, 0,
/*19339*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*19342*/         OPC_MoveChild, 0,
/*19344*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*19347*/         OPC_MoveParent,
/*19348*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*19350*/         OPC_CheckType, MVT::v16i8,
/*19352*/         OPC_MoveParent,
/*19353*/         OPC_MoveParent,
/*19354*/         OPC_RecordChild1, // #0 = $Vm
/*19355*/         OPC_MoveParent,
/*19356*/         OPC_RecordChild1, // #1 = $Vn
/*19357*/         OPC_CheckType, MVT::v4i32,
/*19359*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19361*/         OPC_EmitInteger, MVT::i32, 14, 
/*19364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19378*/       0, /*End of Scope*/
/*19379*/     /*Scope*/ 46, /*->19426*/
/*19380*/       OPC_RecordChild0, // #0 = $Vn
/*19381*/       OPC_RecordChild1, // #1 = $Vm
/*19382*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->19404
/*19385*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19387*/         OPC_EmitInteger, MVT::i32, 14, 
/*19390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*19404*/       /*SwitchType*/ 19, MVT::v4i32,// ->19425
/*19406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19408*/         OPC_EmitInteger, MVT::i32, 14, 
/*19411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19425*/       0, // EndSwitchType
/*19426*/     0, /*End of Scope*/
/*19427*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->19782
/*19431*/     OPC_Scope, 26|128,1/*154*/, /*->19588*/ // 3 children in Scope
/*19434*/       OPC_MoveChild, 0,
/*19436*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19439*/       OPC_MoveChild, 0,
/*19441*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*19444*/       OPC_RecordMemRef,
/*19445*/       OPC_RecordNode, // #0 = 'ld' chained node
/*19446*/       OPC_CheckFoldableChainNode,
/*19447*/       OPC_RecordChild1, // #1 = $addr
/*19448*/       OPC_CheckChild1Type, MVT::i32,
/*19450*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*19452*/       OPC_CheckPredicate, 32, // Predicate_extload
/*19454*/       OPC_CheckPredicate, 33, // Predicate_extloadi16
/*19456*/       OPC_MoveParent,
/*19457*/       OPC_MoveParent,
/*19458*/       OPC_CheckChild1Integer, 16, 
/*19460*/       OPC_CheckChild1Type, MVT::i32,
/*19462*/       OPC_CheckType, MVT::i32,
/*19464*/       OPC_Scope, 40, /*->19506*/ // 2 children in Scope
/*19466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19468*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*19471*/         OPC_EmitMergeInputChains1_0,
/*19472*/         OPC_EmitInteger, MVT::i32, 14, 
/*19475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19478*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*19490*/         OPC_EmitInteger, MVT::i32, 14, 
/*19493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*19506*/       /*Scope*/ 80, /*->19587*/
/*19507*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19509*/         OPC_Scope, 37, /*->19548*/ // 2 children in Scope
/*19511*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*19514*/           OPC_EmitMergeInputChains1_0,
/*19515*/           OPC_EmitInteger, MVT::i32, 14, 
/*19518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19521*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19532*/           OPC_EmitInteger, MVT::i32, 14, 
/*19535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19538*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*19548*/         /*Scope*/ 37, /*->19586*/
/*19549*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*19552*/           OPC_EmitMergeInputChains1_0,
/*19553*/           OPC_EmitInteger, MVT::i32, 14, 
/*19556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19559*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*19570*/           OPC_EmitInteger, MVT::i32, 14, 
/*19573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*19586*/         0, /*End of Scope*/
/*19587*/       0, /*End of Scope*/
/*19588*/     /*Scope*/ 58, /*->19647*/
/*19589*/       OPC_RecordNode, // #0 = $src
/*19590*/       OPC_CheckType, MVT::i32,
/*19592*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19594*/       OPC_Scope, 25, /*->19621*/ // 2 children in Scope
/*19596*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*19599*/         OPC_EmitInteger, MVT::i32, 14, 
/*19602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*19621*/       /*Scope*/ 24, /*->19646*/
/*19622*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*19625*/         OPC_EmitInteger, MVT::i32, 14, 
/*19628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*19646*/       0, /*End of Scope*/
/*19647*/     /*Scope*/ 4|128,1/*132*/, /*->19781*/
/*19649*/       OPC_RecordChild0, // #0 = $Rm
/*19650*/       OPC_RecordChild1, // #1 = $imm5
/*19651*/       OPC_Scope, 72, /*->19725*/ // 2 children in Scope
/*19653*/         OPC_MoveChild, 1,
/*19655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19658*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*19660*/         OPC_CheckType, MVT::i32,
/*19662*/         OPC_MoveParent,
/*19663*/         OPC_CheckType, MVT::i32,
/*19665*/         OPC_Scope, 28, /*->19695*/ // 2 children in Scope
/*19667*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19669*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19672*/           OPC_EmitConvertToTarget, 1,
/*19674*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*19677*/           OPC_EmitInteger, MVT::i32, 14, 
/*19680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*19695*/         /*Scope*/ 28, /*->19724*/
/*19696*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19698*/           OPC_EmitConvertToTarget, 1,
/*19700*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*19703*/           OPC_EmitInteger, MVT::i32, 14, 
/*19706*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19712*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*19724*/         0, /*End of Scope*/
/*19725*/       /*Scope*/ 54, /*->19780*/
/*19726*/         OPC_CheckChild1Type, MVT::i32,
/*19728*/         OPC_CheckType, MVT::i32,
/*19730*/         OPC_Scope, 23, /*->19755*/ // 2 children in Scope
/*19732*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19734*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19737*/           OPC_EmitInteger, MVT::i32, 14, 
/*19740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19743*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19755*/         /*Scope*/ 23, /*->19779*/
/*19756*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19758*/           OPC_EmitInteger, MVT::i32, 14, 
/*19761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19779*/         0, /*End of Scope*/
/*19780*/       0, /*End of Scope*/
/*19781*/     0, /*End of Scope*/
/*19782*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::STORE),// ->22390
/*19786*/     OPC_RecordMemRef,
/*19787*/     OPC_RecordNode, // #0 = 'st' chained node
/*19788*/     OPC_Scope, 108|128,3/*492*/, /*->20283*/ // 6 children in Scope
/*19791*/       OPC_MoveChild, 1,
/*19793*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->19945
/*19798*/         OPC_MoveChild, 0,
/*19800*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*19803*/         OPC_RecordChild0, // #1 = $Rn
/*19804*/         OPC_MoveParent,
/*19805*/         OPC_CheckChild1Integer, 16, 
/*19807*/         OPC_CheckChild1Type, MVT::i32,
/*19809*/         OPC_CheckType, MVT::i32,
/*19811*/         OPC_MoveParent,
/*19812*/         OPC_RecordChild2, // #2 = $addr
/*19813*/         OPC_CheckChild2Type, MVT::i32,
/*19815*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*19817*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*19819*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*19821*/         OPC_Scope, 40, /*->19863*/ // 2 children in Scope
/*19823*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19825*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*19828*/           OPC_EmitMergeInputChains1_0,
/*19829*/           OPC_EmitInteger, MVT::i32, 14, 
/*19832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19835*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*19845*/           OPC_EmitInteger, MVT::i32, 14, 
/*19848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*19863*/         /*Scope*/ 80, /*->19944*/
/*19864*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19866*/           OPC_Scope, 37, /*->19905*/ // 2 children in Scope
/*19868*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*19871*/             OPC_EmitMergeInputChains1_0,
/*19872*/             OPC_EmitInteger, MVT::i32, 14, 
/*19875*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19878*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19888*/             OPC_EmitInteger, MVT::i32, 14, 
/*19891*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19894*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*19905*/           /*Scope*/ 37, /*->19943*/
/*19906*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*19909*/             OPC_EmitMergeInputChains1_0,
/*19910*/             OPC_EmitInteger, MVT::i32, 14, 
/*19913*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19916*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19926*/             OPC_EmitInteger, MVT::i32, 14, 
/*19929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*19943*/           0, /*End of Scope*/
/*19944*/         0, /*End of Scope*/
/*19945*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20168
/*19949*/         OPC_RecordChild0, // #1 = $Vd
/*19950*/         OPC_Scope, 53, /*->20005*/ // 4 children in Scope
/*19952*/           OPC_CheckChild0Type, MVT::v8i8,
/*19954*/           OPC_RecordChild1, // #2 = $lane
/*19955*/           OPC_MoveChild, 1,
/*19957*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19960*/           OPC_MoveParent,
/*19961*/           OPC_MoveParent,
/*19962*/           OPC_RecordChild2, // #3 = $Rn
/*19963*/           OPC_RecordChild3, // #4 = $Rm
/*19964*/           OPC_CheckChild3Type, MVT::i32,
/*19966*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*19968*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*19970*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*19972*/           OPC_CheckType, MVT::i32,
/*19974*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19976*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19979*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19982*/           OPC_EmitMergeInputChains1_0,
/*19983*/           OPC_EmitConvertToTarget, 2,
/*19985*/           OPC_EmitInteger, MVT::i32, 14, 
/*19988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19991*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20005*/         /*Scope*/ 53, /*->20059*/
/*20006*/           OPC_CheckChild0Type, MVT::v4i16,
/*20008*/           OPC_RecordChild1, // #2 = $lane
/*20009*/           OPC_MoveChild, 1,
/*20011*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20014*/           OPC_MoveParent,
/*20015*/           OPC_MoveParent,
/*20016*/           OPC_RecordChild2, // #3 = $Rn
/*20017*/           OPC_RecordChild3, // #4 = $Rm
/*20018*/           OPC_CheckChild3Type, MVT::i32,
/*20020*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20022*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20024*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20026*/           OPC_CheckType, MVT::i32,
/*20028*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20030*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20033*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20036*/           OPC_EmitMergeInputChains1_0,
/*20037*/           OPC_EmitConvertToTarget, 2,
/*20039*/           OPC_EmitInteger, MVT::i32, 14, 
/*20042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20059*/         /*Scope*/ 53, /*->20113*/
/*20060*/           OPC_CheckChild0Type, MVT::v16i8,
/*20062*/           OPC_RecordChild1, // #2 = $lane
/*20063*/           OPC_MoveChild, 1,
/*20065*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20068*/           OPC_MoveParent,
/*20069*/           OPC_MoveParent,
/*20070*/           OPC_RecordChild2, // #3 = $addr
/*20071*/           OPC_RecordChild3, // #4 = $offset
/*20072*/           OPC_CheckChild3Type, MVT::i32,
/*20074*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20076*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20078*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20080*/           OPC_CheckType, MVT::i32,
/*20082*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20084*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20087*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20090*/           OPC_EmitMergeInputChains1_0,
/*20091*/           OPC_EmitConvertToTarget, 2,
/*20093*/           OPC_EmitInteger, MVT::i32, 14, 
/*20096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20099*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*20113*/         /*Scope*/ 53, /*->20167*/
/*20114*/           OPC_CheckChild0Type, MVT::v8i16,
/*20116*/           OPC_RecordChild1, // #2 = $lane
/*20117*/           OPC_MoveChild, 1,
/*20119*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20122*/           OPC_MoveParent,
/*20123*/           OPC_MoveParent,
/*20124*/           OPC_RecordChild2, // #3 = $addr
/*20125*/           OPC_RecordChild3, // #4 = $offset
/*20126*/           OPC_CheckChild3Type, MVT::i32,
/*20128*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20130*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20132*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20134*/           OPC_CheckType, MVT::i32,
/*20136*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20138*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20141*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20144*/           OPC_EmitMergeInputChains1_0,
/*20145*/           OPC_EmitConvertToTarget, 2,
/*20147*/           OPC_EmitInteger, MVT::i32, 14, 
/*20150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*20167*/         0, /*End of Scope*/
/*20168*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20282
/*20171*/         OPC_RecordChild0, // #1 = $Vd
/*20172*/         OPC_Scope, 53, /*->20227*/ // 2 children in Scope
/*20174*/           OPC_CheckChild0Type, MVT::v2i32,
/*20176*/           OPC_RecordChild1, // #2 = $lane
/*20177*/           OPC_MoveChild, 1,
/*20179*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20182*/           OPC_MoveParent,
/*20183*/           OPC_CheckType, MVT::i32,
/*20185*/           OPC_MoveParent,
/*20186*/           OPC_RecordChild2, // #3 = $Rn
/*20187*/           OPC_RecordChild3, // #4 = $Rm
/*20188*/           OPC_CheckChild3Type, MVT::i32,
/*20190*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20192*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20194*/           OPC_CheckType, MVT::i32,
/*20196*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20198*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*20201*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*20204*/           OPC_EmitMergeInputChains1_0,
/*20205*/           OPC_EmitConvertToTarget, 2,
/*20207*/           OPC_EmitInteger, MVT::i32, 14, 
/*20210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20213*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20227*/         /*Scope*/ 53, /*->20281*/
/*20228*/           OPC_CheckChild0Type, MVT::v4i32,
/*20230*/           OPC_RecordChild1, // #2 = $lane
/*20231*/           OPC_MoveChild, 1,
/*20233*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20236*/           OPC_MoveParent,
/*20237*/           OPC_CheckType, MVT::i32,
/*20239*/           OPC_MoveParent,
/*20240*/           OPC_RecordChild2, // #3 = $addr
/*20241*/           OPC_RecordChild3, // #4 = $offset
/*20242*/           OPC_CheckChild3Type, MVT::i32,
/*20244*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20246*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20248*/           OPC_CheckType, MVT::i32,
/*20250*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20252*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*20255*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*20258*/           OPC_EmitMergeInputChains1_0,
/*20259*/           OPC_EmitConvertToTarget, 2,
/*20261*/           OPC_EmitInteger, MVT::i32, 14, 
/*20264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*20281*/         0, /*End of Scope*/
/*20282*/       0, // EndSwitchOpcode
/*20283*/     /*Scope*/ 5|128,2/*261*/, /*->20546*/
/*20285*/       OPC_RecordChild1, // #1 = $src
/*20286*/       OPC_CheckChild1Type, MVT::i32,
/*20288*/       OPC_RecordChild2, // #2 = $addr
/*20289*/       OPC_Scope, 89, /*->20380*/ // 2 children in Scope
/*20291*/         OPC_CheckChild2Type, MVT::i32,
/*20293*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20295*/         OPC_Scope, 25, /*->20322*/ // 2 children in Scope
/*20297*/           OPC_CheckPredicate, 44, // Predicate_store
/*20299*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20301*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20304*/           OPC_EmitMergeInputChains1_0,
/*20305*/           OPC_EmitInteger, MVT::i32, 14, 
/*20308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*20322*/         /*Scope*/ 56, /*->20379*/
/*20323*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20325*/           OPC_Scope, 25, /*->20352*/ // 2 children in Scope
/*20327*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20329*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20331*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20334*/             OPC_EmitMergeInputChains1_0,
/*20335*/             OPC_EmitInteger, MVT::i32, 14, 
/*20338*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20341*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*20352*/           /*Scope*/ 25, /*->20378*/
/*20353*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20355*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20357*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*20360*/             OPC_EmitMergeInputChains1_0,
/*20361*/             OPC_EmitInteger, MVT::i32, 14, 
/*20364*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20367*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*20378*/           0, /*End of Scope*/
/*20379*/         0, /*End of Scope*/
/*20380*/       /*Scope*/ 35|128,1/*163*/, /*->20545*/
/*20382*/         OPC_RecordChild3, // #3 = $offset
/*20383*/         OPC_CheckChild3Type, MVT::i32,
/*20385*/         OPC_CheckType, MVT::i32,
/*20387*/         OPC_Scope, 59, /*->20448*/ // 2 children in Scope
/*20389*/           OPC_CheckPredicate, 42, // Predicate_istore
/*20391*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*20393*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20395*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20398*/           OPC_Scope, 23, /*->20423*/ // 2 children in Scope
/*20400*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20403*/             OPC_EmitMergeInputChains1_0,
/*20404*/             OPC_EmitInteger, MVT::i32, 14, 
/*20407*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20410*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20423*/           /*Scope*/ 23, /*->20447*/
/*20424*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20427*/             OPC_EmitMergeInputChains1_0,
/*20428*/             OPC_EmitInteger, MVT::i32, 14, 
/*20431*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20434*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20447*/           0, /*End of Scope*/
/*20448*/         /*Scope*/ 95, /*->20544*/
/*20449*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*20451*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*20453*/           OPC_Scope, 57, /*->20512*/ // 2 children in Scope
/*20455*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*20457*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20459*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20462*/             OPC_Scope, 23, /*->20487*/ // 2 children in Scope
/*20464*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*20467*/               OPC_EmitMergeInputChains1_0,
/*20468*/               OPC_EmitInteger, MVT::i32, 14, 
/*20471*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20474*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*20487*/             /*Scope*/ 23, /*->20511*/
/*20488*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*20491*/               OPC_EmitMergeInputChains1_0,
/*20492*/               OPC_EmitInteger, MVT::i32, 14, 
/*20495*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20498*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*20511*/             0, /*End of Scope*/
/*20512*/           /*Scope*/ 30, /*->20543*/
/*20513*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*20515*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20517*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*20520*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*20523*/             OPC_EmitMergeInputChains1_0,
/*20524*/             OPC_EmitInteger, MVT::i32, 14, 
/*20527*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20530*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*20543*/           0, /*End of Scope*/
/*20544*/         0, /*End of Scope*/
/*20545*/       0, /*End of Scope*/
/*20546*/     /*Scope*/ 126|128,2/*382*/, /*->20930*/
/*20548*/       OPC_MoveChild, 1,
/*20550*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->20742
/*20555*/         OPC_RecordChild0, // #1 = $Vd
/*20556*/         OPC_Scope, 45, /*->20603*/ // 4 children in Scope
/*20558*/           OPC_CheckChild0Type, MVT::v8i8,
/*20560*/           OPC_RecordChild1, // #2 = $lane
/*20561*/           OPC_MoveChild, 1,
/*20563*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20566*/           OPC_MoveParent,
/*20567*/           OPC_MoveParent,
/*20568*/           OPC_RecordChild2, // #3 = $Rn
/*20569*/           OPC_CheckChild2Type, MVT::i32,
/*20571*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20573*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20575*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20577*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20579*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20582*/           OPC_EmitMergeInputChains1_0,
/*20583*/           OPC_EmitConvertToTarget, 2,
/*20585*/           OPC_EmitInteger, MVT::i32, 14, 
/*20588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*20603*/         /*Scope*/ 45, /*->20649*/
/*20604*/           OPC_CheckChild0Type, MVT::v4i16,
/*20606*/           OPC_RecordChild1, // #2 = $lane
/*20607*/           OPC_MoveChild, 1,
/*20609*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20612*/           OPC_MoveParent,
/*20613*/           OPC_MoveParent,
/*20614*/           OPC_RecordChild2, // #3 = $Rn
/*20615*/           OPC_CheckChild2Type, MVT::i32,
/*20617*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20619*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20621*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20623*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20625*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20628*/           OPC_EmitMergeInputChains1_0,
/*20629*/           OPC_EmitConvertToTarget, 2,
/*20631*/           OPC_EmitInteger, MVT::i32, 14, 
/*20634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*20649*/         /*Scope*/ 45, /*->20695*/
/*20650*/           OPC_CheckChild0Type, MVT::v16i8,
/*20652*/           OPC_RecordChild1, // #2 = $lane
/*20653*/           OPC_MoveChild, 1,
/*20655*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20658*/           OPC_MoveParent,
/*20659*/           OPC_MoveParent,
/*20660*/           OPC_RecordChild2, // #3 = $addr
/*20661*/           OPC_CheckChild2Type, MVT::i32,
/*20663*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20665*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20667*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20669*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20671*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20674*/           OPC_EmitMergeInputChains1_0,
/*20675*/           OPC_EmitConvertToTarget, 2,
/*20677*/           OPC_EmitInteger, MVT::i32, 14, 
/*20680*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20683*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*20695*/         /*Scope*/ 45, /*->20741*/
/*20696*/           OPC_CheckChild0Type, MVT::v8i16,
/*20698*/           OPC_RecordChild1, // #2 = $lane
/*20699*/           OPC_MoveChild, 1,
/*20701*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20704*/           OPC_MoveParent,
/*20705*/           OPC_MoveParent,
/*20706*/           OPC_RecordChild2, // #3 = $addr
/*20707*/           OPC_CheckChild2Type, MVT::i32,
/*20709*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20711*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20713*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*20715*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20717*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20720*/           OPC_EmitMergeInputChains1_0,
/*20721*/           OPC_EmitConvertToTarget, 2,
/*20723*/           OPC_EmitInteger, MVT::i32, 14, 
/*20726*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20729*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*20741*/         0, /*End of Scope*/
/*20742*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20929
/*20746*/         OPC_RecordChild0, // #1 = $Vd
/*20747*/         OPC_Scope, 45, /*->20794*/ // 4 children in Scope
/*20749*/           OPC_CheckChild0Type, MVT::v2i32,
/*20751*/           OPC_RecordChild1, // #2 = $lane
/*20752*/           OPC_MoveChild, 1,
/*20754*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20757*/           OPC_MoveParent,
/*20758*/           OPC_CheckType, MVT::i32,
/*20760*/           OPC_MoveParent,
/*20761*/           OPC_RecordChild2, // #3 = $Rn
/*20762*/           OPC_CheckChild2Type, MVT::i32,
/*20764*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20766*/           OPC_CheckPredicate, 44, // Predicate_store
/*20768*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20770*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*20773*/           OPC_EmitMergeInputChains1_0,
/*20774*/           OPC_EmitConvertToTarget, 2,
/*20776*/           OPC_EmitInteger, MVT::i32, 14, 
/*20779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*20794*/         /*Scope*/ 45, /*->20840*/
/*20795*/           OPC_CheckChild0Type, MVT::v4i32,
/*20797*/           OPC_RecordChild1, // #2 = $lane
/*20798*/           OPC_MoveChild, 1,
/*20800*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20803*/           OPC_MoveParent,
/*20804*/           OPC_CheckType, MVT::i32,
/*20806*/           OPC_MoveParent,
/*20807*/           OPC_RecordChild2, // #3 = $addr
/*20808*/           OPC_CheckChild2Type, MVT::i32,
/*20810*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20812*/           OPC_CheckPredicate, 44, // Predicate_store
/*20814*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20816*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20819*/           OPC_EmitMergeInputChains1_0,
/*20820*/           OPC_EmitConvertToTarget, 2,
/*20822*/           OPC_EmitInteger, MVT::i32, 14, 
/*20825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20828*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*20840*/         /*Scope*/ 43, /*->20884*/
/*20841*/           OPC_CheckChild0Type, MVT::v2f32,
/*20843*/           OPC_RecordChild1, // #2 = $lane
/*20844*/           OPC_MoveChild, 1,
/*20846*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20849*/           OPC_MoveParent,
/*20850*/           OPC_CheckType, MVT::f32,
/*20852*/           OPC_MoveParent,
/*20853*/           OPC_RecordChild2, // #3 = $addr
/*20854*/           OPC_CheckChild2Type, MVT::i32,
/*20856*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20858*/           OPC_CheckPredicate, 44, // Predicate_store
/*20860*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20863*/           OPC_EmitMergeInputChains1_0,
/*20864*/           OPC_EmitConvertToTarget, 2,
/*20866*/           OPC_EmitInteger, MVT::i32, 14, 
/*20869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20872*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*20884*/         /*Scope*/ 43, /*->20928*/
/*20885*/           OPC_CheckChild0Type, MVT::v4f32,
/*20887*/           OPC_RecordChild1, // #2 = $lane
/*20888*/           OPC_MoveChild, 1,
/*20890*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20893*/           OPC_MoveParent,
/*20894*/           OPC_CheckType, MVT::f32,
/*20896*/           OPC_MoveParent,
/*20897*/           OPC_RecordChild2, // #3 = $addr
/*20898*/           OPC_CheckChild2Type, MVT::i32,
/*20900*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20902*/           OPC_CheckPredicate, 44, // Predicate_store
/*20904*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*20907*/           OPC_EmitMergeInputChains1_0,
/*20908*/           OPC_EmitConvertToTarget, 2,
/*20910*/           OPC_EmitInteger, MVT::i32, 14, 
/*20913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*20928*/         0, /*End of Scope*/
/*20929*/       0, // EndSwitchOpcode
/*20930*/     /*Scope*/ 37|128,2/*293*/, /*->21225*/
/*20932*/       OPC_RecordChild1, // #1 = $Rt
/*20933*/       OPC_CheckChild1Type, MVT::i32,
/*20935*/       OPC_RecordChild2, // #2 = $shift
/*20936*/       OPC_Scope, 50|128,1/*178*/, /*->21117*/ // 2 children in Scope
/*20939*/         OPC_CheckChild2Type, MVT::i32,
/*20941*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*20943*/         OPC_Scope, 26, /*->20971*/ // 4 children in Scope
/*20945*/           OPC_CheckPredicate, 44, // Predicate_store
/*20947*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20949*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20952*/           OPC_EmitMergeInputChains1_0,
/*20953*/           OPC_EmitInteger, MVT::i32, 14, 
/*20956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20959*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*20971*/         /*Scope*/ 58, /*->21030*/
/*20972*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*20974*/           OPC_Scope, 26, /*->21002*/ // 2 children in Scope
/*20976*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*20978*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20980*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20983*/             OPC_EmitMergeInputChains1_0,
/*20984*/             OPC_EmitInteger, MVT::i32, 14, 
/*20987*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20990*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*21002*/           /*Scope*/ 26, /*->21029*/
/*21003*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21005*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21007*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*21010*/             OPC_EmitMergeInputChains1_0,
/*21011*/             OPC_EmitInteger, MVT::i32, 14, 
/*21014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*21029*/           0, /*End of Scope*/
/*21030*/         /*Scope*/ 26, /*->21057*/
/*21031*/           OPC_CheckPredicate, 44, // Predicate_store
/*21033*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21035*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21038*/           OPC_EmitMergeInputChains1_0,
/*21039*/           OPC_EmitInteger, MVT::i32, 14, 
/*21042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21057*/         /*Scope*/ 58, /*->21116*/
/*21058*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*21060*/           OPC_Scope, 26, /*->21088*/ // 2 children in Scope
/*21062*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21064*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21066*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21069*/             OPC_EmitMergeInputChains1_0,
/*21070*/             OPC_EmitInteger, MVT::i32, 14, 
/*21073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21076*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21088*/           /*Scope*/ 26, /*->21115*/
/*21089*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21091*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21093*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*21096*/             OPC_EmitMergeInputChains1_0,
/*21097*/             OPC_EmitInteger, MVT::i32, 14, 
/*21100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21103*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*21115*/           0, /*End of Scope*/
/*21116*/         0, /*End of Scope*/
/*21117*/       /*Scope*/ 106, /*->21224*/
/*21118*/         OPC_RecordChild3, // #3 = $offset
/*21119*/         OPC_CheckChild3Type, MVT::i32,
/*21121*/         OPC_CheckType, MVT::i32,
/*21123*/         OPC_Scope, 31, /*->21156*/ // 2 children in Scope
/*21125*/           OPC_CheckPredicate, 42, // Predicate_istore
/*21127*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*21129*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21131*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21134*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21137*/           OPC_EmitMergeInputChains1_0,
/*21138*/           OPC_EmitInteger, MVT::i32, 14, 
/*21141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21156*/         /*Scope*/ 66, /*->21223*/
/*21157*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21159*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*21161*/           OPC_Scope, 29, /*->21192*/ // 2 children in Scope
/*21163*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*21165*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21167*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21170*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21173*/             OPC_EmitMergeInputChains1_0,
/*21174*/             OPC_EmitInteger, MVT::i32, 14, 
/*21177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21180*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21192*/           /*Scope*/ 29, /*->21222*/
/*21193*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*21195*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21197*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*21200*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*21203*/             OPC_EmitMergeInputChains1_0,
/*21204*/             OPC_EmitInteger, MVT::i32, 14, 
/*21207*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21210*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21222*/           0, /*End of Scope*/
/*21223*/         0, /*End of Scope*/
/*21224*/       0, /*End of Scope*/
/*21225*/     /*Scope*/ 92|128,1/*220*/, /*->21447*/
/*21227*/       OPC_MoveChild, 1,
/*21229*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->21338
/*21233*/         OPC_RecordChild0, // #1 = $a
/*21234*/         OPC_CheckType, MVT::i32,
/*21236*/         OPC_Scope, 49, /*->21287*/ // 2 children in Scope
/*21238*/           OPC_CheckChild0Type, MVT::f64,
/*21240*/           OPC_MoveParent,
/*21241*/           OPC_RecordChild2, // #2 = $ptr
/*21242*/           OPC_CheckChild2Type, MVT::i32,
/*21244*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21246*/           OPC_CheckPredicate, 44, // Predicate_store
/*21248*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*21250*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21253*/           OPC_EmitMergeInputChains1_0,
/*21254*/           OPC_EmitInteger, MVT::i32, 14, 
/*21257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21260*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21270*/           OPC_EmitInteger, MVT::i32, 14, 
/*21273*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21276*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21287*/         /*Scope*/ 49, /*->21337*/
/*21288*/           OPC_CheckChild0Type, MVT::f32,
/*21290*/           OPC_MoveParent,
/*21291*/           OPC_RecordChild2, // #2 = $ptr
/*21292*/           OPC_CheckChild2Type, MVT::i32,
/*21294*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21296*/           OPC_CheckPredicate, 44, // Predicate_store
/*21298*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*21300*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21303*/           OPC_EmitMergeInputChains1_0,
/*21304*/           OPC_EmitInteger, MVT::i32, 14, 
/*21307*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21310*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21320*/           OPC_EmitInteger, MVT::i32, 14, 
/*21323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21337*/         0, /*End of Scope*/
/*21338*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->21446
/*21341*/         OPC_RecordChild0, // #1 = $a
/*21342*/         OPC_CheckType, MVT::i32,
/*21344*/         OPC_Scope, 49, /*->21395*/ // 2 children in Scope
/*21346*/           OPC_CheckChild0Type, MVT::f64,
/*21348*/           OPC_MoveParent,
/*21349*/           OPC_RecordChild2, // #2 = $ptr
/*21350*/           OPC_CheckChild2Type, MVT::i32,
/*21352*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21354*/           OPC_CheckPredicate, 44, // Predicate_store
/*21356*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*21358*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21361*/           OPC_EmitMergeInputChains1_0,
/*21362*/           OPC_EmitInteger, MVT::i32, 14, 
/*21365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21368*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21378*/           OPC_EmitInteger, MVT::i32, 14, 
/*21381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*21395*/         /*Scope*/ 49, /*->21445*/
/*21396*/           OPC_CheckChild0Type, MVT::f32,
/*21398*/           OPC_MoveParent,
/*21399*/           OPC_RecordChild2, // #2 = $ptr
/*21400*/           OPC_CheckChild2Type, MVT::i32,
/*21402*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21404*/           OPC_CheckPredicate, 44, // Predicate_store
/*21406*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*21408*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*21411*/           OPC_EmitMergeInputChains1_0,
/*21412*/           OPC_EmitInteger, MVT::i32, 14, 
/*21415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21418*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*21428*/           OPC_EmitInteger, MVT::i32, 14, 
/*21431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21434*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*21445*/         0, /*End of Scope*/
/*21446*/       0, // EndSwitchOpcode
/*21447*/     /*Scope*/ 44|128,7/*940*/, /*->22389*/
/*21449*/       OPC_RecordChild1, // #1 = $Rt
/*21450*/       OPC_Scope, 11|128,5/*651*/, /*->22104*/ // 4 children in Scope
/*21453*/         OPC_CheckChild1Type, MVT::i32,
/*21455*/         OPC_RecordChild2, // #2 = $addr
/*21456*/         OPC_Scope, 14|128,3/*398*/, /*->21857*/ // 2 children in Scope
/*21459*/           OPC_CheckChild2Type, MVT::i32,
/*21461*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*21463*/           OPC_Scope, 25, /*->21490*/ // 6 children in Scope
/*21465*/             OPC_CheckPredicate, 44, // Predicate_store
/*21467*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21469*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21472*/             OPC_EmitMergeInputChains1_0,
/*21473*/             OPC_EmitInteger, MVT::i32, 14, 
/*21476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21479*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*21490*/           /*Scope*/ 27, /*->21518*/
/*21491*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21493*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21495*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21497*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*21500*/             OPC_EmitMergeInputChains1_0,
/*21501*/             OPC_EmitInteger, MVT::i32, 14, 
/*21504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*21518*/           /*Scope*/ 72, /*->21591*/
/*21519*/             OPC_CheckPredicate, 44, // Predicate_store
/*21521*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21523*/             OPC_Scope, 21, /*->21546*/ // 3 children in Scope
/*21525*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*21528*/               OPC_EmitMergeInputChains1_0,
/*21529*/               OPC_EmitInteger, MVT::i32, 14, 
/*21532*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21535*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*21546*/             /*Scope*/ 21, /*->21568*/
/*21547*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*21550*/               OPC_EmitMergeInputChains1_0,
/*21551*/               OPC_EmitInteger, MVT::i32, 14, 
/*21554*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21557*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*21568*/             /*Scope*/ 21, /*->21590*/
/*21569*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21572*/               OPC_EmitMergeInputChains1_0,
/*21573*/               OPC_EmitInteger, MVT::i32, 14, 
/*21576*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21579*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21590*/             0, /*End of Scope*/
/*21591*/           /*Scope*/ 106, /*->21698*/
/*21592*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21594*/             OPC_Scope, 50, /*->21646*/ // 2 children in Scope
/*21596*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21598*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21600*/               OPC_Scope, 21, /*->21623*/ // 2 children in Scope
/*21602*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*21605*/                 OPC_EmitMergeInputChains1_0,
/*21606*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21609*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21612*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*21623*/               /*Scope*/ 21, /*->21645*/
/*21624*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21627*/                 OPC_EmitMergeInputChains1_0,
/*21628*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21631*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21634*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21645*/               0, /*End of Scope*/
/*21646*/             /*Scope*/ 50, /*->21697*/
/*21647*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21649*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21651*/               OPC_Scope, 21, /*->21674*/ // 2 children in Scope
/*21653*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*21656*/                 OPC_EmitMergeInputChains1_0,
/*21657*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21660*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21663*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*21674*/               /*Scope*/ 21, /*->21696*/
/*21675*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*21678*/                 OPC_EmitMergeInputChains1_0,
/*21679*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21682*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21685*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*21696*/               0, /*End of Scope*/
/*21697*/             0, /*End of Scope*/
/*21698*/           /*Scope*/ 50, /*->21749*/
/*21699*/             OPC_CheckPredicate, 44, // Predicate_store
/*21701*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21703*/             OPC_Scope, 21, /*->21726*/ // 2 children in Scope
/*21705*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21708*/               OPC_EmitMergeInputChains1_0,
/*21709*/               OPC_EmitInteger, MVT::i32, 14, 
/*21712*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21715*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21726*/             /*Scope*/ 21, /*->21748*/
/*21727*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21730*/               OPC_EmitMergeInputChains1_0,
/*21731*/               OPC_EmitInteger, MVT::i32, 14, 
/*21734*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21737*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21748*/             0, /*End of Scope*/
/*21749*/           /*Scope*/ 106, /*->21856*/
/*21750*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*21752*/             OPC_Scope, 50, /*->21804*/ // 2 children in Scope
/*21754*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*21756*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21758*/               OPC_Scope, 21, /*->21781*/ // 2 children in Scope
/*21760*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21763*/                 OPC_EmitMergeInputChains1_0,
/*21764*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21767*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21770*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21781*/               /*Scope*/ 21, /*->21803*/
/*21782*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21785*/                 OPC_EmitMergeInputChains1_0,
/*21786*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21789*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21792*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21803*/               0, /*End of Scope*/
/*21804*/             /*Scope*/ 50, /*->21855*/
/*21805*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*21807*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21809*/               OPC_Scope, 21, /*->21832*/ // 2 children in Scope
/*21811*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*21814*/                 OPC_EmitMergeInputChains1_0,
/*21815*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21818*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21821*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*21832*/               /*Scope*/ 21, /*->21854*/
/*21833*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*21836*/                 OPC_EmitMergeInputChains1_0,
/*21837*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21840*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21843*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*21854*/               0, /*End of Scope*/
/*21855*/             0, /*End of Scope*/
/*21856*/           0, /*End of Scope*/
/*21857*/         /*Scope*/ 116|128,1/*244*/, /*->22103*/
/*21859*/           OPC_RecordChild3, // #3 = $offset
/*21860*/           OPC_CheckChild3Type, MVT::i32,
/*21862*/           OPC_CheckType, MVT::i32,
/*21864*/           OPC_Scope, 56, /*->21922*/ // 4 children in Scope
/*21866*/             OPC_CheckPredicate, 42, // Predicate_istore
/*21868*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*21870*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21872*/             OPC_Scope, 23, /*->21897*/ // 2 children in Scope
/*21874*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21877*/               OPC_EmitMergeInputChains1_0,
/*21878*/               OPC_EmitInteger, MVT::i32, 14, 
/*21881*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21884*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21897*/             /*Scope*/ 23, /*->21921*/
/*21898*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21901*/               OPC_EmitMergeInputChains1_0,
/*21902*/               OPC_EmitInteger, MVT::i32, 14, 
/*21905*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21908*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21921*/             0, /*End of Scope*/
/*21922*/           /*Scope*/ 89, /*->22012*/
/*21923*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*21925*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*21927*/             OPC_Scope, 54, /*->21983*/ // 2 children in Scope
/*21929*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*21931*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21933*/               OPC_Scope, 23, /*->21958*/ // 2 children in Scope
/*21935*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*21938*/                 OPC_EmitMergeInputChains1_0,
/*21939*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21942*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21945*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21958*/               /*Scope*/ 23, /*->21982*/
/*21959*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21962*/                 OPC_EmitMergeInputChains1_0,
/*21963*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21966*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21969*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21982*/               0, /*End of Scope*/
/*21983*/             /*Scope*/ 27, /*->22011*/
/*21984*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*21986*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21988*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*21991*/               OPC_EmitMergeInputChains1_0,
/*21992*/               OPC_EmitInteger, MVT::i32, 14, 
/*21995*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21998*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*22011*/             0, /*End of Scope*/
/*22012*/           /*Scope*/ 28, /*->22041*/
/*22013*/             OPC_CheckPredicate, 42, // Predicate_istore
/*22015*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*22017*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22019*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22022*/             OPC_EmitMergeInputChains1_0,
/*22023*/             OPC_EmitInteger, MVT::i32, 14, 
/*22026*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22029*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22041*/           /*Scope*/ 60, /*->22102*/
/*22042*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22044*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*22046*/             OPC_Scope, 26, /*->22074*/ // 2 children in Scope
/*22048*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*22050*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22052*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22055*/               OPC_EmitMergeInputChains1_0,
/*22056*/               OPC_EmitInteger, MVT::i32, 14, 
/*22059*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22062*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22074*/             /*Scope*/ 26, /*->22101*/
/*22075*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*22077*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22079*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*22082*/               OPC_EmitMergeInputChains1_0,
/*22083*/               OPC_EmitInteger, MVT::i32, 14, 
/*22086*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22089*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*22101*/             0, /*End of Scope*/
/*22102*/           0, /*End of Scope*/
/*22103*/         0, /*End of Scope*/
/*22104*/       /*Scope*/ 115, /*->22220*/
/*22105*/         OPC_CheckChild1Type, MVT::f64,
/*22107*/         OPC_RecordChild2, // #2 = $addr
/*22108*/         OPC_CheckChild2Type, MVT::i32,
/*22110*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22112*/         OPC_CheckPredicate, 44, // Predicate_store
/*22114*/         OPC_Scope, 25, /*->22141*/ // 4 children in Scope
/*22116*/           OPC_CheckPredicate, 50, // Predicate_alignedstore32
/*22118*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22120*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22123*/           OPC_EmitMergeInputChains1_0,
/*22124*/           OPC_EmitInteger, MVT::i32, 14, 
/*22127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22130*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*22141*/         /*Scope*/ 25, /*->22167*/
/*22142*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22144*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22146*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22149*/           OPC_EmitMergeInputChains1_0,
/*22150*/           OPC_EmitInteger, MVT::i32, 14, 
/*22153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22156*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*22167*/         /*Scope*/ 25, /*->22193*/
/*22168*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22170*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22172*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22175*/           OPC_EmitMergeInputChains1_0,
/*22176*/           OPC_EmitInteger, MVT::i32, 14, 
/*22179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*22193*/         /*Scope*/ 25, /*->22219*/
/*22194*/           OPC_CheckPredicate, 53, // Predicate_non_word_alignedstore
/*22196*/           OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*22198*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22201*/           OPC_EmitMergeInputChains1_0,
/*22202*/           OPC_EmitInteger, MVT::i32, 14, 
/*22205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22208*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*22219*/         0, /*End of Scope*/
/*22220*/       /*Scope*/ 32, /*->22253*/
/*22221*/         OPC_CheckChild1Type, MVT::f32,
/*22223*/         OPC_RecordChild2, // #2 = $addr
/*22224*/         OPC_CheckChild2Type, MVT::i32,
/*22226*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22228*/         OPC_CheckPredicate, 44, // Predicate_store
/*22230*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22232*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*22235*/         OPC_EmitMergeInputChains1_0,
/*22236*/         OPC_EmitInteger, MVT::i32, 14, 
/*22239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*22253*/       /*Scope*/ 5|128,1/*133*/, /*->22388*/
/*22255*/         OPC_CheckChild1Type, MVT::v2f64,
/*22257*/         OPC_RecordChild2, // #2 = $addr
/*22258*/         OPC_CheckChild2Type, MVT::i32,
/*22260*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22262*/         OPC_CheckPredicate, 44, // Predicate_store
/*22264*/         OPC_Scope, 23, /*->22289*/ // 5 children in Scope
/*22266*/           OPC_CheckPredicate, 54, // Predicate_dword_alignedstore
/*22268*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22271*/           OPC_EmitMergeInputChains1_0,
/*22272*/           OPC_EmitInteger, MVT::i32, 14, 
/*22275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22289*/         /*Scope*/ 25, /*->22315*/
/*22290*/           OPC_CheckPredicate, 55, // Predicate_word_alignedstore
/*22292*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22294*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22297*/           OPC_EmitMergeInputChains1_0,
/*22298*/           OPC_EmitInteger, MVT::i32, 14, 
/*22301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22315*/         /*Scope*/ 25, /*->22341*/
/*22316*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*22318*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22320*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22323*/           OPC_EmitMergeInputChains1_0,
/*22324*/           OPC_EmitInteger, MVT::i32, 14, 
/*22327*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22330*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22341*/         /*Scope*/ 25, /*->22367*/
/*22342*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*22344*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*22346*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*22349*/           OPC_EmitMergeInputChains1_0,
/*22350*/           OPC_EmitInteger, MVT::i32, 14, 
/*22353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*22367*/         /*Scope*/ 19, /*->22387*/
/*22368*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22370*/           OPC_EmitMergeInputChains1_0,
/*22371*/           OPC_EmitInteger, MVT::i32, 14, 
/*22374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22377*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*22387*/         0, /*End of Scope*/
/*22388*/       0, /*End of Scope*/
/*22389*/     0, /*End of Scope*/
/*22390*/   /*SwitchOpcode*/ 122|128,7/*1018*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23412
/*22394*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*22395*/     OPC_Scope, 119, /*->22516*/ // 14 children in Scope
/*22397*/       OPC_CheckChild1Integer, 76|128,1/*204*/, 
/*22400*/       OPC_RecordChild2, // #1 = $cop
/*22401*/       OPC_MoveChild, 2,
/*22403*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22406*/       OPC_MoveParent,
/*22407*/       OPC_RecordChild3, // #2 = $opc1
/*22408*/       OPC_MoveChild, 3,
/*22410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22413*/       OPC_MoveParent,
/*22414*/       OPC_RecordChild4, // #3 = $CRd
/*22415*/       OPC_MoveChild, 4,
/*22417*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22420*/       OPC_MoveParent,
/*22421*/       OPC_RecordChild5, // #4 = $CRn
/*22422*/       OPC_MoveChild, 5,
/*22424*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22427*/       OPC_MoveParent,
/*22428*/       OPC_RecordChild6, // #5 = $CRm
/*22429*/       OPC_MoveChild, 6,
/*22431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22434*/       OPC_MoveParent,
/*22435*/       OPC_RecordChild7, // #6 = $opc2
/*22436*/       OPC_MoveChild, 7,
/*22438*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22441*/       OPC_MoveParent,
/*22442*/       OPC_Scope, 35, /*->22479*/ // 2 children in Scope
/*22444*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22446*/         OPC_EmitMergeInputChains1_0,
/*22447*/         OPC_EmitConvertToTarget, 1,
/*22449*/         OPC_EmitConvertToTarget, 2,
/*22451*/         OPC_EmitConvertToTarget, 3,
/*22453*/         OPC_EmitConvertToTarget, 4,
/*22455*/         OPC_EmitConvertToTarget, 5,
/*22457*/         OPC_EmitConvertToTarget, 6,
/*22459*/         OPC_EmitInteger, MVT::i32, 14, 
/*22462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22465*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22479*/       /*Scope*/ 35, /*->22515*/
/*22480*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22482*/         OPC_EmitMergeInputChains1_0,
/*22483*/         OPC_EmitConvertToTarget, 1,
/*22485*/         OPC_EmitConvertToTarget, 2,
/*22487*/         OPC_EmitConvertToTarget, 3,
/*22489*/         OPC_EmitConvertToTarget, 4,
/*22491*/         OPC_EmitConvertToTarget, 5,
/*22493*/         OPC_EmitConvertToTarget, 6,
/*22495*/         OPC_EmitInteger, MVT::i32, 14, 
/*22498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 204:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22515*/       0, /*End of Scope*/
/*22516*/     /*Scope*/ 111, /*->22628*/
/*22517*/       OPC_CheckChild1Integer, 77|128,1/*205*/, 
/*22520*/       OPC_RecordChild2, // #1 = $cop
/*22521*/       OPC_MoveChild, 2,
/*22523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22526*/       OPC_MoveParent,
/*22527*/       OPC_RecordChild3, // #2 = $opc1
/*22528*/       OPC_MoveChild, 3,
/*22530*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22533*/       OPC_MoveParent,
/*22534*/       OPC_RecordChild4, // #3 = $CRd
/*22535*/       OPC_MoveChild, 4,
/*22537*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22540*/       OPC_MoveParent,
/*22541*/       OPC_RecordChild5, // #4 = $CRn
/*22542*/       OPC_MoveChild, 5,
/*22544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22547*/       OPC_MoveParent,
/*22548*/       OPC_RecordChild6, // #5 = $CRm
/*22549*/       OPC_MoveChild, 6,
/*22551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22554*/       OPC_MoveParent,
/*22555*/       OPC_RecordChild7, // #6 = $opc2
/*22556*/       OPC_MoveChild, 7,
/*22558*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22561*/       OPC_MoveParent,
/*22562*/       OPC_Scope, 27, /*->22591*/ // 2 children in Scope
/*22564*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22566*/         OPC_EmitMergeInputChains1_0,
/*22567*/         OPC_EmitConvertToTarget, 1,
/*22569*/         OPC_EmitConvertToTarget, 2,
/*22571*/         OPC_EmitConvertToTarget, 3,
/*22573*/         OPC_EmitConvertToTarget, 4,
/*22575*/         OPC_EmitConvertToTarget, 5,
/*22577*/         OPC_EmitConvertToTarget, 6,
/*22579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 205:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22591*/       /*Scope*/ 35, /*->22627*/
/*22592*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22594*/         OPC_EmitMergeInputChains1_0,
/*22595*/         OPC_EmitConvertToTarget, 1,
/*22597*/         OPC_EmitConvertToTarget, 2,
/*22599*/         OPC_EmitConvertToTarget, 3,
/*22601*/         OPC_EmitConvertToTarget, 4,
/*22603*/         OPC_EmitConvertToTarget, 5,
/*22605*/         OPC_EmitConvertToTarget, 6,
/*22607*/         OPC_EmitInteger, MVT::i32, 14, 
/*22610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 205:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22627*/       0, /*End of Scope*/
/*22628*/     /*Scope*/ 109, /*->22738*/
/*22629*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*22632*/       OPC_RecordChild2, // #1 = $cop
/*22633*/       OPC_MoveChild, 2,
/*22635*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22638*/       OPC_MoveParent,
/*22639*/       OPC_RecordChild3, // #2 = $opc1
/*22640*/       OPC_MoveChild, 3,
/*22642*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22645*/       OPC_MoveParent,
/*22646*/       OPC_RecordChild4, // #3 = $Rt
/*22647*/       OPC_RecordChild5, // #4 = $CRn
/*22648*/       OPC_MoveChild, 5,
/*22650*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22653*/       OPC_MoveParent,
/*22654*/       OPC_RecordChild6, // #5 = $CRm
/*22655*/       OPC_MoveChild, 6,
/*22657*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22660*/       OPC_MoveParent,
/*22661*/       OPC_RecordChild7, // #6 = $opc2
/*22662*/       OPC_MoveChild, 7,
/*22664*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22667*/       OPC_MoveParent,
/*22668*/       OPC_Scope, 33, /*->22703*/ // 2 children in Scope
/*22670*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22672*/         OPC_EmitMergeInputChains1_0,
/*22673*/         OPC_EmitConvertToTarget, 1,
/*22675*/         OPC_EmitConvertToTarget, 2,
/*22677*/         OPC_EmitConvertToTarget, 4,
/*22679*/         OPC_EmitConvertToTarget, 5,
/*22681*/         OPC_EmitConvertToTarget, 6,
/*22683*/         OPC_EmitInteger, MVT::i32, 14, 
/*22686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22703*/       /*Scope*/ 33, /*->22737*/
/*22704*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22706*/         OPC_EmitMergeInputChains1_0,
/*22707*/         OPC_EmitConvertToTarget, 1,
/*22709*/         OPC_EmitConvertToTarget, 2,
/*22711*/         OPC_EmitConvertToTarget, 4,
/*22713*/         OPC_EmitConvertToTarget, 5,
/*22715*/         OPC_EmitConvertToTarget, 6,
/*22717*/         OPC_EmitInteger, MVT::i32, 14, 
/*22720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22737*/       0, /*End of Scope*/
/*22738*/     /*Scope*/ 101, /*->22840*/
/*22739*/       OPC_CheckChild1Integer, 96|128,1/*224*/, 
/*22742*/       OPC_RecordChild2, // #1 = $cop
/*22743*/       OPC_MoveChild, 2,
/*22745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22748*/       OPC_MoveParent,
/*22749*/       OPC_RecordChild3, // #2 = $opc1
/*22750*/       OPC_MoveChild, 3,
/*22752*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22755*/       OPC_MoveParent,
/*22756*/       OPC_RecordChild4, // #3 = $Rt
/*22757*/       OPC_RecordChild5, // #4 = $CRn
/*22758*/       OPC_MoveChild, 5,
/*22760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22763*/       OPC_MoveParent,
/*22764*/       OPC_RecordChild6, // #5 = $CRm
/*22765*/       OPC_MoveChild, 6,
/*22767*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22770*/       OPC_MoveParent,
/*22771*/       OPC_RecordChild7, // #6 = $opc2
/*22772*/       OPC_MoveChild, 7,
/*22774*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22777*/       OPC_MoveParent,
/*22778*/       OPC_Scope, 25, /*->22805*/ // 2 children in Scope
/*22780*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22782*/         OPC_EmitMergeInputChains1_0,
/*22783*/         OPC_EmitConvertToTarget, 1,
/*22785*/         OPC_EmitConvertToTarget, 2,
/*22787*/         OPC_EmitConvertToTarget, 4,
/*22789*/         OPC_EmitConvertToTarget, 5,
/*22791*/         OPC_EmitConvertToTarget, 6,
/*22793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22805*/       /*Scope*/ 33, /*->22839*/
/*22806*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22808*/         OPC_EmitMergeInputChains1_0,
/*22809*/         OPC_EmitConvertToTarget, 1,
/*22811*/         OPC_EmitConvertToTarget, 2,
/*22813*/         OPC_EmitConvertToTarget, 4,
/*22815*/         OPC_EmitConvertToTarget, 5,
/*22817*/         OPC_EmitConvertToTarget, 6,
/*22819*/         OPC_EmitInteger, MVT::i32, 14, 
/*22822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 224:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22839*/       0, /*End of Scope*/
/*22840*/     /*Scope*/ 86, /*->22927*/
/*22841*/       OPC_CheckChild1Integer, 97|128,1/*225*/, 
/*22844*/       OPC_RecordChild2, // #1 = $cop
/*22845*/       OPC_MoveChild, 2,
/*22847*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22850*/       OPC_MoveParent,
/*22851*/       OPC_RecordChild3, // #2 = $opc1
/*22852*/       OPC_MoveChild, 3,
/*22854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22857*/       OPC_MoveParent,
/*22858*/       OPC_RecordChild4, // #3 = $Rt
/*22859*/       OPC_RecordChild5, // #4 = $Rt2
/*22860*/       OPC_RecordChild6, // #5 = $CRm
/*22861*/       OPC_MoveChild, 6,
/*22863*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22866*/       OPC_MoveParent,
/*22867*/       OPC_Scope, 28, /*->22897*/ // 2 children in Scope
/*22869*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22871*/         OPC_EmitMergeInputChains1_0,
/*22872*/         OPC_EmitConvertToTarget, 1,
/*22874*/         OPC_EmitConvertToTarget, 2,
/*22876*/         OPC_EmitConvertToTarget, 5,
/*22878*/         OPC_EmitInteger, MVT::i32, 14, 
/*22881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22897*/       /*Scope*/ 28, /*->22926*/
/*22898*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22900*/         OPC_EmitMergeInputChains1_0,
/*22901*/         OPC_EmitConvertToTarget, 1,
/*22903*/         OPC_EmitConvertToTarget, 2,
/*22905*/         OPC_EmitConvertToTarget, 5,
/*22907*/         OPC_EmitInteger, MVT::i32, 14, 
/*22910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 225:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22926*/       0, /*End of Scope*/
/*22927*/     /*Scope*/ 78, /*->23006*/
/*22928*/       OPC_CheckChild1Integer, 98|128,1/*226*/, 
/*22931*/       OPC_RecordChild2, // #1 = $cop
/*22932*/       OPC_MoveChild, 2,
/*22934*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22937*/       OPC_MoveParent,
/*22938*/       OPC_RecordChild3, // #2 = $opc1
/*22939*/       OPC_MoveChild, 3,
/*22941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22944*/       OPC_MoveParent,
/*22945*/       OPC_RecordChild4, // #3 = $Rt
/*22946*/       OPC_RecordChild5, // #4 = $Rt2
/*22947*/       OPC_RecordChild6, // #5 = $CRm
/*22948*/       OPC_MoveChild, 6,
/*22950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22953*/       OPC_MoveParent,
/*22954*/       OPC_Scope, 20, /*->22976*/ // 2 children in Scope
/*22956*/         OPC_CheckPatternPredicate, 21, // (!Subtarget->hasV8Ops())
/*22958*/         OPC_EmitMergeInputChains1_0,
/*22959*/         OPC_EmitConvertToTarget, 1,
/*22961*/         OPC_EmitConvertToTarget, 2,
/*22963*/         OPC_EmitConvertToTarget, 5,
/*22965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22976*/       /*Scope*/ 28, /*->23005*/
/*22977*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22979*/         OPC_EmitMergeInputChains1_0,
/*22980*/         OPC_EmitConvertToTarget, 1,
/*22982*/         OPC_EmitConvertToTarget, 2,
/*22984*/         OPC_EmitConvertToTarget, 5,
/*22986*/         OPC_EmitInteger, MVT::i32, 14, 
/*22989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22992*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 226:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*23005*/       0, /*End of Scope*/
/*23006*/     /*Scope*/ 83, /*->23090*/
/*23007*/       OPC_CheckChild1Integer, 89|128,1/*217*/, 
/*23010*/       OPC_RecordChild2, // #1 = $imm
/*23011*/       OPC_MoveChild, 2,
/*23013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23016*/       OPC_Scope, 23, /*->23041*/ // 3 children in Scope
/*23018*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23020*/         OPC_MoveParent,
/*23021*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*23023*/         OPC_EmitMergeInputChains1_0,
/*23024*/         OPC_EmitConvertToTarget, 1,
/*23026*/         OPC_EmitInteger, MVT::i32, 14, 
/*23029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*23041*/       /*Scope*/ 23, /*->23065*/
/*23042*/         OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23044*/         OPC_MoveParent,
/*23045*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb()) && (Subtarget->hasV6MOps())
/*23047*/         OPC_EmitMergeInputChains1_0,
/*23048*/         OPC_EmitConvertToTarget, 1,
/*23050*/         OPC_EmitInteger, MVT::i32, 14, 
/*23053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*23065*/       /*Scope*/ 23, /*->23089*/
/*23066*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*23068*/         OPC_MoveParent,
/*23069*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23071*/         OPC_EmitMergeInputChains1_0,
/*23072*/         OPC_EmitConvertToTarget, 1,
/*23074*/         OPC_EmitInteger, MVT::i32, 14, 
/*23077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 217:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*23089*/       0, /*End of Scope*/
/*23090*/     /*Scope*/ 56, /*->23147*/
/*23091*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*23094*/       OPC_RecordChild2, // #1 = $opt
/*23095*/       OPC_MoveChild, 2,
/*23097*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23100*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23102*/       OPC_MoveParent,
/*23103*/       OPC_Scope, 20, /*->23125*/ // 2 children in Scope
/*23105*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23107*/         OPC_EmitMergeInputChains1_0,
/*23108*/         OPC_EmitConvertToTarget, 1,
/*23110*/         OPC_EmitInteger, MVT::i32, 14, 
/*23113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*23125*/       /*Scope*/ 20, /*->23146*/
/*23126*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23128*/         OPC_EmitMergeInputChains1_0,
/*23129*/         OPC_EmitConvertToTarget, 1,
/*23131*/         OPC_EmitInteger, MVT::i32, 14, 
/*23134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*23146*/       0, /*End of Scope*/
/*23147*/     /*Scope*/ 59, /*->23207*/
/*23148*/       OPC_CheckChild1Integer, 107|128,2/*363*/, 
/*23151*/       OPC_RecordChild2, // #1 = $imm16
/*23152*/       OPC_MoveChild, 2,
/*23154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23157*/       OPC_Scope, 15, /*->23174*/ // 3 children in Scope
/*23159*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23161*/         OPC_MoveParent,
/*23162*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23164*/         OPC_EmitMergeInputChains1_0,
/*23165*/         OPC_EmitConvertToTarget, 1,
/*23167*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 363:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*23174*/       /*Scope*/ 15, /*->23190*/
/*23175*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*23177*/         OPC_MoveParent,
/*23178*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*23180*/         OPC_EmitMergeInputChains1_0,
/*23181*/         OPC_EmitConvertToTarget, 1,
/*23183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 363:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*23190*/       /*Scope*/ 15, /*->23206*/
/*23191*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*23193*/         OPC_MoveParent,
/*23194*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23196*/         OPC_EmitMergeInputChains1_0,
/*23197*/         OPC_EmitConvertToTarget, 1,
/*23199*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 363:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*23206*/       0, /*End of Scope*/
/*23207*/     /*Scope*/ 48, /*->23256*/
/*23208*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*23211*/       OPC_RecordChild2, // #1 = $opt
/*23212*/       OPC_MoveChild, 2,
/*23214*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23217*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23219*/       OPC_MoveParent,
/*23220*/       OPC_Scope, 12, /*->23234*/ // 2 children in Scope
/*23222*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23224*/         OPC_EmitMergeInputChains1_0,
/*23225*/         OPC_EmitConvertToTarget, 1,
/*23227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*23234*/       /*Scope*/ 20, /*->23255*/
/*23235*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23237*/         OPC_EmitMergeInputChains1_0,
/*23238*/         OPC_EmitConvertToTarget, 1,
/*23240*/         OPC_EmitInteger, MVT::i32, 14, 
/*23243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 214:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*23255*/       0, /*End of Scope*/
/*23256*/     /*Scope*/ 48, /*->23305*/
/*23257*/       OPC_CheckChild1Integer, 87|128,1/*215*/, 
/*23260*/       OPC_RecordChild2, // #1 = $opt
/*23261*/       OPC_MoveChild, 2,
/*23263*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23266*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23268*/       OPC_MoveParent,
/*23269*/       OPC_Scope, 12, /*->23283*/ // 2 children in Scope
/*23271*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23273*/         OPC_EmitMergeInputChains1_0,
/*23274*/         OPC_EmitConvertToTarget, 1,
/*23276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 215:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*23283*/       /*Scope*/ 20, /*->23304*/
/*23284*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23286*/         OPC_EmitMergeInputChains1_0,
/*23287*/         OPC_EmitConvertToTarget, 1,
/*23289*/         OPC_EmitInteger, MVT::i32, 14, 
/*23292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23295*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 215:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*23304*/       0, /*End of Scope*/
/*23305*/     /*Scope*/ 48, /*->23354*/
/*23306*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*23309*/       OPC_RecordChild2, // #1 = $opt
/*23310*/       OPC_MoveChild, 2,
/*23312*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23315*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*23317*/       OPC_MoveParent,
/*23318*/       OPC_Scope, 12, /*->23332*/ // 2 children in Scope
/*23320*/         OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23322*/         OPC_EmitMergeInputChains1_0,
/*23323*/         OPC_EmitConvertToTarget, 1,
/*23325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 218:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*23332*/       /*Scope*/ 20, /*->23353*/
/*23333*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*23335*/         OPC_EmitMergeInputChains1_0,
/*23336*/         OPC_EmitConvertToTarget, 1,
/*23338*/         OPC_EmitInteger, MVT::i32, 14, 
/*23341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 218:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*23353*/       0, /*End of Scope*/
/*23354*/     /*Scope*/ 33, /*->23388*/
/*23355*/       OPC_CheckChild1Integer, 78|128,1/*206*/, 
/*23358*/       OPC_Scope, 9, /*->23369*/ // 2 children in Scope
/*23360*/         OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23362*/         OPC_EmitMergeInputChains1_0,
/*23363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 206:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*23369*/       /*Scope*/ 17, /*->23387*/
/*23370*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23372*/         OPC_EmitMergeInputChains1_0,
/*23373*/         OPC_EmitInteger, MVT::i32, 14, 
/*23376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 206:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*23387*/       0, /*End of Scope*/
/*23388*/     /*Scope*/ 22, /*->23411*/
/*23389*/       OPC_CheckChild1Integer, 99|128,2/*355*/, 
/*23392*/       OPC_RecordChild2, // #1 = $src
/*23393*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*23395*/       OPC_EmitMergeInputChains1_0,
/*23396*/       OPC_EmitInteger, MVT::i32, 14, 
/*23399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 355:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23411*/     0, /*End of Scope*/
/*23412*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->23823
/*23416*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23417*/     OPC_Scope, 84|128,2/*340*/, /*->23760*/ // 2 children in Scope
/*23420*/       OPC_RecordChild1, // #1 = $shift
/*23421*/       OPC_CheckChild1Type, MVT::i32,
/*23423*/       OPC_Scope, 19|128,1/*147*/, /*->23573*/ // 2 children in Scope
/*23426*/         OPC_CheckChild2Integer, 1, 
/*23428*/         OPC_CheckChild2Type, MVT::i32,
/*23430*/         OPC_Scope, 33, /*->23465*/ // 2 children in Scope
/*23432*/           OPC_CheckChild3Integer, 1, 
/*23434*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23436*/           OPC_Scope, 13, /*->23451*/ // 2 children in Scope
/*23438*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23441*/             OPC_EmitMergeInputChains1_0,
/*23442*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23451*/           /*Scope*/ 12, /*->23464*/
/*23452*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23455*/             OPC_EmitMergeInputChains1_0,
/*23456*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23464*/           0, /*End of Scope*/
/*23465*/         /*Scope*/ 106, /*->23572*/
/*23466*/           OPC_CheckChild3Integer, 0, 
/*23468*/           OPC_Scope, 15, /*->23485*/ // 4 children in Scope
/*23470*/             OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23472*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23475*/             OPC_EmitMergeInputChains1_0,
/*23476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23485*/           /*Scope*/ 23, /*->23509*/
/*23486*/             OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23488*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23491*/             OPC_EmitMergeInputChains1_0,
/*23492*/             OPC_EmitInteger, MVT::i32, 14, 
/*23495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23498*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23509*/           /*Scope*/ 14, /*->23524*/
/*23510*/             OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*23512*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23515*/             OPC_EmitMergeInputChains1_0,
/*23516*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23524*/           /*Scope*/ 46, /*->23571*/
/*23525*/             OPC_CheckPatternPredicate, 29, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23527*/             OPC_Scope, 20, /*->23549*/ // 2 children in Scope
/*23529*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23532*/               OPC_EmitMergeInputChains1_0,
/*23533*/               OPC_EmitInteger, MVT::i32, 14, 
/*23536*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23539*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23549*/             /*Scope*/ 20, /*->23570*/
/*23550*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23553*/               OPC_EmitMergeInputChains1_0,
/*23554*/               OPC_EmitInteger, MVT::i32, 14, 
/*23557*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23560*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23570*/             0, /*End of Scope*/
/*23571*/           0, /*End of Scope*/
/*23572*/         0, /*End of Scope*/
/*23573*/       /*Scope*/ 56|128,1/*184*/, /*->23759*/
/*23575*/         OPC_CheckChild2Integer, 0, 
/*23577*/         OPC_CheckChild2Type, MVT::i32,
/*23579*/         OPC_Scope, 106, /*->23687*/ // 2 children in Scope
/*23581*/           OPC_CheckChild3Integer, 1, 
/*23583*/           OPC_Scope, 15, /*->23600*/ // 4 children in Scope
/*23585*/             OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23587*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23590*/             OPC_EmitMergeInputChains1_0,
/*23591*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23600*/           /*Scope*/ 23, /*->23624*/
/*23601*/             OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23603*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23606*/             OPC_EmitMergeInputChains1_0,
/*23607*/             OPC_EmitInteger, MVT::i32, 14, 
/*23610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23613*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23624*/           /*Scope*/ 14, /*->23639*/
/*23625*/             OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*23627*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23630*/             OPC_EmitMergeInputChains1_0,
/*23631*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23639*/           /*Scope*/ 46, /*->23686*/
/*23640*/             OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23642*/             OPC_Scope, 20, /*->23664*/ // 2 children in Scope
/*23644*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23647*/               OPC_EmitMergeInputChains1_0,
/*23648*/               OPC_EmitInteger, MVT::i32, 14, 
/*23651*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23654*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23664*/             /*Scope*/ 20, /*->23685*/
/*23665*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23668*/               OPC_EmitMergeInputChains1_0,
/*23669*/               OPC_EmitInteger, MVT::i32, 14, 
/*23672*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23675*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23685*/             0, /*End of Scope*/
/*23686*/           0, /*End of Scope*/
/*23687*/         /*Scope*/ 70, /*->23758*/
/*23688*/           OPC_CheckChild3Integer, 0, 
/*23690*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23692*/           OPC_Scope, 21, /*->23715*/ // 3 children in Scope
/*23694*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23697*/             OPC_EmitMergeInputChains1_0,
/*23698*/             OPC_EmitInteger, MVT::i32, 14, 
/*23701*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23704*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23715*/           /*Scope*/ 20, /*->23736*/
/*23716*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23719*/             OPC_EmitMergeInputChains1_0,
/*23720*/             OPC_EmitInteger, MVT::i32, 14, 
/*23723*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23726*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*23736*/           /*Scope*/ 20, /*->23757*/
/*23737*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23740*/             OPC_EmitMergeInputChains1_0,
/*23741*/             OPC_EmitInteger, MVT::i32, 14, 
/*23744*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23747*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*23757*/           0, /*End of Scope*/
/*23758*/         0, /*End of Scope*/
/*23759*/       0, /*End of Scope*/
/*23760*/     /*Scope*/ 61, /*->23822*/
/*23761*/       OPC_MoveChild, 1,
/*23763*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*23766*/       OPC_RecordChild0, // #1 = $addr
/*23767*/       OPC_MoveChild, 0,
/*23769*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*23772*/       OPC_MoveParent,
/*23773*/       OPC_MoveParent,
/*23774*/       OPC_CheckChild2Integer, 0, 
/*23776*/       OPC_CheckChild2Type, MVT::i32,
/*23778*/       OPC_Scope, 20, /*->23800*/ // 2 children in Scope
/*23780*/         OPC_CheckChild3Integer, 0, 
/*23782*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23784*/         OPC_EmitMergeInputChains1_0,
/*23785*/         OPC_EmitInteger, MVT::i32, 14, 
/*23788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23791*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*23800*/       /*Scope*/ 20, /*->23821*/
/*23801*/         OPC_CheckChild3Integer, 1, 
/*23803*/         OPC_CheckPatternPredicate, 28, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*23805*/         OPC_EmitMergeInputChains1_0,
/*23806*/         OPC_EmitInteger, MVT::i32, 14, 
/*23809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*23821*/       0, /*End of Scope*/
/*23822*/     0, /*End of Scope*/
/*23823*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->25258
/*23827*/     OPC_Scope, 0|128,1/*128*/, /*->23958*/ // 12 children in Scope
/*23830*/       OPC_MoveChild, 0,
/*23832*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->23895
/*23836*/         OPC_RecordChild0, // #0 = $Rn
/*23837*/         OPC_RecordChild1, // #1 = $shift
/*23838*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*23840*/         OPC_CheckType, MVT::i32,
/*23842*/         OPC_MoveParent,
/*23843*/         OPC_CheckChild1Integer, 0, 
/*23845*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23847*/         OPC_Scope, 22, /*->23871*/ // 2 children in Scope
/*23849*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23852*/           OPC_EmitInteger, MVT::i32, 14, 
/*23855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23871*/         /*Scope*/ 22, /*->23894*/
/*23872*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23875*/           OPC_EmitInteger, MVT::i32, 14, 
/*23878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23881*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23894*/         0, /*End of Scope*/
/*23895*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->23957
/*23898*/         OPC_RecordChild0, // #0 = $Rn
/*23899*/         OPC_RecordChild1, // #1 = $shift
/*23900*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*23902*/         OPC_CheckType, MVT::i32,
/*23904*/         OPC_MoveParent,
/*23905*/         OPC_CheckChild1Integer, 0, 
/*23907*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23909*/         OPC_Scope, 22, /*->23933*/ // 2 children in Scope
/*23911*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23914*/           OPC_EmitInteger, MVT::i32, 14, 
/*23917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23920*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23933*/         /*Scope*/ 22, /*->23956*/
/*23934*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23937*/           OPC_EmitInteger, MVT::i32, 14, 
/*23940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23956*/         0, /*End of Scope*/
/*23957*/       0, // EndSwitchOpcode
/*23958*/     /*Scope*/ 36, /*->23995*/
/*23959*/       OPC_RecordChild0, // #0 = $Rn
/*23960*/       OPC_CheckChild0Type, MVT::i32,
/*23962*/       OPC_MoveChild, 1,
/*23964*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23967*/       OPC_CheckChild0Integer, 0, 
/*23969*/       OPC_RecordChild1, // #1 = $shift
/*23970*/       OPC_MoveParent,
/*23971*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23973*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23976*/       OPC_EmitInteger, MVT::i32, 14, 
/*23979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23995*/     /*Scope*/ 2|128,2/*258*/, /*->24255*/
/*23997*/       OPC_MoveChild, 0,
/*23999*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->24034
/*24003*/         OPC_CheckChild0Integer, 0, 
/*24005*/         OPC_RecordChild1, // #0 = $shift
/*24006*/         OPC_CheckType, MVT::i32,
/*24008*/         OPC_MoveParent,
/*24009*/         OPC_RecordChild1, // #1 = $Rn
/*24010*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24012*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*24015*/         OPC_EmitInteger, MVT::i32, 14, 
/*24018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*24034*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->24144
/*24037*/         OPC_RecordChild0, // #0 = $Rn
/*24038*/         OPC_RecordChild1, // #1 = $shift
/*24039*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*24041*/         OPC_CheckType, MVT::i32,
/*24043*/         OPC_MoveParent,
/*24044*/         OPC_CheckChild1Integer, 0, 
/*24046*/         OPC_Scope, 23, /*->24071*/ // 4 children in Scope
/*24048*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24050*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24053*/           OPC_EmitInteger, MVT::i32, 14, 
/*24056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24059*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24071*/         /*Scope*/ 23, /*->24095*/
/*24072*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24074*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24077*/           OPC_EmitInteger, MVT::i32, 14, 
/*24080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24095*/         /*Scope*/ 23, /*->24119*/
/*24096*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24098*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24101*/           OPC_EmitInteger, MVT::i32, 14, 
/*24104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24107*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24119*/         /*Scope*/ 23, /*->24143*/
/*24120*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24122*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24125*/           OPC_EmitInteger, MVT::i32, 14, 
/*24128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24131*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24143*/         0, /*End of Scope*/
/*24144*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->24254
/*24147*/         OPC_RecordChild0, // #0 = $Rn
/*24148*/         OPC_RecordChild1, // #1 = $shift
/*24149*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*24151*/         OPC_CheckType, MVT::i32,
/*24153*/         OPC_MoveParent,
/*24154*/         OPC_CheckChild1Integer, 0, 
/*24156*/         OPC_Scope, 23, /*->24181*/ // 4 children in Scope
/*24158*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24160*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24163*/           OPC_EmitInteger, MVT::i32, 14, 
/*24166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24181*/         /*Scope*/ 23, /*->24205*/
/*24182*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24184*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24187*/           OPC_EmitInteger, MVT::i32, 14, 
/*24190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24193*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24205*/         /*Scope*/ 23, /*->24229*/
/*24206*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24208*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24211*/           OPC_EmitInteger, MVT::i32, 14, 
/*24214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24217*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24229*/         /*Scope*/ 23, /*->24253*/
/*24230*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24232*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24235*/           OPC_EmitInteger, MVT::i32, 14, 
/*24238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24241*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24253*/         0, /*End of Scope*/
/*24254*/       0, // EndSwitchOpcode
/*24255*/     /*Scope*/ 62, /*->24318*/
/*24256*/       OPC_RecordChild0, // #0 = $Rn
/*24257*/       OPC_CheckChild0Type, MVT::i32,
/*24259*/       OPC_MoveChild, 1,
/*24261*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24264*/       OPC_CheckChild0Integer, 0, 
/*24266*/       OPC_RecordChild1, // #1 = $shift
/*24267*/       OPC_MoveParent,
/*24268*/       OPC_Scope, 23, /*->24293*/ // 2 children in Scope
/*24270*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24272*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*24275*/         OPC_EmitInteger, MVT::i32, 14, 
/*24278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24281*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24293*/       /*Scope*/ 23, /*->24317*/
/*24294*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24296*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24299*/         OPC_EmitInteger, MVT::i32, 14, 
/*24302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24317*/       0, /*End of Scope*/
/*24318*/     /*Scope*/ 88|128,1/*216*/, /*->24536*/
/*24320*/       OPC_MoveChild, 0,
/*24322*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->24383
/*24326*/         OPC_CheckChild0Integer, 0, 
/*24328*/         OPC_RecordChild1, // #0 = $shift
/*24329*/         OPC_CheckType, MVT::i32,
/*24331*/         OPC_MoveParent,
/*24332*/         OPC_RecordChild1, // #1 = $Rn
/*24333*/         OPC_Scope, 23, /*->24358*/ // 2 children in Scope
/*24335*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24337*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*24340*/           OPC_EmitInteger, MVT::i32, 14, 
/*24343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*24358*/         /*Scope*/ 23, /*->24382*/
/*24359*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24361*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*24364*/           OPC_EmitInteger, MVT::i32, 14, 
/*24367*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24370*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*24382*/         0, /*End of Scope*/
/*24383*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->24459
/*24386*/         OPC_RecordChild0, // #0 = $Rn
/*24387*/         OPC_RecordChild1, // #1 = $imm
/*24388*/         OPC_MoveChild, 1,
/*24390*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24393*/         OPC_Scope, 31, /*->24426*/ // 2 children in Scope
/*24395*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24397*/           OPC_MoveParent,
/*24398*/           OPC_CheckPredicate, 60, // Predicate_and_su
/*24400*/           OPC_CheckType, MVT::i32,
/*24402*/           OPC_MoveParent,
/*24403*/           OPC_CheckChild1Integer, 0, 
/*24405*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24407*/           OPC_EmitConvertToTarget, 1,
/*24409*/           OPC_EmitInteger, MVT::i32, 14, 
/*24412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24415*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24426*/         /*Scope*/ 31, /*->24458*/
/*24427*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24429*/           OPC_MoveParent,
/*24430*/           OPC_CheckPredicate, 60, // Predicate_and_su
/*24432*/           OPC_CheckType, MVT::i32,
/*24434*/           OPC_MoveParent,
/*24435*/           OPC_CheckChild1Integer, 0, 
/*24437*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24439*/           OPC_EmitConvertToTarget, 1,
/*24441*/           OPC_EmitInteger, MVT::i32, 14, 
/*24444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24458*/         0, /*End of Scope*/
/*24459*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->24535
/*24462*/         OPC_RecordChild0, // #0 = $Rn
/*24463*/         OPC_RecordChild1, // #1 = $imm
/*24464*/         OPC_MoveChild, 1,
/*24466*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24469*/         OPC_Scope, 31, /*->24502*/ // 2 children in Scope
/*24471*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24473*/           OPC_MoveParent,
/*24474*/           OPC_CheckPredicate, 61, // Predicate_xor_su
/*24476*/           OPC_CheckType, MVT::i32,
/*24478*/           OPC_MoveParent,
/*24479*/           OPC_CheckChild1Integer, 0, 
/*24481*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24483*/           OPC_EmitConvertToTarget, 1,
/*24485*/           OPC_EmitInteger, MVT::i32, 14, 
/*24488*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24491*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24502*/         /*Scope*/ 31, /*->24534*/
/*24503*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24505*/           OPC_MoveParent,
/*24506*/           OPC_CheckPredicate, 61, // Predicate_xor_su
/*24508*/           OPC_CheckType, MVT::i32,
/*24510*/           OPC_MoveParent,
/*24511*/           OPC_CheckChild1Integer, 0, 
/*24513*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24515*/           OPC_EmitConvertToTarget, 1,
/*24517*/           OPC_EmitInteger, MVT::i32, 14, 
/*24520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24534*/         0, /*End of Scope*/
/*24535*/       0, // EndSwitchOpcode
/*24536*/     /*Scope*/ 76, /*->24613*/
/*24537*/       OPC_RecordChild0, // #0 = $src
/*24538*/       OPC_CheckChild0Type, MVT::i32,
/*24540*/       OPC_RecordChild1, // #1 = $rhs
/*24541*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24543*/       OPC_Scope, 22, /*->24567*/ // 3 children in Scope
/*24545*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24548*/         OPC_EmitInteger, MVT::i32, 14, 
/*24551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24554*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24567*/       /*Scope*/ 22, /*->24590*/
/*24568*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24571*/         OPC_EmitInteger, MVT::i32, 14, 
/*24574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24590*/       /*Scope*/ 21, /*->24612*/
/*24591*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24594*/         OPC_EmitInteger, MVT::i32, 14, 
/*24597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24612*/       0, /*End of Scope*/
/*24613*/     /*Scope*/ 89, /*->24703*/
/*24614*/       OPC_MoveChild, 0,
/*24616*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->24671
/*24620*/         OPC_RecordChild0, // #0 = $Rn
/*24621*/         OPC_RecordChild1, // #1 = $Rm
/*24622*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*24624*/         OPC_CheckType, MVT::i32,
/*24626*/         OPC_MoveParent,
/*24627*/         OPC_CheckChild1Integer, 0, 
/*24629*/         OPC_Scope, 19, /*->24650*/ // 2 children in Scope
/*24631*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24633*/           OPC_EmitInteger, MVT::i32, 14, 
/*24636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24650*/         /*Scope*/ 19, /*->24670*/
/*24651*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24653*/           OPC_EmitInteger, MVT::i32, 14, 
/*24656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24670*/         0, /*End of Scope*/
/*24671*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->24702
/*24674*/         OPC_RecordChild0, // #0 = $Rn
/*24675*/         OPC_RecordChild1, // #1 = $Rm
/*24676*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*24678*/         OPC_CheckType, MVT::i32,
/*24680*/         OPC_MoveParent,
/*24681*/         OPC_CheckChild1Integer, 0, 
/*24683*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24685*/         OPC_EmitInteger, MVT::i32, 14, 
/*24688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24702*/       0, // EndSwitchOpcode
/*24703*/     /*Scope*/ 27, /*->24731*/
/*24704*/       OPC_RecordChild0, // #0 = $lhs
/*24705*/       OPC_CheckChild0Type, MVT::i32,
/*24707*/       OPC_RecordChild1, // #1 = $rhs
/*24708*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24710*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*24713*/       OPC_EmitInteger, MVT::i32, 14, 
/*24716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24731*/     /*Scope*/ 96, /*->24828*/
/*24732*/       OPC_MoveChild, 0,
/*24734*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->24781
/*24738*/         OPC_RecordChild0, // #0 = $Rn
/*24739*/         OPC_RecordChild1, // #1 = $Rm
/*24740*/         OPC_CheckPredicate, 60, // Predicate_and_su
/*24742*/         OPC_CheckType, MVT::i32,
/*24744*/         OPC_MoveParent,
/*24745*/         OPC_CheckChild1Integer, 0, 
/*24747*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24749*/         OPC_EmitInteger, MVT::i32, 14, 
/*24752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24755*/         OPC_Scope, 11, /*->24768*/ // 2 children in Scope
/*24757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24768*/         /*Scope*/ 11, /*->24780*/
/*24769*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24780*/         0, /*End of Scope*/
/*24781*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->24827
/*24784*/         OPC_RecordChild0, // #0 = $Rn
/*24785*/         OPC_RecordChild1, // #1 = $Rm
/*24786*/         OPC_CheckPredicate, 61, // Predicate_xor_su
/*24788*/         OPC_CheckType, MVT::i32,
/*24790*/         OPC_MoveParent,
/*24791*/         OPC_CheckChild1Integer, 0, 
/*24793*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24795*/         OPC_EmitInteger, MVT::i32, 14, 
/*24798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24801*/         OPC_Scope, 11, /*->24814*/ // 2 children in Scope
/*24803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24814*/         /*Scope*/ 11, /*->24826*/
/*24815*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24826*/         0, /*End of Scope*/
/*24827*/       0, // EndSwitchOpcode
/*24828*/     /*Scope*/ 1|128,1/*129*/, /*->24959*/
/*24830*/       OPC_RecordChild0, // #0 = $rhs
/*24831*/       OPC_CheckChild0Type, MVT::i32,
/*24833*/       OPC_Scope, 51, /*->24886*/ // 2 children in Scope
/*24835*/         OPC_RecordChild1, // #1 = $src
/*24836*/         OPC_Scope, 23, /*->24861*/ // 2 children in Scope
/*24838*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24840*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*24843*/           OPC_EmitInteger, MVT::i32, 14, 
/*24846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24849*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24861*/         /*Scope*/ 23, /*->24885*/
/*24862*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24864*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*24867*/           OPC_EmitInteger, MVT::i32, 14, 
/*24870*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24873*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24885*/         0, /*End of Scope*/
/*24886*/       /*Scope*/ 71, /*->24958*/
/*24887*/         OPC_MoveChild, 1,
/*24889*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24892*/         OPC_CheckChild0Integer, 0, 
/*24894*/         OPC_RecordChild1, // #1 = $Rm
/*24895*/         OPC_MoveParent,
/*24896*/         OPC_Scope, 19, /*->24917*/ // 3 children in Scope
/*24898*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24900*/           OPC_EmitInteger, MVT::i32, 14, 
/*24903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24917*/         /*Scope*/ 19, /*->24937*/
/*24918*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24920*/           OPC_EmitInteger, MVT::i32, 14, 
/*24923*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24926*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24937*/         /*Scope*/ 19, /*->24957*/
/*24938*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24940*/           OPC_EmitInteger, MVT::i32, 14, 
/*24943*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24946*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24957*/         0, /*End of Scope*/
/*24958*/       0, /*End of Scope*/
/*24959*/     /*Scope*/ 74, /*->25034*/
/*24960*/       OPC_MoveChild, 0,
/*24962*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24965*/       OPC_CheckChild0Integer, 0, 
/*24967*/       OPC_RecordChild1, // #0 = $Rm
/*24968*/       OPC_CheckType, MVT::i32,
/*24970*/       OPC_MoveParent,
/*24971*/       OPC_RecordChild1, // #1 = $Rn
/*24972*/       OPC_Scope, 19, /*->24993*/ // 3 children in Scope
/*24974*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24976*/         OPC_EmitInteger, MVT::i32, 14, 
/*24979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24982*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24993*/       /*Scope*/ 19, /*->25013*/
/*24994*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24996*/         OPC_EmitInteger, MVT::i32, 14, 
/*24999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25013*/       /*Scope*/ 19, /*->25033*/
/*25014*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25016*/         OPC_EmitInteger, MVT::i32, 14, 
/*25019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*25033*/       0, /*End of Scope*/
/*25034*/     /*Scope*/ 93|128,1/*221*/, /*->25257*/
/*25036*/       OPC_RecordChild0, // #0 = $src
/*25037*/       OPC_CheckChild0Type, MVT::i32,
/*25039*/       OPC_RecordChild1, // #1 = $imm
/*25040*/       OPC_Scope, 10|128,1/*138*/, /*->25181*/ // 4 children in Scope
/*25043*/         OPC_MoveChild, 1,
/*25045*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25048*/         OPC_Scope, 24, /*->25074*/ // 5 children in Scope
/*25050*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25052*/           OPC_MoveParent,
/*25053*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25055*/           OPC_EmitConvertToTarget, 1,
/*25057*/           OPC_EmitInteger, MVT::i32, 14, 
/*25060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*25074*/         /*Scope*/ 27, /*->25102*/
/*25075*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*25077*/           OPC_MoveParent,
/*25078*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25080*/           OPC_EmitConvertToTarget, 1,
/*25082*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*25085*/           OPC_EmitInteger, MVT::i32, 14, 
/*25088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25091*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*25102*/         /*Scope*/ 24, /*->25127*/
/*25103*/           OPC_CheckPredicate, 59, // Predicate_imm0_255
/*25105*/           OPC_MoveParent,
/*25106*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25108*/           OPC_EmitConvertToTarget, 1,
/*25110*/           OPC_EmitInteger, MVT::i32, 14, 
/*25113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25116*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*25127*/         /*Scope*/ 24, /*->25152*/
/*25128*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25130*/           OPC_MoveParent,
/*25131*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25133*/           OPC_EmitConvertToTarget, 1,
/*25135*/           OPC_EmitInteger, MVT::i32, 14, 
/*25138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25141*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*25152*/         /*Scope*/ 27, /*->25180*/
/*25153*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*25155*/           OPC_MoveParent,
/*25156*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25158*/           OPC_EmitConvertToTarget, 1,
/*25160*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*25163*/           OPC_EmitInteger, MVT::i32, 14, 
/*25166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*25180*/         0, /*End of Scope*/
/*25181*/       /*Scope*/ 19, /*->25201*/
/*25182*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25184*/         OPC_EmitInteger, MVT::i32, 14, 
/*25187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*25201*/       /*Scope*/ 19, /*->25221*/
/*25202*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25204*/         OPC_EmitInteger, MVT::i32, 14, 
/*25207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*25221*/       /*Scope*/ 34, /*->25256*/
/*25222*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25224*/         OPC_EmitInteger, MVT::i32, 14, 
/*25227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25230*/         OPC_Scope, 11, /*->25243*/ // 2 children in Scope
/*25232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25243*/         /*Scope*/ 11, /*->25255*/
/*25244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*25255*/         0, /*End of Scope*/
/*25256*/       0, /*End of Scope*/
/*25257*/     0, /*End of Scope*/
/*25258*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->25912
/*25262*/     OPC_CaptureGlueInput,
/*25263*/     OPC_RecordChild0, // #0 = $false
/*25264*/     OPC_Scope, 47, /*->25313*/ // 3 children in Scope
/*25266*/       OPC_RecordChild1, // #1 = $shift
/*25267*/       OPC_RecordChild2, // #2 = $p
/*25268*/       OPC_CheckType, MVT::i32,
/*25270*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25272*/       OPC_Scope, 19, /*->25293*/ // 2 children in Scope
/*25274*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*25277*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*25280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*25293*/       /*Scope*/ 18, /*->25312*/
/*25294*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*25297*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*25300*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*25312*/       0, /*End of Scope*/
/*25313*/     /*Scope*/ 34|128,1/*162*/, /*->25477*/
/*25315*/       OPC_MoveChild, 1,
/*25317*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->25356
/*25321*/         OPC_RecordChild0, // #1 = $Rm
/*25322*/         OPC_RecordChild1, // #2 = $imm
/*25323*/         OPC_MoveChild, 1,
/*25325*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25328*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*25330*/         OPC_CheckType, MVT::i32,
/*25332*/         OPC_MoveParent,
/*25333*/         OPC_MoveParent,
/*25334*/         OPC_RecordChild2, // #3 = $p
/*25335*/         OPC_CheckType, MVT::i32,
/*25337*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25339*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25342*/         OPC_EmitConvertToTarget, 2,
/*25344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25356*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->25397
/*25359*/         OPC_RecordChild0, // #1 = $Rm
/*25360*/         OPC_RecordChild1, // #2 = $imm
/*25361*/         OPC_MoveChild, 1,
/*25363*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25366*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25368*/         OPC_CheckType, MVT::i32,
/*25370*/         OPC_MoveParent,
/*25371*/         OPC_MoveParent,
/*25372*/         OPC_RecordChild2, // #3 = $p
/*25373*/         OPC_CheckType, MVT::i32,
/*25375*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25377*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25380*/         OPC_EmitConvertToTarget, 2,
/*25382*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25385*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25397*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->25438
/*25400*/         OPC_RecordChild0, // #1 = $Rm
/*25401*/         OPC_RecordChild1, // #2 = $imm
/*25402*/         OPC_MoveChild, 1,
/*25404*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25407*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*25409*/         OPC_CheckType, MVT::i32,
/*25411*/         OPC_MoveParent,
/*25412*/         OPC_MoveParent,
/*25413*/         OPC_RecordChild2, // #3 = $p
/*25414*/         OPC_CheckType, MVT::i32,
/*25416*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25418*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25421*/         OPC_EmitConvertToTarget, 2,
/*25423*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*25426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25438*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->25476
/*25441*/         OPC_RecordChild0, // #1 = $Rm
/*25442*/         OPC_RecordChild1, // #2 = $imm
/*25443*/         OPC_MoveChild, 1,
/*25445*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25448*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*25450*/         OPC_CheckType, MVT::i32,
/*25452*/         OPC_MoveParent,
/*25453*/         OPC_MoveParent,
/*25454*/         OPC_RecordChild2, // #3 = $p
/*25455*/         OPC_CheckType, MVT::i32,
/*25457*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25459*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*25462*/         OPC_EmitConvertToTarget, 2,
/*25464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*25476*/       0, // EndSwitchOpcode
/*25477*/     /*Scope*/ 48|128,3/*432*/, /*->25911*/
/*25479*/       OPC_RecordChild1, // #1 = $imm
/*25480*/       OPC_Scope, 80|128,1/*208*/, /*->25691*/ // 7 children in Scope
/*25483*/         OPC_MoveChild, 1,
/*25485*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25488*/         OPC_Scope, 24, /*->25514*/ // 7 children in Scope
/*25490*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25492*/           OPC_MoveParent,
/*25493*/           OPC_RecordChild2, // #2 = $p
/*25494*/           OPC_CheckType, MVT::i32,
/*25496*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25498*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25501*/           OPC_EmitConvertToTarget, 1,
/*25503*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25514*/         /*Scope*/ 24, /*->25539*/
/*25515*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25517*/           OPC_MoveParent,
/*25518*/           OPC_RecordChild2, // #2 = $p
/*25519*/           OPC_CheckType, MVT::i32,
/*25521*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25523*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25526*/           OPC_EmitConvertToTarget, 1,
/*25528*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25539*/         /*Scope*/ 27, /*->25567*/
/*25540*/           OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*25542*/           OPC_MoveParent,
/*25543*/           OPC_RecordChild2, // #2 = $p
/*25544*/           OPC_CheckType, MVT::i32,
/*25546*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25548*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25551*/           OPC_EmitConvertToTarget, 1,
/*25553*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25567*/         /*Scope*/ 24, /*->25592*/
/*25568*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25570*/           OPC_MoveParent,
/*25571*/           OPC_RecordChild2, // #2 = $p
/*25572*/           OPC_CheckType, MVT::i32,
/*25574*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25576*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25579*/           OPC_EmitConvertToTarget, 1,
/*25581*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25592*/         /*Scope*/ 24, /*->25617*/
/*25593*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25595*/           OPC_MoveParent,
/*25596*/           OPC_RecordChild2, // #2 = $p
/*25597*/           OPC_CheckType, MVT::i32,
/*25599*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25601*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25604*/           OPC_EmitConvertToTarget, 1,
/*25606*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25617*/         /*Scope*/ 27, /*->25645*/
/*25618*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25620*/           OPC_MoveParent,
/*25621*/           OPC_RecordChild2, // #2 = $p
/*25622*/           OPC_CheckType, MVT::i32,
/*25624*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25626*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25629*/           OPC_EmitConvertToTarget, 1,
/*25631*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25634*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25645*/         /*Scope*/ 44, /*->25690*/
/*25646*/           OPC_MoveParent,
/*25647*/           OPC_RecordChild2, // #2 = $p
/*25648*/           OPC_CheckType, MVT::i32,
/*25650*/           OPC_Scope, 18, /*->25670*/ // 2 children in Scope
/*25652*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*25654*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25657*/             OPC_EmitConvertToTarget, 1,
/*25659*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25670*/           /*Scope*/ 18, /*->25689*/
/*25671*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25673*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25676*/             OPC_EmitConvertToTarget, 1,
/*25678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25689*/           0, /*End of Scope*/
/*25690*/         0, /*End of Scope*/
/*25691*/       /*Scope*/ 54, /*->25746*/
/*25692*/         OPC_RecordChild2, // #2 = $p
/*25693*/         OPC_CheckType, MVT::i32,
/*25695*/         OPC_Scope, 16, /*->25713*/ // 3 children in Scope
/*25697*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25699*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25713*/         /*Scope*/ 16, /*->25730*/
/*25714*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25716*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25719*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*25730*/         /*Scope*/ 14, /*->25745*/
/*25731*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*25745*/         0, /*End of Scope*/
/*25746*/       /*Scope*/ 30, /*->25777*/
/*25747*/         OPC_CheckChild2Integer, 12, 
/*25749*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25763
/*25752*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25754*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25763*/         /*SwitchType*/ 11, MVT::f64,// ->25776
/*25765*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25776*/         0, // EndSwitchType
/*25777*/       /*Scope*/ 30, /*->25808*/
/*25778*/         OPC_CheckChild2Integer, 10, 
/*25780*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25794
/*25783*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25785*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25794*/         /*SwitchType*/ 11, MVT::f64,// ->25807
/*25796*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25798*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25807*/         0, // EndSwitchType
/*25808*/       /*Scope*/ 30, /*->25839*/
/*25809*/         OPC_CheckChild2Integer, 0, 
/*25811*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25825
/*25814*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25825*/         /*SwitchType*/ 11, MVT::f64,// ->25838
/*25827*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25829*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25838*/         0, // EndSwitchType
/*25839*/       /*Scope*/ 30, /*->25870*/
/*25840*/         OPC_CheckChild2Integer, 6, 
/*25842*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->25856
/*25845*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*25847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25856*/         /*SwitchType*/ 11, MVT::f64,// ->25869
/*25858*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*25860*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25869*/         0, // EndSwitchType
/*25870*/       /*Scope*/ 39, /*->25910*/
/*25871*/         OPC_RecordChild2, // #2 = $p
/*25872*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->25891
/*25875*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*25877*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25880*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*25891*/         /*SwitchType*/ 16, MVT::f32,// ->25909
/*25893*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25895*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*25909*/         0, // EndSwitchType
/*25910*/       0, /*End of Scope*/
/*25911*/     0, /*End of Scope*/
/*25912*/   /*SwitchOpcode*/ 97|128,53/*6881*/, TARGET_VAL(ISD::LOAD),// ->32797
/*25916*/     OPC_RecordMemRef,
/*25917*/     OPC_RecordNode, // #0 = 'ld' chained node
/*25918*/     OPC_Scope, 74|128,1/*202*/, /*->26123*/ // 5 children in Scope
/*25921*/       OPC_RecordChild1, // #1 = $addr
/*25922*/       OPC_CheckChild1Type, MVT::i32,
/*25924*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*25926*/       OPC_CheckType, MVT::i32,
/*25928*/       OPC_Scope, 25, /*->25955*/ // 3 children in Scope
/*25930*/         OPC_CheckPredicate, 63, // Predicate_load
/*25932*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25934*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25937*/         OPC_EmitMergeInputChains1_0,
/*25938*/         OPC_EmitInteger, MVT::i32, 14, 
/*25941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*25955*/       /*Scope*/ 56, /*->26012*/
/*25956*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*25958*/         OPC_Scope, 25, /*->25985*/ // 2 children in Scope
/*25960*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*25962*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25964*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25967*/           OPC_EmitMergeInputChains1_0,
/*25968*/           OPC_EmitInteger, MVT::i32, 14, 
/*25971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25974*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25985*/         /*Scope*/ 25, /*->26011*/
/*25986*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*25988*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25990*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25993*/           OPC_EmitMergeInputChains1_0,
/*25994*/           OPC_EmitInteger, MVT::i32, 14, 
/*25997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26000*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26011*/         0, /*End of Scope*/
/*26012*/       /*Scope*/ 109, /*->26122*/
/*26013*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26015*/         OPC_Scope, 25, /*->26042*/ // 3 children in Scope
/*26017*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26019*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26021*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26024*/           OPC_EmitMergeInputChains1_0,
/*26025*/           OPC_EmitInteger, MVT::i32, 14, 
/*26028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26031*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*26042*/         /*Scope*/ 52, /*->26095*/
/*26043*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26045*/           OPC_Scope, 23, /*->26070*/ // 2 children in Scope
/*26047*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26049*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26052*/             OPC_EmitMergeInputChains1_0,
/*26053*/             OPC_EmitInteger, MVT::i32, 14, 
/*26056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26059*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*26070*/           /*Scope*/ 23, /*->26094*/
/*26071*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26073*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26076*/             OPC_EmitMergeInputChains1_0,
/*26077*/             OPC_EmitInteger, MVT::i32, 14, 
/*26080*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26083*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*26094*/           0, /*End of Scope*/
/*26095*/         /*Scope*/ 25, /*->26121*/
/*26096*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26098*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26100*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26103*/           OPC_EmitMergeInputChains1_0,
/*26104*/           OPC_EmitInteger, MVT::i32, 14, 
/*26107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26110*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*26121*/         0, /*End of Scope*/
/*26122*/       0, /*End of Scope*/
/*26123*/     /*Scope*/ 83, /*->26207*/
/*26124*/       OPC_MoveChild, 1,
/*26126*/       OPC_SwitchOpcode /*2 cases */, 40, TARGET_VAL(ARMISD::WrapperPIC),// ->26170
/*26130*/         OPC_RecordChild0, // #1 = $addr
/*26131*/         OPC_MoveChild, 0,
/*26133*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*26136*/         OPC_MoveParent,
/*26137*/         OPC_MoveParent,
/*26138*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26140*/         OPC_CheckPredicate, 63, // Predicate_load
/*26142*/         OPC_CheckType, MVT::i32,
/*26144*/         OPC_Scope, 11, /*->26157*/ // 2 children in Scope
/*26146*/           OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*26148*/           OPC_EmitMergeInputChains1_0,
/*26149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26157*/         /*Scope*/ 11, /*->26169*/
/*26158*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*26160*/           OPC_EmitMergeInputChains1_0,
/*26161*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*26169*/         0, /*End of Scope*/
/*26170*/       /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::Wrapper),// ->26206
/*26173*/         OPC_RecordChild0, // #1 = $addr
/*26174*/         OPC_MoveChild, 0,
/*26176*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*26179*/         OPC_MoveParent,
/*26180*/         OPC_MoveParent,
/*26181*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26183*/         OPC_CheckPredicate, 63, // Predicate_load
/*26185*/         OPC_CheckType, MVT::i32,
/*26187*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26189*/         OPC_EmitMergeInputChains1_0,
/*26190*/         OPC_EmitInteger, MVT::i32, 14, 
/*26193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*26206*/       0, // EndSwitchOpcode
/*26207*/     /*Scope*/ 110|128,16/*2158*/, /*->28367*/
/*26209*/       OPC_RecordChild1, // #1 = $shift
/*26210*/       OPC_CheckChild1Type, MVT::i32,
/*26212*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*26214*/       OPC_CheckType, MVT::i32,
/*26216*/       OPC_Scope, 26, /*->26244*/ // 22 children in Scope
/*26218*/         OPC_CheckPredicate, 63, // Predicate_load
/*26220*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26222*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26225*/         OPC_EmitMergeInputChains1_0,
/*26226*/         OPC_EmitInteger, MVT::i32, 14, 
/*26229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*26244*/       /*Scope*/ 58, /*->26303*/
/*26245*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26247*/         OPC_Scope, 26, /*->26275*/ // 2 children in Scope
/*26249*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26251*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26253*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*26256*/           OPC_EmitMergeInputChains1_0,
/*26257*/           OPC_EmitInteger, MVT::i32, 14, 
/*26260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*26275*/         /*Scope*/ 26, /*->26302*/
/*26276*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26278*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26280*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26283*/           OPC_EmitMergeInputChains1_0,
/*26284*/           OPC_EmitInteger, MVT::i32, 14, 
/*26287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26290*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26302*/         0, /*End of Scope*/
/*26303*/       /*Scope*/ 58, /*->26362*/
/*26304*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26306*/         OPC_Scope, 26, /*->26334*/ // 2 children in Scope
/*26308*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26310*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26312*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26315*/           OPC_EmitMergeInputChains1_0,
/*26316*/           OPC_EmitInteger, MVT::i32, 14, 
/*26319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26322*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*26334*/         /*Scope*/ 26, /*->26361*/
/*26335*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26337*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26339*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26342*/           OPC_EmitMergeInputChains1_0,
/*26343*/           OPC_EmitInteger, MVT::i32, 14, 
/*26346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26349*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*26361*/         0, /*End of Scope*/
/*26362*/       /*Scope*/ 28, /*->26391*/
/*26363*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26365*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26367*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26369*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26372*/         OPC_EmitMergeInputChains1_0,
/*26373*/         OPC_EmitInteger, MVT::i32, 14, 
/*26376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26391*/       /*Scope*/ 85, /*->26477*/
/*26392*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26394*/         OPC_Scope, 26, /*->26422*/ // 3 children in Scope
/*26396*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26398*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26400*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26403*/           OPC_EmitMergeInputChains1_0,
/*26404*/           OPC_EmitInteger, MVT::i32, 14, 
/*26407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26410*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26422*/         /*Scope*/ 26, /*->26449*/
/*26423*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26425*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26427*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*26430*/           OPC_EmitMergeInputChains1_0,
/*26431*/           OPC_EmitInteger, MVT::i32, 14, 
/*26434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*26449*/         /*Scope*/ 26, /*->26476*/
/*26450*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26452*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26454*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*26457*/           OPC_EmitMergeInputChains1_0,
/*26458*/           OPC_EmitInteger, MVT::i32, 14, 
/*26461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26464*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*26476*/         0, /*End of Scope*/
/*26477*/       /*Scope*/ 26, /*->26504*/
/*26478*/         OPC_CheckPredicate, 63, // Predicate_load
/*26480*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26482*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26485*/         OPC_EmitMergeInputChains1_0,
/*26486*/         OPC_EmitInteger, MVT::i32, 14, 
/*26489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*26504*/       /*Scope*/ 58, /*->26563*/
/*26505*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26507*/         OPC_Scope, 26, /*->26535*/ // 2 children in Scope
/*26509*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*26511*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26513*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26516*/           OPC_EmitMergeInputChains1_0,
/*26517*/           OPC_EmitInteger, MVT::i32, 14, 
/*26520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26523*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26535*/         /*Scope*/ 26, /*->26562*/
/*26536*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26538*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26540*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26543*/           OPC_EmitMergeInputChains1_0,
/*26544*/           OPC_EmitInteger, MVT::i32, 14, 
/*26547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26562*/         0, /*End of Scope*/
/*26563*/       /*Scope*/ 58, /*->26622*/
/*26564*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*26566*/         OPC_Scope, 26, /*->26594*/ // 2 children in Scope
/*26568*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*26570*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26572*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26575*/           OPC_EmitMergeInputChains1_0,
/*26576*/           OPC_EmitInteger, MVT::i32, 14, 
/*26579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26582*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26594*/         /*Scope*/ 26, /*->26621*/
/*26595*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*26597*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26599*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26602*/           OPC_EmitMergeInputChains1_0,
/*26603*/           OPC_EmitInteger, MVT::i32, 14, 
/*26606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26609*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26621*/         0, /*End of Scope*/
/*26622*/       /*Scope*/ 28, /*->26651*/
/*26623*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26625*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26627*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26629*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26632*/         OPC_EmitMergeInputChains1_0,
/*26633*/         OPC_EmitInteger, MVT::i32, 14, 
/*26636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26651*/       /*Scope*/ 85, /*->26737*/
/*26652*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26654*/         OPC_Scope, 26, /*->26682*/ // 3 children in Scope
/*26656*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26658*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26660*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26663*/           OPC_EmitMergeInputChains1_0,
/*26664*/           OPC_EmitInteger, MVT::i32, 14, 
/*26667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26670*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26682*/         /*Scope*/ 26, /*->26709*/
/*26683*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26685*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26687*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26690*/           OPC_EmitMergeInputChains1_0,
/*26691*/           OPC_EmitInteger, MVT::i32, 14, 
/*26694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26697*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26709*/         /*Scope*/ 26, /*->26736*/
/*26710*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26712*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26714*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26717*/           OPC_EmitMergeInputChains1_0,
/*26718*/           OPC_EmitInteger, MVT::i32, 14, 
/*26721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26724*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26736*/         0, /*End of Scope*/
/*26737*/       /*Scope*/ 25, /*->26763*/
/*26738*/         OPC_CheckPredicate, 63, // Predicate_load
/*26740*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26742*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26745*/         OPC_EmitMergeInputChains1_0,
/*26746*/         OPC_EmitInteger, MVT::i32, 14, 
/*26749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*26763*/       /*Scope*/ 56, /*->26820*/
/*26764*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*26766*/         OPC_Scope, 25, /*->26793*/ // 2 children in Scope
/*26768*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*26770*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26772*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26775*/           OPC_EmitMergeInputChains1_0,
/*26776*/           OPC_EmitInteger, MVT::i32, 14, 
/*26779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26793*/         /*Scope*/ 25, /*->26819*/
/*26794*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*26796*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26798*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26801*/           OPC_EmitMergeInputChains1_0,
/*26802*/           OPC_EmitInteger, MVT::i32, 14, 
/*26805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26808*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26819*/         0, /*End of Scope*/
/*26820*/       /*Scope*/ 107, /*->26928*/
/*26821*/         OPC_CheckPredicate, 32, // Predicate_extload
/*26823*/         OPC_Scope, 25, /*->26850*/ // 3 children in Scope
/*26825*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*26827*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26829*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26832*/           OPC_EmitMergeInputChains1_0,
/*26833*/           OPC_EmitInteger, MVT::i32, 14, 
/*26836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26839*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26850*/         /*Scope*/ 50, /*->26901*/
/*26851*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*26853*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26855*/           OPC_Scope, 21, /*->26878*/ // 2 children in Scope
/*26857*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26860*/             OPC_EmitMergeInputChains1_0,
/*26861*/             OPC_EmitInteger, MVT::i32, 14, 
/*26864*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26867*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26878*/           /*Scope*/ 21, /*->26900*/
/*26879*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26882*/             OPC_EmitMergeInputChains1_0,
/*26883*/             OPC_EmitInteger, MVT::i32, 14, 
/*26886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26900*/           0, /*End of Scope*/
/*26901*/         /*Scope*/ 25, /*->26927*/
/*26902*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*26904*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26906*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26909*/           OPC_EmitMergeInputChains1_0,
/*26910*/           OPC_EmitInteger, MVT::i32, 14, 
/*26913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26927*/         0, /*End of Scope*/
/*26928*/       /*Scope*/ 72, /*->27001*/
/*26929*/         OPC_CheckPredicate, 63, // Predicate_load
/*26931*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26933*/         OPC_Scope, 21, /*->26956*/ // 3 children in Scope
/*26935*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26938*/           OPC_EmitMergeInputChains1_0,
/*26939*/           OPC_EmitInteger, MVT::i32, 14, 
/*26942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26956*/         /*Scope*/ 21, /*->26978*/
/*26957*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*26960*/           OPC_EmitMergeInputChains1_0,
/*26961*/           OPC_EmitInteger, MVT::i32, 14, 
/*26964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*26978*/         /*Scope*/ 21, /*->27000*/
/*26979*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26982*/           OPC_EmitMergeInputChains1_0,
/*26983*/           OPC_EmitInteger, MVT::i32, 14, 
/*26986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*27000*/         0, /*End of Scope*/
/*27001*/       /*Scope*/ 29|128,1/*157*/, /*->27160*/
/*27003*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27005*/         OPC_Scope, 50, /*->27057*/ // 3 children in Scope
/*27007*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27009*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27011*/           OPC_Scope, 21, /*->27034*/ // 2 children in Scope
/*27013*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27016*/             OPC_EmitMergeInputChains1_0,
/*27017*/             OPC_EmitInteger, MVT::i32, 14, 
/*27020*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27023*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27034*/           /*Scope*/ 21, /*->27056*/
/*27035*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27038*/             OPC_EmitMergeInputChains1_0,
/*27039*/             OPC_EmitInteger, MVT::i32, 14, 
/*27042*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27045*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27056*/           0, /*End of Scope*/
/*27057*/         /*Scope*/ 50, /*->27108*/
/*27058*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27060*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27062*/           OPC_Scope, 21, /*->27085*/ // 2 children in Scope
/*27064*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27067*/             OPC_EmitMergeInputChains1_0,
/*27068*/             OPC_EmitInteger, MVT::i32, 14, 
/*27071*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27074*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27085*/           /*Scope*/ 21, /*->27107*/
/*27086*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27089*/             OPC_EmitMergeInputChains1_0,
/*27090*/             OPC_EmitInteger, MVT::i32, 14, 
/*27093*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27096*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*27107*/           0, /*End of Scope*/
/*27108*/         /*Scope*/ 50, /*->27159*/
/*27109*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27111*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27113*/           OPC_Scope, 21, /*->27136*/ // 2 children in Scope
/*27115*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27118*/             OPC_EmitMergeInputChains1_0,
/*27119*/             OPC_EmitInteger, MVT::i32, 14, 
/*27122*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27125*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27136*/           /*Scope*/ 21, /*->27158*/
/*27137*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27140*/             OPC_EmitMergeInputChains1_0,
/*27141*/             OPC_EmitInteger, MVT::i32, 14, 
/*27144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27158*/           0, /*End of Scope*/
/*27159*/         0, /*End of Scope*/
/*27160*/       /*Scope*/ 107|128,1/*235*/, /*->27397*/
/*27162*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27164*/         OPC_Scope, 25, /*->27191*/ // 6 children in Scope
/*27166*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27168*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian())
/*27170*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27173*/           OPC_EmitMergeInputChains1_0,
/*27174*/           OPC_EmitInteger, MVT::i32, 14, 
/*27177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27180*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27191*/         /*Scope*/ 25, /*->27217*/
/*27192*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27194*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian())
/*27196*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27199*/           OPC_EmitMergeInputChains1_0,
/*27200*/           OPC_EmitInteger, MVT::i32, 14, 
/*27203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27217*/         /*Scope*/ 25, /*->27243*/
/*27218*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27220*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian())
/*27222*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*27225*/           OPC_EmitMergeInputChains1_0,
/*27226*/           OPC_EmitInteger, MVT::i32, 14, 
/*27229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*27243*/         /*Scope*/ 50, /*->27294*/
/*27244*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27246*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27248*/           OPC_Scope, 21, /*->27271*/ // 2 children in Scope
/*27250*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27253*/             OPC_EmitMergeInputChains1_0,
/*27254*/             OPC_EmitInteger, MVT::i32, 14, 
/*27257*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27260*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27271*/           /*Scope*/ 21, /*->27293*/
/*27272*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27275*/             OPC_EmitMergeInputChains1_0,
/*27276*/             OPC_EmitInteger, MVT::i32, 14, 
/*27279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27282*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27293*/           0, /*End of Scope*/
/*27294*/         /*Scope*/ 50, /*->27345*/
/*27295*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27297*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27299*/           OPC_Scope, 21, /*->27322*/ // 2 children in Scope
/*27301*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27304*/             OPC_EmitMergeInputChains1_0,
/*27305*/             OPC_EmitInteger, MVT::i32, 14, 
/*27308*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27311*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*27322*/           /*Scope*/ 21, /*->27344*/
/*27323*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27326*/             OPC_EmitMergeInputChains1_0,
/*27327*/             OPC_EmitInteger, MVT::i32, 14, 
/*27330*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27333*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*27344*/           0, /*End of Scope*/
/*27345*/         /*Scope*/ 50, /*->27396*/
/*27346*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27348*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27350*/           OPC_Scope, 21, /*->27373*/ // 2 children in Scope
/*27352*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27355*/             OPC_EmitMergeInputChains1_0,
/*27356*/             OPC_EmitInteger, MVT::i32, 14, 
/*27359*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27362*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*27373*/           /*Scope*/ 21, /*->27395*/
/*27374*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27377*/             OPC_EmitMergeInputChains1_0,
/*27378*/             OPC_EmitInteger, MVT::i32, 14, 
/*27381*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27384*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*27395*/           0, /*End of Scope*/
/*27396*/         0, /*End of Scope*/
/*27397*/       /*Scope*/ 50, /*->27448*/
/*27398*/         OPC_CheckPredicate, 63, // Predicate_load
/*27400*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27402*/         OPC_Scope, 21, /*->27425*/ // 2 children in Scope
/*27404*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27407*/           OPC_EmitMergeInputChains1_0,
/*27408*/           OPC_EmitInteger, MVT::i32, 14, 
/*27411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27414*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*27425*/         /*Scope*/ 21, /*->27447*/
/*27426*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27429*/           OPC_EmitMergeInputChains1_0,
/*27430*/           OPC_EmitInteger, MVT::i32, 14, 
/*27433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27436*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*27447*/         0, /*End of Scope*/
/*27448*/       /*Scope*/ 106, /*->27555*/
/*27449*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27451*/         OPC_Scope, 50, /*->27503*/ // 2 children in Scope
/*27453*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*27455*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27457*/           OPC_Scope, 21, /*->27480*/ // 2 children in Scope
/*27459*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27462*/             OPC_EmitMergeInputChains1_0,
/*27463*/             OPC_EmitInteger, MVT::i32, 14, 
/*27466*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27469*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27480*/           /*Scope*/ 21, /*->27502*/
/*27481*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27484*/             OPC_EmitMergeInputChains1_0,
/*27485*/             OPC_EmitInteger, MVT::i32, 14, 
/*27488*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27491*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27502*/           0, /*End of Scope*/
/*27503*/         /*Scope*/ 50, /*->27554*/
/*27504*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*27506*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27508*/           OPC_Scope, 21, /*->27531*/ // 2 children in Scope
/*27510*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27513*/             OPC_EmitMergeInputChains1_0,
/*27514*/             OPC_EmitInteger, MVT::i32, 14, 
/*27517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27520*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27531*/           /*Scope*/ 21, /*->27553*/
/*27532*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27535*/             OPC_EmitMergeInputChains1_0,
/*27536*/             OPC_EmitInteger, MVT::i32, 14, 
/*27539*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27542*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27553*/           0, /*End of Scope*/
/*27554*/         0, /*End of Scope*/
/*27555*/       /*Scope*/ 106, /*->27662*/
/*27556*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27558*/         OPC_Scope, 50, /*->27610*/ // 2 children in Scope
/*27560*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*27562*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27564*/           OPC_Scope, 21, /*->27587*/ // 2 children in Scope
/*27566*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27569*/             OPC_EmitMergeInputChains1_0,
/*27570*/             OPC_EmitInteger, MVT::i32, 14, 
/*27573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27576*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27587*/           /*Scope*/ 21, /*->27609*/
/*27588*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27591*/             OPC_EmitMergeInputChains1_0,
/*27592*/             OPC_EmitInteger, MVT::i32, 14, 
/*27595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27598*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27609*/           0, /*End of Scope*/
/*27610*/         /*Scope*/ 50, /*->27661*/
/*27611*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*27613*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27615*/           OPC_Scope, 21, /*->27638*/ // 2 children in Scope
/*27617*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27620*/             OPC_EmitMergeInputChains1_0,
/*27621*/             OPC_EmitInteger, MVT::i32, 14, 
/*27624*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27627*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27638*/           /*Scope*/ 21, /*->27660*/
/*27639*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27642*/             OPC_EmitMergeInputChains1_0,
/*27643*/             OPC_EmitInteger, MVT::i32, 14, 
/*27646*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27649*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27660*/           0, /*End of Scope*/
/*27661*/         0, /*End of Scope*/
/*27662*/       /*Scope*/ 52, /*->27715*/
/*27663*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*27665*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*27667*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27669*/         OPC_Scope, 21, /*->27692*/ // 2 children in Scope
/*27671*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27674*/           OPC_EmitMergeInputChains1_0,
/*27675*/           OPC_EmitInteger, MVT::i32, 14, 
/*27678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27692*/         /*Scope*/ 21, /*->27714*/
/*27693*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27696*/           OPC_EmitMergeInputChains1_0,
/*27697*/           OPC_EmitInteger, MVT::i32, 14, 
/*27700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27703*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27714*/         0, /*End of Scope*/
/*27715*/       /*Scope*/ 29|128,1/*157*/, /*->27874*/
/*27717*/         OPC_CheckPredicate, 32, // Predicate_extload
/*27719*/         OPC_Scope, 50, /*->27771*/ // 3 children in Scope
/*27721*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*27723*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27725*/           OPC_Scope, 21, /*->27748*/ // 2 children in Scope
/*27727*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27730*/             OPC_EmitMergeInputChains1_0,
/*27731*/             OPC_EmitInteger, MVT::i32, 14, 
/*27734*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27737*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27748*/           /*Scope*/ 21, /*->27770*/
/*27749*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27752*/             OPC_EmitMergeInputChains1_0,
/*27753*/             OPC_EmitInteger, MVT::i32, 14, 
/*27756*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27759*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27770*/           0, /*End of Scope*/
/*27771*/         /*Scope*/ 50, /*->27822*/
/*27772*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*27774*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27776*/           OPC_Scope, 21, /*->27799*/ // 2 children in Scope
/*27778*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27781*/             OPC_EmitMergeInputChains1_0,
/*27782*/             OPC_EmitInteger, MVT::i32, 14, 
/*27785*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27788*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27799*/           /*Scope*/ 21, /*->27821*/
/*27800*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27803*/             OPC_EmitMergeInputChains1_0,
/*27804*/             OPC_EmitInteger, MVT::i32, 14, 
/*27807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27810*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27821*/           0, /*End of Scope*/
/*27822*/         /*Scope*/ 50, /*->27873*/
/*27823*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*27825*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27827*/           OPC_Scope, 21, /*->27850*/ // 2 children in Scope
/*27829*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27832*/             OPC_EmitMergeInputChains1_0,
/*27833*/             OPC_EmitInteger, MVT::i32, 14, 
/*27836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27850*/           /*Scope*/ 21, /*->27872*/
/*27851*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27854*/             OPC_EmitMergeInputChains1_0,
/*27855*/             OPC_EmitInteger, MVT::i32, 14, 
/*27858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27861*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27872*/           0, /*End of Scope*/
/*27873*/         0, /*End of Scope*/
/*27874*/       /*Scope*/ 106|128,3/*490*/, /*->28366*/
/*27876*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*27878*/         OPC_Scope, 88, /*->27968*/ // 4 children in Scope
/*27880*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*27882*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27884*/           OPC_Scope, 40, /*->27926*/ // 2 children in Scope
/*27886*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27889*/             OPC_EmitMergeInputChains1_0,
/*27890*/             OPC_EmitInteger, MVT::i32, 14, 
/*27893*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27896*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27907*/             OPC_EmitInteger, MVT::i32, 14, 
/*27910*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27913*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27923*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*27926*/           /*Scope*/ 40, /*->27967*/
/*27927*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27930*/             OPC_EmitMergeInputChains1_0,
/*27931*/             OPC_EmitInteger, MVT::i32, 14, 
/*27934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27937*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27948*/             OPC_EmitInteger, MVT::i32, 14, 
/*27951*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27954*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27964*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*27967*/           0, /*End of Scope*/
/*27968*/         /*Scope*/ 88, /*->28057*/
/*27969*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*27971*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27973*/           OPC_Scope, 40, /*->28015*/ // 2 children in Scope
/*27975*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27978*/             OPC_EmitMergeInputChains1_0,
/*27979*/             OPC_EmitInteger, MVT::i32, 14, 
/*27982*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27985*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27996*/             OPC_EmitInteger, MVT::i32, 14, 
/*27999*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28002*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28012*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*28015*/           /*Scope*/ 40, /*->28056*/
/*28016*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28019*/             OPC_EmitMergeInputChains1_0,
/*28020*/             OPC_EmitInteger, MVT::i32, 14, 
/*28023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28026*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28037*/             OPC_EmitInteger, MVT::i32, 14, 
/*28040*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28043*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28053*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*28056*/           0, /*End of Scope*/
/*28057*/         /*Scope*/ 24|128,1/*152*/, /*->28211*/
/*28059*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28061*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28063*/           OPC_Scope, 72, /*->28137*/ // 2 children in Scope
/*28065*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28068*/             OPC_EmitMergeInputChains1_0,
/*28069*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28072*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28075*/             OPC_EmitInteger, MVT::i32, 14, 
/*28078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28081*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28092*/             OPC_EmitInteger, MVT::i32, 24, 
/*28095*/             OPC_EmitInteger, MVT::i32, 14, 
/*28098*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28101*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28113*/             OPC_EmitInteger, MVT::i32, 24, 
/*28116*/             OPC_EmitInteger, MVT::i32, 14, 
/*28119*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28122*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28134*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*28137*/           /*Scope*/ 72, /*->28210*/
/*28138*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28141*/             OPC_EmitMergeInputChains1_0,
/*28142*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28145*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28148*/             OPC_EmitInteger, MVT::i32, 14, 
/*28151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28154*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28165*/             OPC_EmitInteger, MVT::i32, 24, 
/*28168*/             OPC_EmitInteger, MVT::i32, 14, 
/*28171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28174*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28186*/             OPC_EmitInteger, MVT::i32, 24, 
/*28189*/             OPC_EmitInteger, MVT::i32, 14, 
/*28192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28195*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28207*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*28210*/           0, /*End of Scope*/
/*28211*/         /*Scope*/ 24|128,1/*152*/, /*->28365*/
/*28213*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28215*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28217*/           OPC_Scope, 72, /*->28291*/ // 2 children in Scope
/*28219*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28222*/             OPC_EmitMergeInputChains1_0,
/*28223*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28226*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28229*/             OPC_EmitInteger, MVT::i32, 14, 
/*28232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28235*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28246*/             OPC_EmitInteger, MVT::i32, 16, 
/*28249*/             OPC_EmitInteger, MVT::i32, 14, 
/*28252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28255*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28267*/             OPC_EmitInteger, MVT::i32, 16, 
/*28270*/             OPC_EmitInteger, MVT::i32, 14, 
/*28273*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28276*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28288*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*28291*/           /*Scope*/ 72, /*->28364*/
/*28292*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28295*/             OPC_EmitMergeInputChains1_0,
/*28296*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28299*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28302*/             OPC_EmitInteger, MVT::i32, 14, 
/*28305*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28308*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*28319*/             OPC_EmitInteger, MVT::i32, 16, 
/*28322*/             OPC_EmitInteger, MVT::i32, 14, 
/*28325*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28328*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*28340*/             OPC_EmitInteger, MVT::i32, 16, 
/*28343*/             OPC_EmitInteger, MVT::i32, 14, 
/*28346*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28349*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*28361*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*28364*/           0, /*End of Scope*/
/*28365*/         0, /*End of Scope*/
/*28366*/       0, /*End of Scope*/
/*28367*/     /*Scope*/ 106|128,1/*234*/, /*->28603*/
/*28369*/       OPC_MoveChild, 1,
/*28371*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*28374*/       OPC_RecordChild0, // #1 = $addr
/*28375*/       OPC_MoveChild, 0,
/*28377*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*28380*/       OPC_MoveParent,
/*28381*/       OPC_MoveParent,
/*28382*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28384*/       OPC_CheckType, MVT::i32,
/*28386*/       OPC_Scope, 21, /*->28409*/ // 5 children in Scope
/*28388*/         OPC_CheckPredicate, 63, // Predicate_load
/*28390*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28392*/         OPC_EmitMergeInputChains1_0,
/*28393*/         OPC_EmitInteger, MVT::i32, 14, 
/*28396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*28409*/       /*Scope*/ 48, /*->28458*/
/*28410*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28412*/         OPC_Scope, 21, /*->28435*/ // 2 children in Scope
/*28414*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28416*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28418*/           OPC_EmitMergeInputChains1_0,
/*28419*/           OPC_EmitInteger, MVT::i32, 14, 
/*28422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28435*/         /*Scope*/ 21, /*->28457*/
/*28436*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28438*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28440*/           OPC_EmitMergeInputChains1_0,
/*28441*/           OPC_EmitInteger, MVT::i32, 14, 
/*28444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28457*/         0, /*End of Scope*/
/*28458*/       /*Scope*/ 48, /*->28507*/
/*28459*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28461*/         OPC_Scope, 21, /*->28484*/ // 2 children in Scope
/*28463*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28465*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28467*/           OPC_EmitMergeInputChains1_0,
/*28468*/           OPC_EmitInteger, MVT::i32, 14, 
/*28471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28474*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*28484*/         /*Scope*/ 21, /*->28506*/
/*28485*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28487*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28489*/           OPC_EmitMergeInputChains1_0,
/*28490*/           OPC_EmitInteger, MVT::i32, 14, 
/*28493*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28496*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*28506*/         0, /*End of Scope*/
/*28507*/       /*Scope*/ 23, /*->28531*/
/*28508*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28510*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28512*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28514*/         OPC_EmitMergeInputChains1_0,
/*28515*/         OPC_EmitInteger, MVT::i32, 14, 
/*28518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28531*/       /*Scope*/ 70, /*->28602*/
/*28532*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28534*/         OPC_Scope, 21, /*->28557*/ // 3 children in Scope
/*28536*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28538*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28540*/           OPC_EmitMergeInputChains1_0,
/*28541*/           OPC_EmitInteger, MVT::i32, 14, 
/*28544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28557*/         /*Scope*/ 21, /*->28579*/
/*28558*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28560*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28562*/           OPC_EmitMergeInputChains1_0,
/*28563*/           OPC_EmitInteger, MVT::i32, 14, 
/*28566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28569*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*28579*/         /*Scope*/ 21, /*->28601*/
/*28580*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*28582*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28584*/           OPC_EmitMergeInputChains1_0,
/*28585*/           OPC_EmitInteger, MVT::i32, 14, 
/*28588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28591*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*28601*/         0, /*End of Scope*/
/*28602*/       0, /*End of Scope*/
/*28603*/     /*Scope*/ 95|128,32/*4191*/, /*->32796*/
/*28605*/       OPC_RecordChild1, // #1 = $addr
/*28606*/       OPC_CheckChild1Type, MVT::i32,
/*28608*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*28610*/       OPC_Scope, 12|128,1/*140*/, /*->28753*/ // 47 children in Scope
/*28613*/         OPC_CheckPredicate, 63, // Predicate_load
/*28615*/         OPC_SwitchType /*2 cases */, 109, MVT::f64,// ->28727
/*28618*/           OPC_Scope, 25, /*->28645*/ // 2 children in Scope
/*28620*/             OPC_CheckPredicate, 73, // Predicate_alignedload32
/*28622*/             OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28624*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28627*/             OPC_EmitMergeInputChains1_0,
/*28628*/             OPC_EmitInteger, MVT::i32, 14, 
/*28631*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28634*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28645*/           /*Scope*/ 80, /*->28726*/
/*28646*/             OPC_Scope, 25, /*->28673*/ // 3 children in Scope
/*28648*/               OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*28650*/               OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*28652*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28655*/               OPC_EmitMergeInputChains1_0,
/*28656*/               OPC_EmitInteger, MVT::i32, 14, 
/*28659*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28662*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                        // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28673*/             /*Scope*/ 25, /*->28699*/
/*28674*/               OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*28676*/               OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*28678*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28681*/               OPC_EmitMergeInputChains1_0,
/*28682*/               OPC_EmitInteger, MVT::i32, 14, 
/*28685*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28688*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                        // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28699*/             /*Scope*/ 25, /*->28725*/
/*28700*/               OPC_CheckPredicate, 76, // Predicate_non_word_alignedload
/*28702*/               OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*28704*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28707*/               OPC_EmitMergeInputChains1_0,
/*28708*/               OPC_EmitInteger, MVT::i32, 14, 
/*28711*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28714*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                        // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28725*/             0, /*End of Scope*/
/*28726*/           0, /*End of Scope*/
/*28727*/         /*SwitchType*/ 23, MVT::f32,// ->28752
/*28729*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*28731*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28734*/           OPC_EmitMergeInputChains1_0,
/*28735*/           OPC_EmitInteger, MVT::i32, 14, 
/*28738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28741*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*28752*/         0, // EndSwitchType
/*28753*/       /*Scope*/ 46, /*->28800*/
/*28754*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28756*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*28758*/         OPC_CheckType, MVT::v8i16,
/*28760*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28763*/         OPC_EmitMergeInputChains1_0,
/*28764*/         OPC_EmitInteger, MVT::i32, 14, 
/*28767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28770*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28781*/         OPC_EmitInteger, MVT::i32, 14, 
/*28784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28787*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28797*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28800*/       /*Scope*/ 46, /*->28847*/
/*28801*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28803*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*28805*/         OPC_CheckType, MVT::v8i16,
/*28807*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28810*/         OPC_EmitMergeInputChains1_0,
/*28811*/         OPC_EmitInteger, MVT::i32, 14, 
/*28814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28817*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28828*/         OPC_EmitInteger, MVT::i32, 14, 
/*28831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28834*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28844*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28847*/       /*Scope*/ 46, /*->28894*/
/*28848*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28850*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*28852*/         OPC_CheckType, MVT::v8i16,
/*28854*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28857*/         OPC_EmitMergeInputChains1_0,
/*28858*/         OPC_EmitInteger, MVT::i32, 14, 
/*28861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28864*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28875*/         OPC_EmitInteger, MVT::i32, 14, 
/*28878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28881*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28891*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28894*/       /*Scope*/ 46, /*->28941*/
/*28895*/         OPC_CheckPredicate, 32, // Predicate_extload
/*28897*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*28899*/         OPC_CheckType, MVT::v4i32,
/*28901*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28904*/         OPC_EmitMergeInputChains1_0,
/*28905*/         OPC_EmitInteger, MVT::i32, 14, 
/*28908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28911*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28922*/         OPC_EmitInteger, MVT::i32, 14, 
/*28925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28928*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28938*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28941*/       /*Scope*/ 46, /*->28988*/
/*28942*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28944*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*28946*/         OPC_CheckType, MVT::v4i32,
/*28948*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28951*/         OPC_EmitMergeInputChains1_0,
/*28952*/         OPC_EmitInteger, MVT::i32, 14, 
/*28955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28958*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28969*/         OPC_EmitInteger, MVT::i32, 14, 
/*28972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28975*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28985*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28988*/       /*Scope*/ 46, /*->29035*/
/*28989*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28991*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*28993*/         OPC_CheckType, MVT::v4i32,
/*28995*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28998*/         OPC_EmitMergeInputChains1_0,
/*28999*/         OPC_EmitInteger, MVT::i32, 14, 
/*29002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29005*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29016*/         OPC_EmitInteger, MVT::i32, 14, 
/*29019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29022*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29032*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*29035*/       /*Scope*/ 46, /*->29082*/
/*29036*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29038*/         OPC_CheckPredicate, 83, // Predicate_extloadvi32
/*29040*/         OPC_CheckType, MVT::v2i64,
/*29042*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29045*/         OPC_EmitMergeInputChains1_0,
/*29046*/         OPC_EmitInteger, MVT::i32, 14, 
/*29049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29052*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29063*/         OPC_EmitInteger, MVT::i32, 14, 
/*29066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29069*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29079*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29082*/       /*Scope*/ 46, /*->29129*/
/*29083*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29085*/         OPC_CheckPredicate, 84, // Predicate_zextloadvi32
/*29087*/         OPC_CheckType, MVT::v2i64,
/*29089*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29092*/         OPC_EmitMergeInputChains1_0,
/*29093*/         OPC_EmitInteger, MVT::i32, 14, 
/*29096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29099*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29110*/         OPC_EmitInteger, MVT::i32, 14, 
/*29113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29116*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29126*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29129*/       /*Scope*/ 46, /*->29176*/
/*29130*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29132*/         OPC_CheckPredicate, 85, // Predicate_sextloadvi32
/*29134*/         OPC_CheckType, MVT::v2i64,
/*29136*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29139*/         OPC_EmitMergeInputChains1_0,
/*29140*/         OPC_EmitInteger, MVT::i32, 14, 
/*29143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29146*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29157*/         OPC_EmitInteger, MVT::i32, 14, 
/*29160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29163*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29173*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*29176*/       /*Scope*/ 69, /*->29246*/
/*29177*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29179*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29181*/         OPC_CheckType, MVT::v4i16,
/*29183*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29185*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29188*/         OPC_EmitMergeInputChains1_0,
/*29189*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29196*/         OPC_EmitInteger, MVT::i32, 0, 
/*29199*/         OPC_EmitInteger, MVT::i32, 14, 
/*29202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29205*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29218*/         OPC_EmitInteger, MVT::i32, 14, 
/*29221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29224*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29234*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29237*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29246*/       /*Scope*/ 69, /*->29316*/
/*29247*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29249*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29251*/         OPC_CheckType, MVT::v4i16,
/*29253*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29255*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29258*/         OPC_EmitMergeInputChains1_0,
/*29259*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29266*/         OPC_EmitInteger, MVT::i32, 0, 
/*29269*/         OPC_EmitInteger, MVT::i32, 14, 
/*29272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29275*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29288*/         OPC_EmitInteger, MVT::i32, 14, 
/*29291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29294*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29304*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29307*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29316*/       /*Scope*/ 69, /*->29386*/
/*29317*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29319*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29321*/         OPC_CheckType, MVT::v4i16,
/*29323*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29325*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29328*/         OPC_EmitMergeInputChains1_0,
/*29329*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29336*/         OPC_EmitInteger, MVT::i32, 0, 
/*29339*/         OPC_EmitInteger, MVT::i32, 14, 
/*29342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29345*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29358*/         OPC_EmitInteger, MVT::i32, 14, 
/*29361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29364*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29374*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29377*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29386*/       /*Scope*/ 69, /*->29456*/
/*29387*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29389*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29391*/         OPC_CheckType, MVT::v2i32,
/*29393*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29395*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29398*/         OPC_EmitMergeInputChains1_0,
/*29399*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29406*/         OPC_EmitInteger, MVT::i32, 0, 
/*29409*/         OPC_EmitInteger, MVT::i32, 14, 
/*29412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29415*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29428*/         OPC_EmitInteger, MVT::i32, 14, 
/*29431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29434*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29444*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29447*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29456*/       /*Scope*/ 69, /*->29526*/
/*29457*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29459*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29461*/         OPC_CheckType, MVT::v2i32,
/*29463*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29465*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29468*/         OPC_EmitMergeInputChains1_0,
/*29469*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29476*/         OPC_EmitInteger, MVT::i32, 0, 
/*29479*/         OPC_EmitInteger, MVT::i32, 14, 
/*29482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29485*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29498*/         OPC_EmitInteger, MVT::i32, 14, 
/*29501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29504*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29514*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29517*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29526*/       /*Scope*/ 69, /*->29596*/
/*29527*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29529*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*29531*/         OPC_CheckType, MVT::v2i32,
/*29533*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29535*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29538*/         OPC_EmitMergeInputChains1_0,
/*29539*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29546*/         OPC_EmitInteger, MVT::i32, 0, 
/*29549*/         OPC_EmitInteger, MVT::i32, 14, 
/*29552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29555*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29568*/         OPC_EmitInteger, MVT::i32, 14, 
/*29571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29574*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29584*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29587*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*29596*/       /*Scope*/ 88, /*->29685*/
/*29597*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29599*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*29601*/         OPC_CheckType, MVT::v4i32,
/*29603*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29605*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29608*/         OPC_EmitMergeInputChains1_0,
/*29609*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29616*/         OPC_EmitInteger, MVT::i32, 0, 
/*29619*/         OPC_EmitInteger, MVT::i32, 14, 
/*29622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29625*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29638*/         OPC_EmitInteger, MVT::i32, 14, 
/*29641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29644*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29654*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29657*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29666*/         OPC_EmitInteger, MVT::i32, 14, 
/*29669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29672*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29682*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29685*/       /*Scope*/ 88, /*->29774*/
/*29686*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29688*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*29690*/         OPC_CheckType, MVT::v4i32,
/*29692*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29694*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29697*/         OPC_EmitMergeInputChains1_0,
/*29698*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29705*/         OPC_EmitInteger, MVT::i32, 0, 
/*29708*/         OPC_EmitInteger, MVT::i32, 14, 
/*29711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29714*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29727*/         OPC_EmitInteger, MVT::i32, 14, 
/*29730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29733*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29743*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29746*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29755*/         OPC_EmitInteger, MVT::i32, 14, 
/*29758*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29761*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29771*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29774*/       /*Scope*/ 88, /*->29863*/
/*29775*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29777*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*29779*/         OPC_CheckType, MVT::v4i32,
/*29781*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29783*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29786*/         OPC_EmitMergeInputChains1_0,
/*29787*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29794*/         OPC_EmitInteger, MVT::i32, 0, 
/*29797*/         OPC_EmitInteger, MVT::i32, 14, 
/*29800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29803*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29816*/         OPC_EmitInteger, MVT::i32, 14, 
/*29819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29822*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29832*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29835*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29844*/         OPC_EmitInteger, MVT::i32, 14, 
/*29847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29850*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29860*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29863*/       /*Scope*/ 88, /*->29952*/
/*29864*/         OPC_CheckPredicate, 32, // Predicate_extload
/*29866*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*29868*/         OPC_CheckType, MVT::v2i64,
/*29870*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29872*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29875*/         OPC_EmitMergeInputChains1_0,
/*29876*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29883*/         OPC_EmitInteger, MVT::i32, 0, 
/*29886*/         OPC_EmitInteger, MVT::i32, 14, 
/*29889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29892*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29905*/         OPC_EmitInteger, MVT::i32, 14, 
/*29908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29911*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29921*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29924*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29933*/         OPC_EmitInteger, MVT::i32, 14, 
/*29936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29939*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29949*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29952*/       /*Scope*/ 88, /*->30041*/
/*29953*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29955*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*29957*/         OPC_CheckType, MVT::v2i64,
/*29959*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*29961*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29964*/         OPC_EmitMergeInputChains1_0,
/*29965*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*29972*/         OPC_EmitInteger, MVT::i32, 0, 
/*29975*/         OPC_EmitInteger, MVT::i32, 14, 
/*29978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29981*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29994*/         OPC_EmitInteger, MVT::i32, 14, 
/*29997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30000*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30010*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30013*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30022*/         OPC_EmitInteger, MVT::i32, 14, 
/*30025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30028*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30038*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30041*/       /*Scope*/ 88, /*->30130*/
/*30042*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30044*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30046*/         OPC_CheckType, MVT::v2i64,
/*30048*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30050*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30053*/         OPC_EmitMergeInputChains1_0,
/*30054*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30061*/         OPC_EmitInteger, MVT::i32, 0, 
/*30064*/         OPC_EmitInteger, MVT::i32, 14, 
/*30067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30070*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30083*/         OPC_EmitInteger, MVT::i32, 14, 
/*30086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30089*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30099*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30102*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30111*/         OPC_EmitInteger, MVT::i32, 14, 
/*30114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30117*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30127*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*30130*/       /*Scope*/ 85, /*->30216*/
/*30131*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30133*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30135*/         OPC_CheckType, MVT::v4i16,
/*30137*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30139*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30142*/         OPC_EmitMergeInputChains1_0,
/*30143*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30150*/         OPC_EmitInteger, MVT::i32, 0, 
/*30153*/         OPC_EmitInteger, MVT::i32, 14, 
/*30156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30159*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30172*/         OPC_EmitInteger, MVT::i32, 14, 
/*30175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30178*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30188*/         OPC_EmitInteger, MVT::i32, 14, 
/*30191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30194*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30204*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30207*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30216*/       /*Scope*/ 85, /*->30302*/
/*30217*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30219*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30221*/         OPC_CheckType, MVT::v4i16,
/*30223*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30225*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30228*/         OPC_EmitMergeInputChains1_0,
/*30229*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30236*/         OPC_EmitInteger, MVT::i32, 0, 
/*30239*/         OPC_EmitInteger, MVT::i32, 14, 
/*30242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30245*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30258*/         OPC_EmitInteger, MVT::i32, 14, 
/*30261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30264*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30274*/         OPC_EmitInteger, MVT::i32, 14, 
/*30277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30280*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30290*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30293*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30302*/       /*Scope*/ 85, /*->30388*/
/*30303*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30305*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30307*/         OPC_CheckType, MVT::v4i16,
/*30309*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30311*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30314*/         OPC_EmitMergeInputChains1_0,
/*30315*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30322*/         OPC_EmitInteger, MVT::i32, 0, 
/*30325*/         OPC_EmitInteger, MVT::i32, 14, 
/*30328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30331*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30344*/         OPC_EmitInteger, MVT::i32, 14, 
/*30347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30350*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30360*/         OPC_EmitInteger, MVT::i32, 14, 
/*30363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30366*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30376*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30379*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30388*/       /*Scope*/ 85, /*->30474*/
/*30389*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30391*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30393*/         OPC_CheckType, MVT::v2i32,
/*30395*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30397*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30400*/         OPC_EmitMergeInputChains1_0,
/*30401*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30408*/         OPC_EmitInteger, MVT::i32, 0, 
/*30411*/         OPC_EmitInteger, MVT::i32, 14, 
/*30414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30417*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30430*/         OPC_EmitInteger, MVT::i32, 14, 
/*30433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30436*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30446*/         OPC_EmitInteger, MVT::i32, 14, 
/*30449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30452*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30462*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30465*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30474*/       /*Scope*/ 85, /*->30560*/
/*30475*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30477*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30479*/         OPC_CheckType, MVT::v2i32,
/*30481*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30483*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30486*/         OPC_EmitMergeInputChains1_0,
/*30487*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30494*/         OPC_EmitInteger, MVT::i32, 0, 
/*30497*/         OPC_EmitInteger, MVT::i32, 14, 
/*30500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30503*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30516*/         OPC_EmitInteger, MVT::i32, 14, 
/*30519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30522*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30532*/         OPC_EmitInteger, MVT::i32, 14, 
/*30535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30538*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30548*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30551*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30560*/       /*Scope*/ 85, /*->30646*/
/*30561*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30563*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*30565*/         OPC_CheckType, MVT::v2i32,
/*30567*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30569*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30572*/         OPC_EmitMergeInputChains1_0,
/*30573*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30580*/         OPC_EmitInteger, MVT::i32, 0, 
/*30583*/         OPC_EmitInteger, MVT::i32, 14, 
/*30586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30589*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30602*/         OPC_EmitInteger, MVT::i32, 14, 
/*30605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30608*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30618*/         OPC_EmitInteger, MVT::i32, 14, 
/*30621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30624*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30634*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30637*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*30646*/       /*Scope*/ 97, /*->30744*/
/*30647*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30649*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30651*/         OPC_CheckType, MVT::v2i32,
/*30653*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30655*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30658*/         OPC_EmitMergeInputChains1_0,
/*30659*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30666*/         OPC_EmitInteger, MVT::i32, 0, 
/*30669*/         OPC_EmitInteger, MVT::i32, 14, 
/*30672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30675*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30688*/         OPC_EmitInteger, MVT::i32, 14, 
/*30691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30694*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30704*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30707*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30716*/         OPC_EmitInteger, MVT::i32, 14, 
/*30719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30722*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30732*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30735*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30744*/       /*Scope*/ 97, /*->30842*/
/*30745*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30747*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30749*/         OPC_CheckType, MVT::v2i32,
/*30751*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30753*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30756*/         OPC_EmitMergeInputChains1_0,
/*30757*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30764*/         OPC_EmitInteger, MVT::i32, 0, 
/*30767*/         OPC_EmitInteger, MVT::i32, 14, 
/*30770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30773*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30786*/         OPC_EmitInteger, MVT::i32, 14, 
/*30789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30792*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30802*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30805*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30814*/         OPC_EmitInteger, MVT::i32, 14, 
/*30817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30820*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30830*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30833*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30842*/       /*Scope*/ 97, /*->30940*/
/*30843*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30845*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30847*/         OPC_CheckType, MVT::v2i32,
/*30849*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*30851*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30854*/         OPC_EmitMergeInputChains1_0,
/*30855*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30862*/         OPC_EmitInteger, MVT::i32, 0, 
/*30865*/         OPC_EmitInteger, MVT::i32, 14, 
/*30868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30871*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30884*/         OPC_EmitInteger, MVT::i32, 14, 
/*30887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30890*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30900*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30903*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30912*/         OPC_EmitInteger, MVT::i32, 14, 
/*30915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30918*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30928*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30931*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30940*/       /*Scope*/ 104, /*->31045*/
/*30941*/         OPC_CheckPredicate, 32, // Predicate_extload
/*30943*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30945*/         OPC_CheckType, MVT::v4i32,
/*30947*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*30949*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30952*/         OPC_EmitMergeInputChains1_0,
/*30953*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30960*/         OPC_EmitInteger, MVT::i32, 0, 
/*30963*/         OPC_EmitInteger, MVT::i32, 14, 
/*30966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30969*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30982*/         OPC_EmitInteger, MVT::i32, 14, 
/*30985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30988*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30998*/         OPC_EmitInteger, MVT::i32, 14, 
/*31001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31004*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31014*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31017*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31026*/         OPC_EmitInteger, MVT::i32, 14, 
/*31029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31032*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31042*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31045*/       /*Scope*/ 104, /*->31150*/
/*31046*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31048*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31050*/         OPC_CheckType, MVT::v4i32,
/*31052*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31054*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31057*/         OPC_EmitMergeInputChains1_0,
/*31058*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31065*/         OPC_EmitInteger, MVT::i32, 0, 
/*31068*/         OPC_EmitInteger, MVT::i32, 14, 
/*31071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31074*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31087*/         OPC_EmitInteger, MVT::i32, 14, 
/*31090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31093*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31103*/         OPC_EmitInteger, MVT::i32, 14, 
/*31106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31109*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31119*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31122*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31131*/         OPC_EmitInteger, MVT::i32, 14, 
/*31134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31137*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31147*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31150*/       /*Scope*/ 104, /*->31255*/
/*31151*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31153*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31155*/         OPC_CheckType, MVT::v4i32,
/*31157*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31159*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31162*/         OPC_EmitMergeInputChains1_0,
/*31163*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31170*/         OPC_EmitInteger, MVT::i32, 0, 
/*31173*/         OPC_EmitInteger, MVT::i32, 14, 
/*31176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31179*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31192*/         OPC_EmitInteger, MVT::i32, 14, 
/*31195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31198*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31208*/         OPC_EmitInteger, MVT::i32, 14, 
/*31211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31214*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31224*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31227*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31236*/         OPC_EmitInteger, MVT::i32, 14, 
/*31239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31242*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31252*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31255*/       /*Scope*/ 104, /*->31360*/
/*31256*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31258*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*31260*/         OPC_CheckType, MVT::v2i64,
/*31262*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31264*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31267*/         OPC_EmitMergeInputChains1_0,
/*31268*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31275*/         OPC_EmitInteger, MVT::i32, 0, 
/*31278*/         OPC_EmitInteger, MVT::i32, 14, 
/*31281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31284*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31297*/         OPC_EmitInteger, MVT::i32, 14, 
/*31300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31303*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31313*/         OPC_EmitInteger, MVT::i32, 14, 
/*31316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31319*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31329*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31332*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31341*/         OPC_EmitInteger, MVT::i32, 14, 
/*31344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31347*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31357*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31360*/       /*Scope*/ 104, /*->31465*/
/*31361*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31363*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*31365*/         OPC_CheckType, MVT::v2i64,
/*31367*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31369*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31372*/         OPC_EmitMergeInputChains1_0,
/*31373*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31380*/         OPC_EmitInteger, MVT::i32, 0, 
/*31383*/         OPC_EmitInteger, MVT::i32, 14, 
/*31386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31389*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31402*/         OPC_EmitInteger, MVT::i32, 14, 
/*31405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31408*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31418*/         OPC_EmitInteger, MVT::i32, 14, 
/*31421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31424*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31434*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31437*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31446*/         OPC_EmitInteger, MVT::i32, 14, 
/*31449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31452*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31462*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31465*/       /*Scope*/ 104, /*->31570*/
/*31466*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31468*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*31470*/         OPC_CheckType, MVT::v2i64,
/*31472*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31474*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31477*/         OPC_EmitMergeInputChains1_0,
/*31478*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31485*/         OPC_EmitInteger, MVT::i32, 0, 
/*31488*/         OPC_EmitInteger, MVT::i32, 14, 
/*31491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31494*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31507*/         OPC_EmitInteger, MVT::i32, 14, 
/*31510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31513*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31523*/         OPC_EmitInteger, MVT::i32, 14, 
/*31526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31529*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31539*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31542*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31551*/         OPC_EmitInteger, MVT::i32, 14, 
/*31554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31557*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31567*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*31570*/       /*Scope*/ 113, /*->31684*/
/*31571*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31573*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31575*/         OPC_CheckType, MVT::v2i32,
/*31577*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31579*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31582*/         OPC_EmitMergeInputChains1_0,
/*31583*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31590*/         OPC_EmitInteger, MVT::i32, 0, 
/*31593*/         OPC_EmitInteger, MVT::i32, 14, 
/*31596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31599*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31612*/         OPC_EmitInteger, MVT::i32, 14, 
/*31615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31618*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31628*/         OPC_EmitInteger, MVT::i32, 14, 
/*31631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31634*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31644*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31647*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31656*/         OPC_EmitInteger, MVT::i32, 14, 
/*31659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31662*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31672*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31675*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31684*/       /*Scope*/ 113, /*->31798*/
/*31685*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31687*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31689*/         OPC_CheckType, MVT::v2i32,
/*31691*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31693*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31696*/         OPC_EmitMergeInputChains1_0,
/*31697*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31704*/         OPC_EmitInteger, MVT::i32, 0, 
/*31707*/         OPC_EmitInteger, MVT::i32, 14, 
/*31710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31713*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31726*/         OPC_EmitInteger, MVT::i32, 14, 
/*31729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31732*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31742*/         OPC_EmitInteger, MVT::i32, 14, 
/*31745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31748*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31758*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31761*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31770*/         OPC_EmitInteger, MVT::i32, 14, 
/*31773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31776*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31786*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31789*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31798*/       /*Scope*/ 113, /*->31912*/
/*31799*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31801*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31803*/         OPC_CheckType, MVT::v2i32,
/*31805*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*31807*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31810*/         OPC_EmitMergeInputChains1_0,
/*31811*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31818*/         OPC_EmitInteger, MVT::i32, 0, 
/*31821*/         OPC_EmitInteger, MVT::i32, 14, 
/*31824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31827*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31840*/         OPC_EmitInteger, MVT::i32, 14, 
/*31843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31846*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31856*/         OPC_EmitInteger, MVT::i32, 14, 
/*31859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31862*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31872*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31875*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31884*/         OPC_EmitInteger, MVT::i32, 14, 
/*31887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31890*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31900*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31903*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31912*/       /*Scope*/ 116, /*->32029*/
/*31913*/         OPC_CheckPredicate, 32, // Predicate_extload
/*31915*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31917*/         OPC_CheckType, MVT::v2i64,
/*31919*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*31921*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31924*/         OPC_EmitMergeInputChains1_0,
/*31925*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31932*/         OPC_EmitInteger, MVT::i32, 0, 
/*31935*/         OPC_EmitInteger, MVT::i32, 14, 
/*31938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31941*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31954*/         OPC_EmitInteger, MVT::i32, 14, 
/*31957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31960*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31970*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31973*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31982*/         OPC_EmitInteger, MVT::i32, 14, 
/*31985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31988*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31998*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32001*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32010*/         OPC_EmitInteger, MVT::i32, 14, 
/*32013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32016*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32026*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32029*/       /*Scope*/ 116, /*->32146*/
/*32030*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32032*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32034*/         OPC_CheckType, MVT::v2i64,
/*32036*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32038*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32041*/         OPC_EmitMergeInputChains1_0,
/*32042*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32049*/         OPC_EmitInteger, MVT::i32, 0, 
/*32052*/         OPC_EmitInteger, MVT::i32, 14, 
/*32055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32058*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32071*/         OPC_EmitInteger, MVT::i32, 14, 
/*32074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32077*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32087*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32090*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32099*/         OPC_EmitInteger, MVT::i32, 14, 
/*32102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32105*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32115*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32118*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32127*/         OPC_EmitInteger, MVT::i32, 14, 
/*32130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32133*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32143*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32146*/       /*Scope*/ 116, /*->32263*/
/*32147*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32149*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32151*/         OPC_CheckType, MVT::v2i64,
/*32153*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32155*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32158*/         OPC_EmitMergeInputChains1_0,
/*32159*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32166*/         OPC_EmitInteger, MVT::i32, 0, 
/*32169*/         OPC_EmitInteger, MVT::i32, 14, 
/*32172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32175*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32188*/         OPC_EmitInteger, MVT::i32, 14, 
/*32191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32194*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32204*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32207*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32216*/         OPC_EmitInteger, MVT::i32, 14, 
/*32219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32222*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32232*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32235*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32244*/         OPC_EmitInteger, MVT::i32, 14, 
/*32247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32250*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32260*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32263*/       /*Scope*/ 4|128,1/*132*/, /*->32397*/
/*32265*/         OPC_CheckPredicate, 32, // Predicate_extload
/*32267*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32269*/         OPC_CheckType, MVT::v2i64,
/*32271*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32273*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32276*/         OPC_EmitMergeInputChains1_0,
/*32277*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32284*/         OPC_EmitInteger, MVT::i32, 0, 
/*32287*/         OPC_EmitInteger, MVT::i32, 14, 
/*32290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32293*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32306*/         OPC_EmitInteger, MVT::i32, 14, 
/*32309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32312*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32322*/         OPC_EmitInteger, MVT::i32, 14, 
/*32325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32328*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32338*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32341*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32350*/         OPC_EmitInteger, MVT::i32, 14, 
/*32353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32356*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32366*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32369*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32378*/         OPC_EmitInteger, MVT::i32, 14, 
/*32381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32384*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32394*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32397*/       /*Scope*/ 4|128,1/*132*/, /*->32531*/
/*32399*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32401*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32403*/         OPC_CheckType, MVT::v2i64,
/*32405*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32407*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32410*/         OPC_EmitMergeInputChains1_0,
/*32411*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32418*/         OPC_EmitInteger, MVT::i32, 0, 
/*32421*/         OPC_EmitInteger, MVT::i32, 14, 
/*32424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32427*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32440*/         OPC_EmitInteger, MVT::i32, 14, 
/*32443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32446*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32456*/         OPC_EmitInteger, MVT::i32, 14, 
/*32459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32462*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32472*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32475*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32484*/         OPC_EmitInteger, MVT::i32, 14, 
/*32487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32490*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32500*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32503*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32512*/         OPC_EmitInteger, MVT::i32, 14, 
/*32515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32518*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32528*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32531*/       /*Scope*/ 4|128,1/*132*/, /*->32665*/
/*32533*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32535*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32537*/         OPC_CheckType, MVT::v2i64,
/*32539*/         OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*32541*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32544*/         OPC_EmitMergeInputChains1_0,
/*32545*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32552*/         OPC_EmitInteger, MVT::i32, 0, 
/*32555*/         OPC_EmitInteger, MVT::i32, 14, 
/*32558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32561*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32574*/         OPC_EmitInteger, MVT::i32, 14, 
/*32577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32580*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32590*/         OPC_EmitInteger, MVT::i32, 14, 
/*32593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32596*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32606*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32609*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*32618*/         OPC_EmitInteger, MVT::i32, 14, 
/*32621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32624*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*32634*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32637*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*32646*/         OPC_EmitInteger, MVT::i32, 14, 
/*32649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32652*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*32662*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*32665*/       /*Scope*/ 0|128,1/*128*/, /*->32795*/
/*32667*/         OPC_CheckPredicate, 63, // Predicate_load
/*32669*/         OPC_CheckType, MVT::v2f64,
/*32671*/         OPC_Scope, 23, /*->32696*/ // 5 children in Scope
/*32673*/           OPC_CheckPredicate, 86, // Predicate_dword_alignedload
/*32675*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32678*/           OPC_EmitMergeInputChains1_0,
/*32679*/           OPC_EmitInteger, MVT::i32, 14, 
/*32682*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32685*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32696*/         /*Scope*/ 25, /*->32722*/
/*32697*/           OPC_CheckPredicate, 87, // Predicate_word_alignedload
/*32699*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32701*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32704*/           OPC_EmitMergeInputChains1_0,
/*32705*/           OPC_EmitInteger, MVT::i32, 14, 
/*32708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*32722*/         /*Scope*/ 25, /*->32748*/
/*32723*/           OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*32725*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32727*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32730*/           OPC_EmitMergeInputChains1_0,
/*32731*/           OPC_EmitInteger, MVT::i32, 14, 
/*32734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32737*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*32748*/         /*Scope*/ 25, /*->32774*/
/*32749*/           OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*32751*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*32753*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32756*/           OPC_EmitMergeInputChains1_0,
/*32757*/           OPC_EmitInteger, MVT::i32, 14, 
/*32760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32763*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*32774*/         /*Scope*/ 19, /*->32794*/
/*32775*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*32777*/           OPC_EmitMergeInputChains1_0,
/*32778*/           OPC_EmitInteger, MVT::i32, 14, 
/*32781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*32794*/         0, /*End of Scope*/
/*32795*/       0, /*End of Scope*/
/*32796*/     0, /*End of Scope*/
/*32797*/   /*SwitchOpcode*/ 37|128,9/*1189*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->33990
/*32801*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*32802*/     OPC_Scope, 58|128,2/*314*/, /*->33119*/ // 7 children in Scope
/*32805*/       OPC_CheckChild1Integer, 104|128,2/*360*/, 
/*32808*/       OPC_Scope, 14|128,1/*142*/, /*->32953*/ // 2 children in Scope
/*32811*/         OPC_MoveChild, 2,
/*32813*/         OPC_Scope, 33, /*->32848*/ // 4 children in Scope
/*32815*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32818*/           OPC_RecordChild0, // #1 = $Rt
/*32819*/           OPC_MoveParent,
/*32820*/           OPC_RecordChild3, // #2 = $addr
/*32821*/           OPC_CheckChild3Type, MVT::i32,
/*32823*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*32825*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32827*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32830*/           OPC_EmitMergeInputChains1_0,
/*32831*/           OPC_EmitInteger, MVT::i32, 14, 
/*32834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32848*/         /*Scope*/ 34, /*->32883*/
/*32849*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32853*/           OPC_RecordChild0, // #1 = $Rt
/*32854*/           OPC_MoveParent,
/*32855*/           OPC_RecordChild3, // #2 = $addr
/*32856*/           OPC_CheckChild3Type, MVT::i32,
/*32858*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*32860*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32862*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32865*/           OPC_EmitMergeInputChains1_0,
/*32866*/           OPC_EmitInteger, MVT::i32, 14, 
/*32869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32872*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32883*/         /*Scope*/ 33, /*->32917*/
/*32884*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32887*/           OPC_RecordChild0, // #1 = $Rt
/*32888*/           OPC_MoveParent,
/*32889*/           OPC_RecordChild3, // #2 = $addr
/*32890*/           OPC_CheckChild3Type, MVT::i32,
/*32892*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*32894*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32896*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32899*/           OPC_EmitMergeInputChains1_0,
/*32900*/           OPC_EmitInteger, MVT::i32, 14, 
/*32903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32917*/         /*Scope*/ 34, /*->32952*/
/*32918*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32922*/           OPC_RecordChild0, // #1 = $Rt
/*32923*/           OPC_MoveParent,
/*32924*/           OPC_RecordChild3, // #2 = $addr
/*32925*/           OPC_CheckChild3Type, MVT::i32,
/*32927*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*32929*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32931*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32934*/           OPC_EmitMergeInputChains1_0,
/*32935*/           OPC_EmitInteger, MVT::i32, 14, 
/*32938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32952*/         0, /*End of Scope*/
/*32953*/       /*Scope*/ 35|128,1/*163*/, /*->33118*/
/*32955*/         OPC_RecordChild2, // #1 = $Rt
/*32956*/         OPC_RecordChild3, // #2 = $addr
/*32957*/         OPC_CheckChild3Type, MVT::i32,
/*32959*/         OPC_Scope, 26, /*->32987*/ // 6 children in Scope
/*32961*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*32963*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32965*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*32968*/           OPC_EmitMergeInputChains1_0,
/*32969*/           OPC_EmitInteger, MVT::i32, 14, 
/*32972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32975*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*32987*/         /*Scope*/ 25, /*->33013*/
/*32988*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*32990*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32992*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32995*/           OPC_EmitMergeInputChains1_0,
/*32996*/           OPC_EmitInteger, MVT::i32, 14, 
/*32999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33002*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33013*/         /*Scope*/ 25, /*->33039*/
/*33014*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33016*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33018*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33021*/           OPC_EmitMergeInputChains1_0,
/*33022*/           OPC_EmitInteger, MVT::i32, 14, 
/*33025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33039*/         /*Scope*/ 25, /*->33065*/
/*33040*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*33042*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33044*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33047*/           OPC_EmitMergeInputChains1_0,
/*33048*/           OPC_EmitInteger, MVT::i32, 14, 
/*33051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33065*/         /*Scope*/ 25, /*->33091*/
/*33066*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*33068*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33070*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33073*/           OPC_EmitMergeInputChains1_0,
/*33074*/           OPC_EmitInteger, MVT::i32, 14, 
/*33077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33080*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33091*/         /*Scope*/ 25, /*->33117*/
/*33092*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*33094*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33096*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33099*/           OPC_EmitMergeInputChains1_0,
/*33100*/           OPC_EmitInteger, MVT::i32, 14, 
/*33103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33106*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 360:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33117*/         0, /*End of Scope*/
/*33118*/       0, /*End of Scope*/
/*33119*/     /*Scope*/ 57|128,2/*313*/, /*->33434*/
/*33121*/       OPC_CheckChild1Integer, 102|128,2/*358*/, 
/*33124*/       OPC_Scope, 14|128,1/*142*/, /*->33269*/ // 2 children in Scope
/*33127*/         OPC_MoveChild, 2,
/*33129*/         OPC_Scope, 33, /*->33164*/ // 4 children in Scope
/*33131*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33134*/           OPC_RecordChild0, // #1 = $Rt
/*33135*/           OPC_MoveParent,
/*33136*/           OPC_RecordChild3, // #2 = $addr
/*33137*/           OPC_CheckChild3Type, MVT::i32,
/*33139*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33141*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33143*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33146*/           OPC_EmitMergeInputChains1_0,
/*33147*/           OPC_EmitInteger, MVT::i32, 14, 
/*33150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33164*/         /*Scope*/ 34, /*->33199*/
/*33165*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33169*/           OPC_RecordChild0, // #1 = $Rt
/*33170*/           OPC_MoveParent,
/*33171*/           OPC_RecordChild3, // #2 = $addr
/*33172*/           OPC_CheckChild3Type, MVT::i32,
/*33174*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33176*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33178*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33181*/           OPC_EmitMergeInputChains1_0,
/*33182*/           OPC_EmitInteger, MVT::i32, 14, 
/*33185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33188*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33199*/         /*Scope*/ 33, /*->33233*/
/*33200*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*33203*/           OPC_RecordChild0, // #1 = $Rt
/*33204*/           OPC_MoveParent,
/*33205*/           OPC_RecordChild3, // #2 = $addr
/*33206*/           OPC_CheckChild3Type, MVT::i32,
/*33208*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33210*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33212*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33215*/           OPC_EmitMergeInputChains1_0,
/*33216*/           OPC_EmitInteger, MVT::i32, 14, 
/*33219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33222*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33233*/         /*Scope*/ 34, /*->33268*/
/*33234*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*33238*/           OPC_RecordChild0, // #1 = $Rt
/*33239*/           OPC_MoveParent,
/*33240*/           OPC_RecordChild3, // #2 = $addr
/*33241*/           OPC_CheckChild3Type, MVT::i32,
/*33243*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33245*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33247*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33250*/           OPC_EmitMergeInputChains1_0,
/*33251*/           OPC_EmitInteger, MVT::i32, 14, 
/*33254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33257*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33268*/         0, /*End of Scope*/
/*33269*/       /*Scope*/ 34|128,1/*162*/, /*->33433*/
/*33271*/         OPC_RecordChild2, // #1 = $Rt
/*33272*/         OPC_RecordChild3, // #2 = $addr
/*33273*/         OPC_CheckChild3Type, MVT::i32,
/*33275*/         OPC_Scope, 25, /*->33302*/ // 6 children in Scope
/*33277*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33279*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33281*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33284*/           OPC_EmitMergeInputChains1_0,
/*33285*/           OPC_EmitInteger, MVT::i32, 14, 
/*33288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33291*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33302*/         /*Scope*/ 25, /*->33328*/
/*33303*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33305*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33307*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33310*/           OPC_EmitMergeInputChains1_0,
/*33311*/           OPC_EmitInteger, MVT::i32, 14, 
/*33314*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33317*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33328*/         /*Scope*/ 25, /*->33354*/
/*33329*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33331*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33333*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33336*/           OPC_EmitMergeInputChains1_0,
/*33337*/           OPC_EmitInteger, MVT::i32, 14, 
/*33340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33343*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33354*/         /*Scope*/ 25, /*->33380*/
/*33355*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*33357*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33359*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33362*/           OPC_EmitMergeInputChains1_0,
/*33363*/           OPC_EmitInteger, MVT::i32, 14, 
/*33366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33369*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33380*/         /*Scope*/ 25, /*->33406*/
/*33381*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*33383*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33385*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33388*/           OPC_EmitMergeInputChains1_0,
/*33389*/           OPC_EmitInteger, MVT::i32, 14, 
/*33392*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33395*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33406*/         /*Scope*/ 25, /*->33432*/
/*33407*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*33409*/           OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33411*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*33414*/           OPC_EmitMergeInputChains1_0,
/*33415*/           OPC_EmitInteger, MVT::i32, 14, 
/*33418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33421*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 358:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*33432*/         0, /*End of Scope*/
/*33433*/       0, /*End of Scope*/
/*33434*/     /*Scope*/ 108, /*->33543*/
/*33435*/       OPC_CheckChild1Integer, 99|128,1/*227*/, 
/*33438*/       OPC_RecordChild2, // #1 = $cop
/*33439*/       OPC_MoveChild, 2,
/*33441*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33444*/       OPC_MoveParent,
/*33445*/       OPC_RecordChild3, // #2 = $opc1
/*33446*/       OPC_MoveChild, 3,
/*33448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33451*/       OPC_MoveParent,
/*33452*/       OPC_RecordChild4, // #3 = $CRn
/*33453*/       OPC_MoveChild, 4,
/*33455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33458*/       OPC_MoveParent,
/*33459*/       OPC_RecordChild5, // #4 = $CRm
/*33460*/       OPC_MoveChild, 5,
/*33462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33465*/       OPC_MoveParent,
/*33466*/       OPC_RecordChild6, // #5 = $opc2
/*33467*/       OPC_MoveChild, 6,
/*33469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33472*/       OPC_MoveParent,
/*33473*/       OPC_Scope, 33, /*->33508*/ // 2 children in Scope
/*33475*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33477*/         OPC_EmitMergeInputChains1_0,
/*33478*/         OPC_EmitConvertToTarget, 1,
/*33480*/         OPC_EmitConvertToTarget, 2,
/*33482*/         OPC_EmitConvertToTarget, 3,
/*33484*/         OPC_EmitConvertToTarget, 4,
/*33486*/         OPC_EmitConvertToTarget, 5,
/*33488*/         OPC_EmitInteger, MVT::i32, 14, 
/*33491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33508*/       /*Scope*/ 33, /*->33542*/
/*33509*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33511*/         OPC_EmitMergeInputChains1_0,
/*33512*/         OPC_EmitConvertToTarget, 1,
/*33514*/         OPC_EmitConvertToTarget, 2,
/*33516*/         OPC_EmitConvertToTarget, 3,
/*33518*/         OPC_EmitConvertToTarget, 4,
/*33520*/         OPC_EmitConvertToTarget, 5,
/*33522*/         OPC_EmitInteger, MVT::i32, 14, 
/*33525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 227:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33542*/       0, /*End of Scope*/
/*33543*/     /*Scope*/ 100, /*->33644*/
/*33544*/       OPC_CheckChild1Integer, 100|128,1/*228*/, 
/*33547*/       OPC_RecordChild2, // #1 = $cop
/*33548*/       OPC_MoveChild, 2,
/*33550*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33553*/       OPC_MoveParent,
/*33554*/       OPC_RecordChild3, // #2 = $opc1
/*33555*/       OPC_MoveChild, 3,
/*33557*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33560*/       OPC_MoveParent,
/*33561*/       OPC_RecordChild4, // #3 = $CRn
/*33562*/       OPC_MoveChild, 4,
/*33564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33567*/       OPC_MoveParent,
/*33568*/       OPC_RecordChild5, // #4 = $CRm
/*33569*/       OPC_MoveChild, 5,
/*33571*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33574*/       OPC_MoveParent,
/*33575*/       OPC_RecordChild6, // #5 = $opc2
/*33576*/       OPC_MoveChild, 6,
/*33578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33581*/       OPC_MoveParent,
/*33582*/       OPC_Scope, 25, /*->33609*/ // 2 children in Scope
/*33584*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*33586*/         OPC_EmitMergeInputChains1_0,
/*33587*/         OPC_EmitConvertToTarget, 1,
/*33589*/         OPC_EmitConvertToTarget, 2,
/*33591*/         OPC_EmitConvertToTarget, 3,
/*33593*/         OPC_EmitConvertToTarget, 4,
/*33595*/         OPC_EmitConvertToTarget, 5,
/*33597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 228:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33609*/       /*Scope*/ 33, /*->33643*/
/*33610*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*33612*/         OPC_EmitMergeInputChains1_0,
/*33613*/         OPC_EmitConvertToTarget, 1,
/*33615*/         OPC_EmitConvertToTarget, 2,
/*33617*/         OPC_EmitConvertToTarget, 3,
/*33619*/         OPC_EmitConvertToTarget, 4,
/*33621*/         OPC_EmitConvertToTarget, 5,
/*33623*/         OPC_EmitInteger, MVT::i32, 14, 
/*33626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 228:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*33643*/       0, /*End of Scope*/
/*33644*/     /*Scope*/ 31|128,1/*159*/, /*->33805*/
/*33646*/       OPC_CheckChild1Integer, 93|128,1/*221*/, 
/*33649*/       OPC_RecordChild2, // #1 = $addr
/*33650*/       OPC_CheckChild2Type, MVT::i32,
/*33652*/       OPC_Scope, 25, /*->33679*/ // 6 children in Scope
/*33654*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33656*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33658*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*33661*/         OPC_EmitMergeInputChains1_0,
/*33662*/         OPC_EmitInteger, MVT::i32, 14, 
/*33665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 221:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*33679*/       /*Scope*/ 24, /*->33704*/
/*33680*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33682*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33684*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33687*/         OPC_EmitMergeInputChains1_0,
/*33688*/         OPC_EmitInteger, MVT::i32, 14, 
/*33691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 221:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*33704*/       /*Scope*/ 24, /*->33729*/
/*33705*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33707*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33709*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33712*/         OPC_EmitMergeInputChains1_0,
/*33713*/         OPC_EmitInteger, MVT::i32, 14, 
/*33716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 221:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*33729*/       /*Scope*/ 24, /*->33754*/
/*33730*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*33732*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33734*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33737*/         OPC_EmitMergeInputChains1_0,
/*33738*/         OPC_EmitInteger, MVT::i32, 14, 
/*33741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 221:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*33754*/       /*Scope*/ 24, /*->33779*/
/*33755*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*33757*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33759*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33762*/         OPC_EmitMergeInputChains1_0,
/*33763*/         OPC_EmitInteger, MVT::i32, 14, 
/*33766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 221:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*33779*/       /*Scope*/ 24, /*->33804*/
/*33780*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*33782*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33784*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33787*/         OPC_EmitMergeInputChains1_0,
/*33788*/         OPC_EmitInteger, MVT::i32, 14, 
/*33791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 221:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*33804*/       0, /*End of Scope*/
/*33805*/     /*Scope*/ 30|128,1/*158*/, /*->33965*/
/*33807*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*33810*/       OPC_RecordChild2, // #1 = $addr
/*33811*/       OPC_CheckChild2Type, MVT::i32,
/*33813*/       OPC_Scope, 24, /*->33839*/ // 6 children in Scope
/*33815*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*33817*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33819*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33822*/         OPC_EmitMergeInputChains1_0,
/*33823*/         OPC_EmitInteger, MVT::i32, 14, 
/*33826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*33839*/       /*Scope*/ 24, /*->33864*/
/*33840*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*33842*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33844*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33847*/         OPC_EmitMergeInputChains1_0,
/*33848*/         OPC_EmitInteger, MVT::i32, 14, 
/*33851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33854*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*33864*/       /*Scope*/ 24, /*->33889*/
/*33865*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*33867*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33869*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33872*/         OPC_EmitMergeInputChains1_0,
/*33873*/         OPC_EmitInteger, MVT::i32, 14, 
/*33876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*33889*/       /*Scope*/ 24, /*->33914*/
/*33890*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*33892*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33894*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33897*/         OPC_EmitMergeInputChains1_0,
/*33898*/         OPC_EmitInteger, MVT::i32, 14, 
/*33901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*33914*/       /*Scope*/ 24, /*->33939*/
/*33915*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*33917*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33919*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33922*/         OPC_EmitMergeInputChains1_0,
/*33923*/         OPC_EmitInteger, MVT::i32, 14, 
/*33926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33929*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*33939*/       /*Scope*/ 24, /*->33964*/
/*33940*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*33942*/         OPC_CheckPatternPredicate, 37, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*33944*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33947*/         OPC_EmitMergeInputChains1_0,
/*33948*/         OPC_EmitInteger, MVT::i32, 14, 
/*33951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 219:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*33964*/       0, /*End of Scope*/
/*33965*/     /*Scope*/ 23, /*->33989*/
/*33966*/       OPC_CheckChild1Integer, 100|128,2/*356*/, 
/*33969*/       OPC_RecordChild2, // #1 = $size
/*33970*/       OPC_MoveChild, 2,
/*33972*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33975*/       OPC_MoveParent,
/*33976*/       OPC_RecordChild3, // #2 = $Rn
/*33977*/       OPC_EmitMergeInputChains1_0,
/*33978*/       OPC_EmitConvertToTarget, 1,
/*33980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 356:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*33989*/     0, /*End of Scope*/
/*33990*/   /*SwitchOpcode*/ 114, TARGET_VAL(ARMISD::BR_JT),// ->34107
/*33993*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*33994*/     OPC_Scope, 73, /*->34069*/ // 2 children in Scope
/*33996*/       OPC_MoveChild, 1,
/*33998*/       OPC_SwitchOpcode /*2 cases */, 39, TARGET_VAL(ISD::LOAD),// ->34041
/*34002*/         OPC_RecordMemRef,
/*34003*/         OPC_RecordNode, // #1 = 'ld' chained node
/*34004*/         OPC_CheckFoldableChainNode,
/*34005*/         OPC_RecordChild1, // #2 = $target
/*34006*/         OPC_CheckChild1Type, MVT::i32,
/*34008*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*34010*/         OPC_CheckPredicate, 63, // Predicate_load
/*34012*/         OPC_CheckType, MVT::i32,
/*34014*/         OPC_MoveParent,
/*34015*/         OPC_RecordChild2, // #3 = $jt
/*34016*/         OPC_MoveChild, 2,
/*34018*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34021*/         OPC_MoveParent,
/*34022*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34024*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*34027*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*34031*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*34041*/       /*SwitchOpcode*/ 24, TARGET_VAL(ISD::ADD),// ->34068
/*34044*/         OPC_RecordChild0, // #1 = $target
/*34045*/         OPC_RecordChild1, // #2 = $idx
/*34046*/         OPC_CheckType, MVT::i32,
/*34048*/         OPC_MoveParent,
/*34049*/         OPC_RecordChild2, // #3 = $jt
/*34050*/         OPC_MoveChild, 2,
/*34052*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34055*/         OPC_MoveParent,
/*34056*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34058*/         OPC_EmitMergeInputChains1_0,
/*34059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*34068*/       0, // EndSwitchOpcode
/*34069*/     /*Scope*/ 36, /*->34106*/
/*34070*/       OPC_RecordChild1, // #1 = $target
/*34071*/       OPC_CheckChild1Type, MVT::i32,
/*34073*/       OPC_RecordChild2, // #2 = $jt
/*34074*/       OPC_MoveChild, 2,
/*34076*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*34079*/       OPC_MoveParent,
/*34080*/       OPC_Scope, 11, /*->34093*/ // 2 children in Scope
/*34082*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34084*/         OPC_EmitMergeInputChains1_0,
/*34085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*34093*/       /*Scope*/ 11, /*->34105*/
/*34094*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34096*/         OPC_EmitMergeInputChains1_0,
/*34097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*34105*/       0, /*End of Scope*/
/*34106*/     0, /*End of Scope*/
/*34107*/   /*SwitchOpcode*/ 55|128,15/*1975*/, TARGET_VAL(ISD::XOR),// ->36086
/*34111*/     OPC_Scope, 81|128,1/*209*/, /*->34323*/ // 7 children in Scope
/*34114*/       OPC_RecordChild0, // #0 = $shift
/*34115*/       OPC_Scope, 97, /*->34214*/ // 3 children in Scope
/*34117*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34128*/         OPC_CheckType, MVT::i32,
/*34130*/         OPC_Scope, 27, /*->34159*/ // 3 children in Scope
/*34132*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34134*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*34137*/           OPC_EmitInteger, MVT::i32, 14, 
/*34140*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34146*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*34159*/         /*Scope*/ 26, /*->34186*/
/*34160*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34162*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34165*/           OPC_EmitInteger, MVT::i32, 14, 
/*34168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34186*/         /*Scope*/ 26, /*->34213*/
/*34187*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34189*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*34192*/           OPC_EmitInteger, MVT::i32, 14, 
/*34195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*34213*/         0, /*End of Scope*/
/*34214*/       /*Scope*/ 61, /*->34276*/
/*34215*/         OPC_RecordChild1, // #1 = $shift
/*34216*/         OPC_CheckType, MVT::i32,
/*34218*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34220*/         OPC_Scope, 26, /*->34248*/ // 2 children in Scope
/*34222*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*34225*/           OPC_EmitInteger, MVT::i32, 14, 
/*34228*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34234*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34248*/         /*Scope*/ 26, /*->34275*/
/*34249*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*34252*/           OPC_EmitInteger, MVT::i32, 14, 
/*34255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34261*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*34275*/         0, /*End of Scope*/
/*34276*/       /*Scope*/ 45, /*->34322*/
/*34277*/         OPC_MoveChild, 0,
/*34279*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34282*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34284*/         OPC_MoveParent,
/*34285*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34296*/         OPC_CheckType, MVT::i32,
/*34298*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34300*/         OPC_EmitConvertToTarget, 0,
/*34302*/         OPC_EmitInteger, MVT::i32, 14, 
/*34305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34322*/       0, /*End of Scope*/
/*34323*/     /*Scope*/ 46, /*->34370*/
/*34324*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34335*/       OPC_RecordChild1, // #0 = $imm
/*34336*/       OPC_MoveChild, 1,
/*34338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34341*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34343*/       OPC_MoveParent,
/*34344*/       OPC_CheckType, MVT::i32,
/*34346*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34348*/       OPC_EmitConvertToTarget, 0,
/*34350*/       OPC_EmitInteger, MVT::i32, 14, 
/*34353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34370*/     /*Scope*/ 102|128,2/*358*/, /*->34730*/
/*34372*/       OPC_RecordChild0, // #0 = $Rn
/*34373*/       OPC_Scope, 117, /*->34492*/ // 3 children in Scope
/*34375*/         OPC_RecordChild1, // #1 = $shift
/*34376*/         OPC_CheckType, MVT::i32,
/*34378*/         OPC_Scope, 27, /*->34407*/ // 4 children in Scope
/*34380*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34382*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*34385*/           OPC_EmitInteger, MVT::i32, 14, 
/*34388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34391*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34394*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34407*/         /*Scope*/ 27, /*->34435*/
/*34408*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34410*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34413*/           OPC_EmitInteger, MVT::i32, 14, 
/*34416*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34422*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34435*/         /*Scope*/ 27, /*->34463*/
/*34436*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34438*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*34441*/           OPC_EmitInteger, MVT::i32, 14, 
/*34444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34450*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*34463*/         /*Scope*/ 27, /*->34491*/
/*34464*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34466*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34469*/           OPC_EmitInteger, MVT::i32, 14, 
/*34472*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34478*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34491*/         0, /*End of Scope*/
/*34492*/       /*Scope*/ 84, /*->34577*/
/*34493*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34504*/         OPC_CheckType, MVT::i32,
/*34506*/         OPC_Scope, 22, /*->34530*/ // 3 children in Scope
/*34508*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34510*/           OPC_EmitInteger, MVT::i32, 14, 
/*34513*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34519*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34530*/         /*Scope*/ 22, /*->34553*/
/*34531*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34533*/           OPC_EmitInteger, MVT::i32, 14, 
/*34536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34542*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*34553*/         /*Scope*/ 22, /*->34576*/
/*34554*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34556*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34559*/           OPC_EmitInteger, MVT::i32, 14, 
/*34562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34565*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*34576*/         0, /*End of Scope*/
/*34577*/       /*Scope*/ 22|128,1/*150*/, /*->34729*/
/*34579*/         OPC_RecordChild1, // #1 = $imm
/*34580*/         OPC_Scope, 69, /*->34651*/ // 2 children in Scope
/*34582*/           OPC_MoveChild, 1,
/*34584*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34587*/           OPC_Scope, 30, /*->34619*/ // 2 children in Scope
/*34589*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*34591*/             OPC_MoveParent,
/*34592*/             OPC_CheckType, MVT::i32,
/*34594*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34596*/             OPC_EmitConvertToTarget, 1,
/*34598*/             OPC_EmitInteger, MVT::i32, 14, 
/*34601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34607*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*34619*/           /*Scope*/ 30, /*->34650*/
/*34620*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*34622*/             OPC_MoveParent,
/*34623*/             OPC_CheckType, MVT::i32,
/*34625*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34627*/             OPC_EmitConvertToTarget, 1,
/*34629*/             OPC_EmitInteger, MVT::i32, 14, 
/*34632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34635*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34638*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*34650*/           0, /*End of Scope*/
/*34651*/         /*Scope*/ 76, /*->34728*/
/*34652*/           OPC_CheckType, MVT::i32,
/*34654*/           OPC_Scope, 23, /*->34679*/ // 3 children in Scope
/*34656*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34658*/             OPC_EmitInteger, MVT::i32, 14, 
/*34661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34664*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34667*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*34679*/           /*Scope*/ 23, /*->34703*/
/*34680*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34682*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34685*/             OPC_EmitInteger, MVT::i32, 14, 
/*34688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34691*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*34703*/           /*Scope*/ 23, /*->34727*/
/*34704*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34706*/             OPC_EmitInteger, MVT::i32, 14, 
/*34709*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34715*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*34727*/           0, /*End of Scope*/
/*34728*/         0, /*End of Scope*/
/*34729*/       0, /*End of Scope*/
/*34730*/     /*Scope*/ 61|128,8/*1085*/, /*->35817*/
/*34732*/       OPC_MoveChild, 0,
/*34734*/       OPC_SwitchOpcode /*3 cases */, 21|128,6/*789*/, TARGET_VAL(ISD::BITCAST),// ->35528
/*34739*/         OPC_MoveChild, 0,
/*34741*/         OPC_SwitchOpcode /*2 cases */, 103|128,2/*359*/, TARGET_VAL(ARMISD::VSHRs),// ->35105
/*34746*/           OPC_RecordChild0, // #0 = $src
/*34747*/           OPC_Scope, 48|128,1/*176*/, /*->34926*/ // 2 children in Scope
/*34750*/             OPC_CheckChild1Integer, 7, 
/*34752*/             OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->34839
/*34755*/               OPC_MoveParent,
/*34756*/               OPC_MoveParent,
/*34757*/               OPC_MoveChild, 1,
/*34759*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34762*/               OPC_MoveChild, 0,
/*34764*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34767*/               OPC_Scope, 34, /*->34803*/ // 2 children in Scope
/*34769*/                 OPC_CheckChild0Same, 0,
/*34771*/                 OPC_MoveChild, 1,
/*34773*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34776*/                 OPC_CheckChild0Same, 0,
/*34778*/                 OPC_CheckChild1Integer, 7, 
/*34780*/                 OPC_MoveParent,
/*34781*/                 OPC_CheckType, MVT::v8i8,
/*34783*/                 OPC_MoveParent,
/*34784*/                 OPC_MoveParent,
/*34785*/                 OPC_CheckType, MVT::v2i32,
/*34787*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34790*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34793*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34803*/               /*Scope*/ 34, /*->34838*/
/*34804*/                 OPC_MoveChild, 0,
/*34806*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34809*/                 OPC_CheckChild0Same, 0,
/*34811*/                 OPC_CheckChild1Integer, 7, 
/*34813*/                 OPC_MoveParent,
/*34814*/                 OPC_CheckChild1Same, 0,
/*34816*/                 OPC_CheckType, MVT::v8i8,
/*34818*/                 OPC_MoveParent,
/*34819*/                 OPC_MoveParent,
/*34820*/                 OPC_CheckType, MVT::v2i32,
/*34822*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34825*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34828*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34838*/               0, /*End of Scope*/
/*34839*/             /*SwitchType*/ 84, MVT::v16i8,// ->34925
/*34841*/               OPC_MoveParent,
/*34842*/               OPC_MoveParent,
/*34843*/               OPC_MoveChild, 1,
/*34845*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34848*/               OPC_MoveChild, 0,
/*34850*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34853*/               OPC_Scope, 34, /*->34889*/ // 2 children in Scope
/*34855*/                 OPC_CheckChild0Same, 0,
/*34857*/                 OPC_MoveChild, 1,
/*34859*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34862*/                 OPC_CheckChild0Same, 0,
/*34864*/                 OPC_CheckChild1Integer, 7, 
/*34866*/                 OPC_MoveParent,
/*34867*/                 OPC_CheckType, MVT::v16i8,
/*34869*/                 OPC_MoveParent,
/*34870*/                 OPC_MoveParent,
/*34871*/                 OPC_CheckType, MVT::v4i32,
/*34873*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34876*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34879*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34889*/               /*Scope*/ 34, /*->34924*/
/*34890*/                 OPC_MoveChild, 0,
/*34892*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34895*/                 OPC_CheckChild0Same, 0,
/*34897*/                 OPC_CheckChild1Integer, 7, 
/*34899*/                 OPC_MoveParent,
/*34900*/                 OPC_CheckChild1Same, 0,
/*34902*/                 OPC_CheckType, MVT::v16i8,
/*34904*/                 OPC_MoveParent,
/*34905*/                 OPC_MoveParent,
/*34906*/                 OPC_CheckType, MVT::v4i32,
/*34908*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34911*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34914*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34924*/               0, /*End of Scope*/
/*34925*/             0, // EndSwitchType
/*34926*/           /*Scope*/ 48|128,1/*176*/, /*->35104*/
/*34928*/             OPC_CheckChild1Integer, 15, 
/*34930*/             OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->35017
/*34933*/               OPC_MoveParent,
/*34934*/               OPC_MoveParent,
/*34935*/               OPC_MoveChild, 1,
/*34937*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34940*/               OPC_MoveChild, 0,
/*34942*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34945*/               OPC_Scope, 34, /*->34981*/ // 2 children in Scope
/*34947*/                 OPC_CheckChild0Same, 0,
/*34949*/                 OPC_MoveChild, 1,
/*34951*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34954*/                 OPC_CheckChild0Same, 0,
/*34956*/                 OPC_CheckChild1Integer, 15, 
/*34958*/                 OPC_MoveParent,
/*34959*/                 OPC_CheckType, MVT::v4i16,
/*34961*/                 OPC_MoveParent,
/*34962*/                 OPC_MoveParent,
/*34963*/                 OPC_CheckType, MVT::v2i32,
/*34965*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34968*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34971*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34981*/               /*Scope*/ 34, /*->35016*/
/*34982*/                 OPC_MoveChild, 0,
/*34984*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34987*/                 OPC_CheckChild0Same, 0,
/*34989*/                 OPC_CheckChild1Integer, 15, 
/*34991*/                 OPC_MoveParent,
/*34992*/                 OPC_CheckChild1Same, 0,
/*34994*/                 OPC_CheckType, MVT::v4i16,
/*34996*/                 OPC_MoveParent,
/*34997*/                 OPC_MoveParent,
/*34998*/                 OPC_CheckType, MVT::v2i32,
/*35000*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35003*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35006*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35016*/               0, /*End of Scope*/
/*35017*/             /*SwitchType*/ 84, MVT::v8i16,// ->35103
/*35019*/               OPC_MoveParent,
/*35020*/               OPC_MoveParent,
/*35021*/               OPC_MoveChild, 1,
/*35023*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35026*/               OPC_MoveChild, 0,
/*35028*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35031*/               OPC_Scope, 34, /*->35067*/ // 2 children in Scope
/*35033*/                 OPC_CheckChild0Same, 0,
/*35035*/                 OPC_MoveChild, 1,
/*35037*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35040*/                 OPC_CheckChild0Same, 0,
/*35042*/                 OPC_CheckChild1Integer, 15, 
/*35044*/                 OPC_MoveParent,
/*35045*/                 OPC_CheckType, MVT::v8i16,
/*35047*/                 OPC_MoveParent,
/*35048*/                 OPC_MoveParent,
/*35049*/                 OPC_CheckType, MVT::v4i32,
/*35051*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35054*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35057*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35067*/               /*Scope*/ 34, /*->35102*/
/*35068*/                 OPC_MoveChild, 0,
/*35070*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35073*/                 OPC_CheckChild0Same, 0,
/*35075*/                 OPC_CheckChild1Integer, 15, 
/*35077*/                 OPC_MoveParent,
/*35078*/                 OPC_CheckChild1Same, 0,
/*35080*/                 OPC_CheckType, MVT::v8i16,
/*35082*/                 OPC_MoveParent,
/*35083*/                 OPC_MoveParent,
/*35084*/                 OPC_CheckType, MVT::v4i32,
/*35086*/                 OPC_EmitInteger, MVT::i32, 14, 
/*35089*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35092*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35102*/               0, /*End of Scope*/
/*35103*/             0, // EndSwitchType
/*35104*/           0, /*End of Scope*/
/*35105*/         /*SwitchOpcode*/ 34|128,3/*418*/, TARGET_VAL(ISD::ADD),// ->35527
/*35109*/           OPC_Scope, 51, /*->35162*/ // 8 children in Scope
/*35111*/             OPC_RecordChild0, // #0 = $src
/*35112*/             OPC_MoveChild, 1,
/*35114*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35117*/             OPC_CheckChild0Same, 0,
/*35119*/             OPC_CheckChild1Integer, 7, 
/*35121*/             OPC_MoveParent,
/*35122*/             OPC_CheckType, MVT::v8i8,
/*35124*/             OPC_MoveParent,
/*35125*/             OPC_MoveParent,
/*35126*/             OPC_MoveChild, 1,
/*35128*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35131*/             OPC_MoveChild, 0,
/*35133*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35136*/             OPC_CheckChild0Same, 0,
/*35138*/             OPC_CheckChild1Integer, 7, 
/*35140*/             OPC_CheckType, MVT::v8i8,
/*35142*/             OPC_MoveParent,
/*35143*/             OPC_MoveParent,
/*35144*/             OPC_CheckType, MVT::v2i32,
/*35146*/             OPC_EmitInteger, MVT::i32, 14, 
/*35149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35162*/           /*Scope*/ 51, /*->35214*/
/*35163*/             OPC_MoveChild, 0,
/*35165*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35168*/             OPC_RecordChild0, // #0 = $src
/*35169*/             OPC_CheckChild1Integer, 7, 
/*35171*/             OPC_MoveParent,
/*35172*/             OPC_CheckChild1Same, 0,
/*35174*/             OPC_CheckType, MVT::v8i8,
/*35176*/             OPC_MoveParent,
/*35177*/             OPC_MoveParent,
/*35178*/             OPC_MoveChild, 1,
/*35180*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35183*/             OPC_MoveChild, 0,
/*35185*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35188*/             OPC_CheckChild0Same, 0,
/*35190*/             OPC_CheckChild1Integer, 7, 
/*35192*/             OPC_CheckType, MVT::v8i8,
/*35194*/             OPC_MoveParent,
/*35195*/             OPC_MoveParent,
/*35196*/             OPC_CheckType, MVT::v2i32,
/*35198*/             OPC_EmitInteger, MVT::i32, 14, 
/*35201*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35204*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35214*/           /*Scope*/ 51, /*->35266*/
/*35215*/             OPC_RecordChild0, // #0 = $src
/*35216*/             OPC_MoveChild, 1,
/*35218*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35221*/             OPC_CheckChild0Same, 0,
/*35223*/             OPC_CheckChild1Integer, 15, 
/*35225*/             OPC_MoveParent,
/*35226*/             OPC_CheckType, MVT::v4i16,
/*35228*/             OPC_MoveParent,
/*35229*/             OPC_MoveParent,
/*35230*/             OPC_MoveChild, 1,
/*35232*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35235*/             OPC_MoveChild, 0,
/*35237*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35240*/             OPC_CheckChild0Same, 0,
/*35242*/             OPC_CheckChild1Integer, 15, 
/*35244*/             OPC_CheckType, MVT::v4i16,
/*35246*/             OPC_MoveParent,
/*35247*/             OPC_MoveParent,
/*35248*/             OPC_CheckType, MVT::v2i32,
/*35250*/             OPC_EmitInteger, MVT::i32, 14, 
/*35253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35256*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35266*/           /*Scope*/ 51, /*->35318*/
/*35267*/             OPC_MoveChild, 0,
/*35269*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35272*/             OPC_RecordChild0, // #0 = $src
/*35273*/             OPC_CheckChild1Integer, 15, 
/*35275*/             OPC_MoveParent,
/*35276*/             OPC_CheckChild1Same, 0,
/*35278*/             OPC_CheckType, MVT::v4i16,
/*35280*/             OPC_MoveParent,
/*35281*/             OPC_MoveParent,
/*35282*/             OPC_MoveChild, 1,
/*35284*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35287*/             OPC_MoveChild, 0,
/*35289*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35292*/             OPC_CheckChild0Same, 0,
/*35294*/             OPC_CheckChild1Integer, 15, 
/*35296*/             OPC_CheckType, MVT::v4i16,
/*35298*/             OPC_MoveParent,
/*35299*/             OPC_MoveParent,
/*35300*/             OPC_CheckType, MVT::v2i32,
/*35302*/             OPC_EmitInteger, MVT::i32, 14, 
/*35305*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35308*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35318*/           /*Scope*/ 51, /*->35370*/
/*35319*/             OPC_RecordChild0, // #0 = $src
/*35320*/             OPC_MoveChild, 1,
/*35322*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35325*/             OPC_CheckChild0Same, 0,
/*35327*/             OPC_CheckChild1Integer, 7, 
/*35329*/             OPC_MoveParent,
/*35330*/             OPC_CheckType, MVT::v16i8,
/*35332*/             OPC_MoveParent,
/*35333*/             OPC_MoveParent,
/*35334*/             OPC_MoveChild, 1,
/*35336*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35339*/             OPC_MoveChild, 0,
/*35341*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35344*/             OPC_CheckChild0Same, 0,
/*35346*/             OPC_CheckChild1Integer, 7, 
/*35348*/             OPC_CheckType, MVT::v16i8,
/*35350*/             OPC_MoveParent,
/*35351*/             OPC_MoveParent,
/*35352*/             OPC_CheckType, MVT::v4i32,
/*35354*/             OPC_EmitInteger, MVT::i32, 14, 
/*35357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35360*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35370*/           /*Scope*/ 51, /*->35422*/
/*35371*/             OPC_MoveChild, 0,
/*35373*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35376*/             OPC_RecordChild0, // #0 = $src
/*35377*/             OPC_CheckChild1Integer, 7, 
/*35379*/             OPC_MoveParent,
/*35380*/             OPC_CheckChild1Same, 0,
/*35382*/             OPC_CheckType, MVT::v16i8,
/*35384*/             OPC_MoveParent,
/*35385*/             OPC_MoveParent,
/*35386*/             OPC_MoveChild, 1,
/*35388*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35391*/             OPC_MoveChild, 0,
/*35393*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35396*/             OPC_CheckChild0Same, 0,
/*35398*/             OPC_CheckChild1Integer, 7, 
/*35400*/             OPC_CheckType, MVT::v16i8,
/*35402*/             OPC_MoveParent,
/*35403*/             OPC_MoveParent,
/*35404*/             OPC_CheckType, MVT::v4i32,
/*35406*/             OPC_EmitInteger, MVT::i32, 14, 
/*35409*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35412*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35422*/           /*Scope*/ 51, /*->35474*/
/*35423*/             OPC_RecordChild0, // #0 = $src
/*35424*/             OPC_MoveChild, 1,
/*35426*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35429*/             OPC_CheckChild0Same, 0,
/*35431*/             OPC_CheckChild1Integer, 15, 
/*35433*/             OPC_MoveParent,
/*35434*/             OPC_CheckType, MVT::v8i16,
/*35436*/             OPC_MoveParent,
/*35437*/             OPC_MoveParent,
/*35438*/             OPC_MoveChild, 1,
/*35440*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35443*/             OPC_MoveChild, 0,
/*35445*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35448*/             OPC_CheckChild0Same, 0,
/*35450*/             OPC_CheckChild1Integer, 15, 
/*35452*/             OPC_CheckType, MVT::v8i16,
/*35454*/             OPC_MoveParent,
/*35455*/             OPC_MoveParent,
/*35456*/             OPC_CheckType, MVT::v4i32,
/*35458*/             OPC_EmitInteger, MVT::i32, 14, 
/*35461*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35464*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35474*/           /*Scope*/ 51, /*->35526*/
/*35475*/             OPC_MoveChild, 0,
/*35477*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35480*/             OPC_RecordChild0, // #0 = $src
/*35481*/             OPC_CheckChild1Integer, 15, 
/*35483*/             OPC_MoveParent,
/*35484*/             OPC_CheckChild1Same, 0,
/*35486*/             OPC_CheckType, MVT::v8i16,
/*35488*/             OPC_MoveParent,
/*35489*/             OPC_MoveParent,
/*35490*/             OPC_MoveChild, 1,
/*35492*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35495*/             OPC_MoveChild, 0,
/*35497*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35500*/             OPC_CheckChild0Same, 0,
/*35502*/             OPC_CheckChild1Integer, 15, 
/*35504*/             OPC_CheckType, MVT::v8i16,
/*35506*/             OPC_MoveParent,
/*35507*/             OPC_MoveParent,
/*35508*/             OPC_CheckType, MVT::v4i32,
/*35510*/             OPC_EmitInteger, MVT::i32, 14, 
/*35513*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35516*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35526*/           0, /*End of Scope*/
/*35527*/         0, // EndSwitchOpcode
/*35528*/       /*SwitchOpcode*/ 115, TARGET_VAL(ARMISD::VSHRs),// ->35646
/*35531*/         OPC_RecordChild0, // #0 = $src
/*35532*/         OPC_CheckChild1Integer, 31, 
/*35534*/         OPC_MoveParent,
/*35535*/         OPC_MoveChild, 1,
/*35537*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35540*/         OPC_Scope, 51, /*->35593*/ // 2 children in Scope
/*35542*/           OPC_CheckChild0Same, 0,
/*35544*/           OPC_MoveChild, 1,
/*35546*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35549*/           OPC_CheckChild0Same, 0,
/*35551*/           OPC_CheckChild1Integer, 31, 
/*35553*/           OPC_MoveParent,
/*35554*/           OPC_MoveParent,
/*35555*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35574
/*35558*/             OPC_EmitInteger, MVT::i32, 14, 
/*35561*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35564*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35574*/           /*SwitchType*/ 16, MVT::v4i32,// ->35592
/*35576*/             OPC_EmitInteger, MVT::i32, 14, 
/*35579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35582*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35592*/           0, // EndSwitchType
/*35593*/         /*Scope*/ 51, /*->35645*/
/*35594*/           OPC_MoveChild, 0,
/*35596*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35599*/           OPC_CheckChild0Same, 0,
/*35601*/           OPC_CheckChild1Integer, 31, 
/*35603*/           OPC_MoveParent,
/*35604*/           OPC_CheckChild1Same, 0,
/*35606*/           OPC_MoveParent,
/*35607*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->35626
/*35610*/             OPC_EmitInteger, MVT::i32, 14, 
/*35613*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35616*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35626*/           /*SwitchType*/ 16, MVT::v4i32,// ->35644
/*35628*/             OPC_EmitInteger, MVT::i32, 14, 
/*35631*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35634*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35644*/           0, // EndSwitchType
/*35645*/         0, /*End of Scope*/
/*35646*/       /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ISD::ADD),// ->35816
/*35650*/         OPC_Scope, 40, /*->35692*/ // 4 children in Scope
/*35652*/           OPC_RecordChild0, // #0 = $src
/*35653*/           OPC_MoveChild, 1,
/*35655*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35658*/           OPC_CheckChild0Same, 0,
/*35660*/           OPC_CheckChild1Integer, 31, 
/*35662*/           OPC_MoveParent,
/*35663*/           OPC_MoveParent,
/*35664*/           OPC_MoveChild, 1,
/*35666*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35669*/           OPC_CheckChild0Same, 0,
/*35671*/           OPC_CheckChild1Integer, 31, 
/*35673*/           OPC_MoveParent,
/*35674*/           OPC_CheckType, MVT::v2i32,
/*35676*/           OPC_EmitInteger, MVT::i32, 14, 
/*35679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35682*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35692*/         /*Scope*/ 40, /*->35733*/
/*35693*/           OPC_MoveChild, 0,
/*35695*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35698*/           OPC_RecordChild0, // #0 = $src
/*35699*/           OPC_CheckChild1Integer, 31, 
/*35701*/           OPC_MoveParent,
/*35702*/           OPC_CheckChild1Same, 0,
/*35704*/           OPC_MoveParent,
/*35705*/           OPC_MoveChild, 1,
/*35707*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35710*/           OPC_CheckChild0Same, 0,
/*35712*/           OPC_CheckChild1Integer, 31, 
/*35714*/           OPC_MoveParent,
/*35715*/           OPC_CheckType, MVT::v2i32,
/*35717*/           OPC_EmitInteger, MVT::i32, 14, 
/*35720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35733*/         /*Scope*/ 40, /*->35774*/
/*35734*/           OPC_RecordChild0, // #0 = $src
/*35735*/           OPC_MoveChild, 1,
/*35737*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35740*/           OPC_CheckChild0Same, 0,
/*35742*/           OPC_CheckChild1Integer, 31, 
/*35744*/           OPC_MoveParent,
/*35745*/           OPC_MoveParent,
/*35746*/           OPC_MoveChild, 1,
/*35748*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35751*/           OPC_CheckChild0Same, 0,
/*35753*/           OPC_CheckChild1Integer, 31, 
/*35755*/           OPC_MoveParent,
/*35756*/           OPC_CheckType, MVT::v4i32,
/*35758*/           OPC_EmitInteger, MVT::i32, 14, 
/*35761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35774*/         /*Scope*/ 40, /*->35815*/
/*35775*/           OPC_MoveChild, 0,
/*35777*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35780*/           OPC_RecordChild0, // #0 = $src
/*35781*/           OPC_CheckChild1Integer, 31, 
/*35783*/           OPC_MoveParent,
/*35784*/           OPC_CheckChild1Same, 0,
/*35786*/           OPC_MoveParent,
/*35787*/           OPC_MoveChild, 1,
/*35789*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35792*/           OPC_CheckChild0Same, 0,
/*35794*/           OPC_CheckChild1Integer, 31, 
/*35796*/           OPC_MoveParent,
/*35797*/           OPC_CheckType, MVT::v4i32,
/*35799*/           OPC_EmitInteger, MVT::i32, 14, 
/*35802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35815*/         0, /*End of Scope*/
/*35816*/       0, // EndSwitchOpcode
/*35817*/     /*Scope*/ 109, /*->35927*/
/*35818*/       OPC_RecordChild0, // #0 = $Vm
/*35819*/       OPC_MoveChild, 1,
/*35821*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35824*/       OPC_MoveChild, 0,
/*35826*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35829*/       OPC_MoveChild, 0,
/*35831*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35834*/       OPC_MoveParent,
/*35835*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35837*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->35882
/*35840*/         OPC_MoveParent,
/*35841*/         OPC_MoveParent,
/*35842*/         OPC_CheckType, MVT::v2i32,
/*35844*/         OPC_Scope, 18, /*->35864*/ // 2 children in Scope
/*35846*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35848*/           OPC_EmitInteger, MVT::i32, 14, 
/*35851*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35854*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35864*/         /*Scope*/ 16, /*->35881*/
/*35865*/           OPC_EmitInteger, MVT::i32, 14, 
/*35868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35871*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35881*/         0, /*End of Scope*/
/*35882*/       /*SwitchType*/ 42, MVT::v16i8,// ->35926
/*35884*/         OPC_MoveParent,
/*35885*/         OPC_MoveParent,
/*35886*/         OPC_CheckType, MVT::v4i32,
/*35888*/         OPC_Scope, 18, /*->35908*/ // 2 children in Scope
/*35890*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35892*/           OPC_EmitInteger, MVT::i32, 14, 
/*35895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35908*/         /*Scope*/ 16, /*->35925*/
/*35909*/           OPC_EmitInteger, MVT::i32, 14, 
/*35912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35915*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35925*/         0, /*End of Scope*/
/*35926*/       0, // EndSwitchType
/*35927*/     /*Scope*/ 110, /*->36038*/
/*35928*/       OPC_MoveChild, 0,
/*35930*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35933*/       OPC_MoveChild, 0,
/*35935*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35938*/       OPC_MoveChild, 0,
/*35940*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35943*/       OPC_MoveParent,
/*35944*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35946*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->35992
/*35949*/         OPC_MoveParent,
/*35950*/         OPC_MoveParent,
/*35951*/         OPC_RecordChild1, // #0 = $Vm
/*35952*/         OPC_CheckType, MVT::v2i32,
/*35954*/         OPC_Scope, 18, /*->35974*/ // 2 children in Scope
/*35956*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35958*/           OPC_EmitInteger, MVT::i32, 14, 
/*35961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35964*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35974*/         /*Scope*/ 16, /*->35991*/
/*35975*/           OPC_EmitInteger, MVT::i32, 14, 
/*35978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35981*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35991*/         0, /*End of Scope*/
/*35992*/       /*SwitchType*/ 43, MVT::v16i8,// ->36037
/*35994*/         OPC_MoveParent,
/*35995*/         OPC_MoveParent,
/*35996*/         OPC_RecordChild1, // #0 = $Vm
/*35997*/         OPC_CheckType, MVT::v4i32,
/*35999*/         OPC_Scope, 18, /*->36019*/ // 2 children in Scope
/*36001*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36003*/           OPC_EmitInteger, MVT::i32, 14, 
/*36006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36019*/         /*Scope*/ 16, /*->36036*/
/*36020*/           OPC_EmitInteger, MVT::i32, 14, 
/*36023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36026*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36036*/         0, /*End of Scope*/
/*36037*/       0, // EndSwitchType
/*36038*/     /*Scope*/ 46, /*->36085*/
/*36039*/       OPC_RecordChild0, // #0 = $Vn
/*36040*/       OPC_RecordChild1, // #1 = $Vm
/*36041*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->36063
/*36044*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36046*/         OPC_EmitInteger, MVT::i32, 14, 
/*36049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36063*/       /*SwitchType*/ 19, MVT::v4i32,// ->36084
/*36065*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36067*/         OPC_EmitInteger, MVT::i32, 14, 
/*36070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36084*/       0, // EndSwitchType
/*36085*/     0, /*End of Scope*/
/*36086*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->36781
/*36090*/     OPC_RecordMemRef,
/*36091*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36092*/     OPC_RecordChild1, // #1 = $addr
/*36093*/     OPC_CheckChild1Type, MVT::i32,
/*36095*/     OPC_CheckType, MVT::i32,
/*36097*/     OPC_Scope, 26, /*->36125*/ // 20 children in Scope
/*36099*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36101*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36103*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36105*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36108*/       OPC_EmitMergeInputChains1_0,
/*36109*/       OPC_EmitInteger, MVT::i32, 14, 
/*36112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36125*/     /*Scope*/ 26, /*->36152*/
/*36126*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36128*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36130*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36132*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36135*/       OPC_EmitMergeInputChains1_0,
/*36136*/       OPC_EmitInteger, MVT::i32, 14, 
/*36139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36152*/     /*Scope*/ 26, /*->36179*/
/*36153*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36155*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36157*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36159*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36162*/       OPC_EmitMergeInputChains1_0,
/*36163*/       OPC_EmitInteger, MVT::i32, 14, 
/*36166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36179*/     /*Scope*/ 26, /*->36206*/
/*36180*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36182*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*36184*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36186*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36189*/       OPC_EmitMergeInputChains1_0,
/*36190*/       OPC_EmitInteger, MVT::i32, 14, 
/*36193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36206*/     /*Scope*/ 26, /*->36233*/
/*36207*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36209*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*36211*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36213*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36216*/       OPC_EmitMergeInputChains1_0,
/*36217*/       OPC_EmitInteger, MVT::i32, 14, 
/*36220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36233*/     /*Scope*/ 26, /*->36260*/
/*36234*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36236*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*36238*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36240*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36243*/       OPC_EmitMergeInputChains1_0,
/*36244*/       OPC_EmitInteger, MVT::i32, 14, 
/*36247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36260*/     /*Scope*/ 26, /*->36287*/
/*36261*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36263*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36265*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36268*/       OPC_EmitMergeInputChains1_0,
/*36269*/       OPC_EmitInteger, MVT::i32, 14, 
/*36272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36287*/     /*Scope*/ 26, /*->36314*/
/*36288*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36290*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36292*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36295*/       OPC_EmitMergeInputChains1_0,
/*36296*/       OPC_EmitInteger, MVT::i32, 14, 
/*36299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36314*/     /*Scope*/ 26, /*->36341*/
/*36315*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36317*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36319*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36322*/       OPC_EmitMergeInputChains1_0,
/*36323*/       OPC_EmitInteger, MVT::i32, 14, 
/*36326*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36341*/     /*Scope*/ 26, /*->36368*/
/*36342*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36344*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36346*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36349*/       OPC_EmitMergeInputChains1_0,
/*36350*/       OPC_EmitInteger, MVT::i32, 14, 
/*36353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36368*/     /*Scope*/ 26, /*->36395*/
/*36369*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36371*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36373*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36376*/       OPC_EmitMergeInputChains1_0,
/*36377*/       OPC_EmitInteger, MVT::i32, 14, 
/*36380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36395*/     /*Scope*/ 26, /*->36422*/
/*36396*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36398*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36400*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36403*/       OPC_EmitMergeInputChains1_0,
/*36404*/       OPC_EmitInteger, MVT::i32, 14, 
/*36407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36422*/     /*Scope*/ 25, /*->36448*/
/*36423*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36425*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36427*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36430*/       OPC_EmitMergeInputChains1_0,
/*36431*/       OPC_EmitInteger, MVT::i32, 14, 
/*36434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36448*/     /*Scope*/ 25, /*->36474*/
/*36449*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36451*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36453*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36456*/       OPC_EmitMergeInputChains1_0,
/*36457*/       OPC_EmitInteger, MVT::i32, 14, 
/*36460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*36474*/     /*Scope*/ 50, /*->36525*/
/*36475*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36477*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36479*/       OPC_Scope, 21, /*->36502*/ // 2 children in Scope
/*36481*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*36484*/         OPC_EmitMergeInputChains1_0,
/*36485*/         OPC_EmitInteger, MVT::i32, 14, 
/*36488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*36502*/       /*Scope*/ 21, /*->36524*/
/*36503*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36506*/         OPC_EmitMergeInputChains1_0,
/*36507*/         OPC_EmitInteger, MVT::i32, 14, 
/*36510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*36524*/       0, /*End of Scope*/
/*36525*/     /*Scope*/ 50, /*->36576*/
/*36526*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36528*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36530*/       OPC_Scope, 21, /*->36553*/ // 2 children in Scope
/*36532*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*36535*/         OPC_EmitMergeInputChains1_0,
/*36536*/         OPC_EmitInteger, MVT::i32, 14, 
/*36539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*36553*/       /*Scope*/ 21, /*->36575*/
/*36554*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36557*/         OPC_EmitMergeInputChains1_0,
/*36558*/         OPC_EmitInteger, MVT::i32, 14, 
/*36561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*36575*/       0, /*End of Scope*/
/*36576*/     /*Scope*/ 50, /*->36627*/
/*36577*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36579*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36581*/       OPC_Scope, 21, /*->36604*/ // 2 children in Scope
/*36583*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*36586*/         OPC_EmitMergeInputChains1_0,
/*36587*/         OPC_EmitInteger, MVT::i32, 14, 
/*36590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*36604*/       /*Scope*/ 21, /*->36626*/
/*36605*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36608*/         OPC_EmitMergeInputChains1_0,
/*36609*/         OPC_EmitInteger, MVT::i32, 14, 
/*36612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*36626*/       0, /*End of Scope*/
/*36627*/     /*Scope*/ 50, /*->36678*/
/*36628*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*36630*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36632*/       OPC_Scope, 21, /*->36655*/ // 2 children in Scope
/*36634*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36637*/         OPC_EmitMergeInputChains1_0,
/*36638*/         OPC_EmitInteger, MVT::i32, 14, 
/*36641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*36655*/       /*Scope*/ 21, /*->36677*/
/*36656*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36659*/         OPC_EmitMergeInputChains1_0,
/*36660*/         OPC_EmitInteger, MVT::i32, 14, 
/*36663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*36677*/       0, /*End of Scope*/
/*36678*/     /*Scope*/ 50, /*->36729*/
/*36679*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*36681*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36683*/       OPC_Scope, 21, /*->36706*/ // 2 children in Scope
/*36685*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36688*/         OPC_EmitMergeInputChains1_0,
/*36689*/         OPC_EmitInteger, MVT::i32, 14, 
/*36692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36695*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*36706*/       /*Scope*/ 21, /*->36728*/
/*36707*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36710*/         OPC_EmitMergeInputChains1_0,
/*36711*/         OPC_EmitInteger, MVT::i32, 14, 
/*36714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*36728*/       0, /*End of Scope*/
/*36729*/     /*Scope*/ 50, /*->36780*/
/*36730*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*36732*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36734*/       OPC_Scope, 21, /*->36757*/ // 2 children in Scope
/*36736*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36739*/         OPC_EmitMergeInputChains1_0,
/*36740*/         OPC_EmitInteger, MVT::i32, 14, 
/*36743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*36757*/       /*Scope*/ 21, /*->36779*/
/*36758*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36761*/         OPC_EmitMergeInputChains1_0,
/*36762*/         OPC_EmitInteger, MVT::i32, 14, 
/*36765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36768*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*36779*/       0, /*End of Scope*/
/*36780*/     0, /*End of Scope*/
/*36781*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37477
/*36785*/     OPC_RecordMemRef,
/*36786*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*36787*/     OPC_RecordChild1, // #1 = $addr
/*36788*/     OPC_CheckChild1Type, MVT::i32,
/*36790*/     OPC_RecordChild2, // #2 = $val
/*36791*/     OPC_CheckChild2Type, MVT::i32,
/*36793*/     OPC_Scope, 26, /*->36821*/ // 20 children in Scope
/*36795*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36797*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*36799*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36801*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36804*/       OPC_EmitMergeInputChains1_0,
/*36805*/       OPC_EmitInteger, MVT::i32, 14, 
/*36808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36821*/     /*Scope*/ 26, /*->36848*/
/*36822*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36824*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*36826*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36828*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36831*/       OPC_EmitMergeInputChains1_0,
/*36832*/       OPC_EmitInteger, MVT::i32, 14, 
/*36835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36838*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36848*/     /*Scope*/ 26, /*->36875*/
/*36849*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*36851*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*36853*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36855*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36858*/       OPC_EmitMergeInputChains1_0,
/*36859*/       OPC_EmitInteger, MVT::i32, 14, 
/*36862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36875*/     /*Scope*/ 26, /*->36902*/
/*36876*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36878*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*36880*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36882*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36885*/       OPC_EmitMergeInputChains1_0,
/*36886*/       OPC_EmitInteger, MVT::i32, 14, 
/*36889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36902*/     /*Scope*/ 26, /*->36929*/
/*36903*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36905*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*36907*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36909*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36912*/       OPC_EmitMergeInputChains1_0,
/*36913*/       OPC_EmitInteger, MVT::i32, 14, 
/*36916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36929*/     /*Scope*/ 26, /*->36956*/
/*36930*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*36932*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*36934*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36936*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36939*/       OPC_EmitMergeInputChains1_0,
/*36940*/       OPC_EmitInteger, MVT::i32, 14, 
/*36943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36946*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36956*/     /*Scope*/ 26, /*->36983*/
/*36957*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*36959*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36961*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36964*/       OPC_EmitMergeInputChains1_0,
/*36965*/       OPC_EmitInteger, MVT::i32, 14, 
/*36968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*36983*/     /*Scope*/ 26, /*->37010*/
/*36984*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*36986*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36988*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*36991*/       OPC_EmitMergeInputChains1_0,
/*36992*/       OPC_EmitInteger, MVT::i32, 14, 
/*36995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36998*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37010*/     /*Scope*/ 26, /*->37037*/
/*37011*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37013*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37015*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37018*/       OPC_EmitMergeInputChains1_0,
/*37019*/       OPC_EmitInteger, MVT::i32, 14, 
/*37022*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37025*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37037*/     /*Scope*/ 26, /*->37064*/
/*37038*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37040*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37042*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37045*/       OPC_EmitMergeInputChains1_0,
/*37046*/       OPC_EmitInteger, MVT::i32, 14, 
/*37049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37064*/     /*Scope*/ 26, /*->37091*/
/*37065*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37067*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37069*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37072*/       OPC_EmitMergeInputChains1_0,
/*37073*/       OPC_EmitInteger, MVT::i32, 14, 
/*37076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37079*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37091*/     /*Scope*/ 26, /*->37118*/
/*37092*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37094*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37096*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37099*/       OPC_EmitMergeInputChains1_0,
/*37100*/       OPC_EmitInteger, MVT::i32, 14, 
/*37103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37118*/     /*Scope*/ 25, /*->37144*/
/*37119*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37121*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37123*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37126*/       OPC_EmitMergeInputChains1_0,
/*37127*/       OPC_EmitInteger, MVT::i32, 14, 
/*37130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37144*/     /*Scope*/ 25, /*->37170*/
/*37145*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37147*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37149*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37152*/       OPC_EmitMergeInputChains1_0,
/*37153*/       OPC_EmitInteger, MVT::i32, 14, 
/*37156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37170*/     /*Scope*/ 50, /*->37221*/
/*37171*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37173*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37175*/       OPC_Scope, 21, /*->37198*/ // 2 children in Scope
/*37177*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37180*/         OPC_EmitMergeInputChains1_0,
/*37181*/         OPC_EmitInteger, MVT::i32, 14, 
/*37184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37198*/       /*Scope*/ 21, /*->37220*/
/*37199*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37202*/         OPC_EmitMergeInputChains1_0,
/*37203*/         OPC_EmitInteger, MVT::i32, 14, 
/*37206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37220*/       0, /*End of Scope*/
/*37221*/     /*Scope*/ 50, /*->37272*/
/*37222*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37224*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37226*/       OPC_Scope, 21, /*->37249*/ // 2 children in Scope
/*37228*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37231*/         OPC_EmitMergeInputChains1_0,
/*37232*/         OPC_EmitInteger, MVT::i32, 14, 
/*37235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37249*/       /*Scope*/ 21, /*->37271*/
/*37250*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37253*/         OPC_EmitMergeInputChains1_0,
/*37254*/         OPC_EmitInteger, MVT::i32, 14, 
/*37257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37271*/       0, /*End of Scope*/
/*37272*/     /*Scope*/ 50, /*->37323*/
/*37273*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37275*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37277*/       OPC_Scope, 21, /*->37300*/ // 2 children in Scope
/*37279*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37282*/         OPC_EmitMergeInputChains1_0,
/*37283*/         OPC_EmitInteger, MVT::i32, 14, 
/*37286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37300*/       /*Scope*/ 21, /*->37322*/
/*37301*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37304*/         OPC_EmitMergeInputChains1_0,
/*37305*/         OPC_EmitInteger, MVT::i32, 14, 
/*37308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37322*/       0, /*End of Scope*/
/*37323*/     /*Scope*/ 50, /*->37374*/
/*37324*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*37326*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37328*/       OPC_Scope, 21, /*->37351*/ // 2 children in Scope
/*37330*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37333*/         OPC_EmitMergeInputChains1_0,
/*37334*/         OPC_EmitInteger, MVT::i32, 14, 
/*37337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37351*/       /*Scope*/ 21, /*->37373*/
/*37352*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37355*/         OPC_EmitMergeInputChains1_0,
/*37356*/         OPC_EmitInteger, MVT::i32, 14, 
/*37359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37373*/       0, /*End of Scope*/
/*37374*/     /*Scope*/ 50, /*->37425*/
/*37375*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*37377*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37379*/       OPC_Scope, 21, /*->37402*/ // 2 children in Scope
/*37381*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37384*/         OPC_EmitMergeInputChains1_0,
/*37385*/         OPC_EmitInteger, MVT::i32, 14, 
/*37388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37391*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37402*/       /*Scope*/ 21, /*->37424*/
/*37403*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37406*/         OPC_EmitMergeInputChains1_0,
/*37407*/         OPC_EmitInteger, MVT::i32, 14, 
/*37410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37424*/       0, /*End of Scope*/
/*37425*/     /*Scope*/ 50, /*->37476*/
/*37426*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*37428*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37430*/       OPC_Scope, 21, /*->37453*/ // 2 children in Scope
/*37432*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37435*/         OPC_EmitMergeInputChains1_0,
/*37436*/         OPC_EmitInteger, MVT::i32, 14, 
/*37439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37453*/       /*Scope*/ 21, /*->37475*/
/*37454*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37457*/         OPC_EmitMergeInputChains1_0,
/*37458*/         OPC_EmitInteger, MVT::i32, 14, 
/*37461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37475*/       0, /*End of Scope*/
/*37476*/     0, /*End of Scope*/
/*37477*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->37772
/*37481*/     OPC_Scope, 31, /*->37514*/ // 6 children in Scope
/*37483*/       OPC_MoveChild, 0,
/*37485*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37488*/       OPC_RecordChild0, // #0 = $Rm
/*37489*/       OPC_MoveParent,
/*37490*/       OPC_CheckChild1Integer, 16, 
/*37492*/       OPC_CheckChild1Type, MVT::i32,
/*37494*/       OPC_CheckType, MVT::i32,
/*37496*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37498*/       OPC_EmitInteger, MVT::i32, 14, 
/*37501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*37514*/     /*Scope*/ 30, /*->37545*/
/*37515*/       OPC_RecordNode, // #0 = $src
/*37516*/       OPC_CheckType, MVT::i32,
/*37518*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37520*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37523*/       OPC_EmitInteger, MVT::i32, 14, 
/*37526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37545*/     /*Scope*/ 53, /*->37599*/
/*37546*/       OPC_MoveChild, 0,
/*37548*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37551*/       OPC_RecordChild0, // #0 = $Rm
/*37552*/       OPC_MoveParent,
/*37553*/       OPC_CheckChild1Integer, 16, 
/*37555*/       OPC_CheckChild1Type, MVT::i32,
/*37557*/       OPC_CheckType, MVT::i32,
/*37559*/       OPC_Scope, 18, /*->37579*/ // 2 children in Scope
/*37561*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37563*/         OPC_EmitInteger, MVT::i32, 14, 
/*37566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*37579*/       /*Scope*/ 18, /*->37598*/
/*37580*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37582*/         OPC_EmitInteger, MVT::i32, 14, 
/*37585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*37598*/       0, /*End of Scope*/
/*37599*/     /*Scope*/ 43, /*->37643*/
/*37600*/       OPC_RecordChild0, // #0 = $lhs
/*37601*/       OPC_MoveChild, 1,
/*37603*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37606*/       OPC_RecordChild0, // #1 = $rhs
/*37607*/       OPC_MoveChild, 1,
/*37609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37612*/       OPC_CheckPredicate, 108, // Predicate_lo5AllOne
/*37614*/       OPC_MoveParent,
/*37615*/       OPC_CheckType, MVT::i32,
/*37617*/       OPC_MoveParent,
/*37618*/       OPC_CheckType, MVT::i32,
/*37620*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37622*/       OPC_EmitInteger, MVT::i32, 14, 
/*37625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*37643*/     /*Scope*/ 29, /*->37673*/
/*37644*/       OPC_RecordNode, // #0 = $src
/*37645*/       OPC_CheckType, MVT::i32,
/*37647*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37649*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37652*/       OPC_EmitInteger, MVT::i32, 14, 
/*37655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37673*/     /*Scope*/ 97, /*->37771*/
/*37674*/       OPC_RecordChild0, // #0 = $Rm
/*37675*/       OPC_RecordChild1, // #1 = $imm
/*37676*/       OPC_Scope, 37, /*->37715*/ // 2 children in Scope
/*37678*/         OPC_MoveChild, 1,
/*37680*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37683*/         OPC_CheckPredicate, 62, // Predicate_imm0_31
/*37685*/         OPC_CheckType, MVT::i32,
/*37687*/         OPC_MoveParent,
/*37688*/         OPC_CheckType, MVT::i32,
/*37690*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37692*/         OPC_EmitConvertToTarget, 1,
/*37694*/         OPC_EmitInteger, MVT::i32, 14, 
/*37697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*37715*/       /*Scope*/ 54, /*->37770*/
/*37716*/         OPC_CheckChild1Type, MVT::i32,
/*37718*/         OPC_CheckType, MVT::i32,
/*37720*/         OPC_Scope, 23, /*->37745*/ // 2 children in Scope
/*37722*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37724*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37727*/           OPC_EmitInteger, MVT::i32, 14, 
/*37730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37733*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*37745*/         /*Scope*/ 23, /*->37769*/
/*37746*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37748*/           OPC_EmitInteger, MVT::i32, 14, 
/*37751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37769*/         0, /*End of Scope*/
/*37770*/       0, /*End of Scope*/
/*37771*/     0, /*End of Scope*/
/*37772*/   /*SwitchOpcode*/ 27|128,2/*283*/, TARGET_VAL(ISD::SRA),// ->38059
/*37776*/     OPC_Scope, 31, /*->37809*/ // 5 children in Scope
/*37778*/       OPC_MoveChild, 0,
/*37780*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37783*/       OPC_RecordChild0, // #0 = $Rm
/*37784*/       OPC_MoveParent,
/*37785*/       OPC_CheckChild1Integer, 16, 
/*37787*/       OPC_CheckChild1Type, MVT::i32,
/*37789*/       OPC_CheckType, MVT::i32,
/*37791*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*37793*/       OPC_EmitInteger, MVT::i32, 14, 
/*37796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*37809*/     /*Scope*/ 30, /*->37840*/
/*37810*/       OPC_RecordNode, // #0 = $src
/*37811*/       OPC_CheckType, MVT::i32,
/*37813*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37815*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37818*/       OPC_EmitInteger, MVT::i32, 14, 
/*37821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37840*/     /*Scope*/ 53, /*->37894*/
/*37841*/       OPC_MoveChild, 0,
/*37843*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37846*/       OPC_RecordChild0, // #0 = $Rm
/*37847*/       OPC_MoveParent,
/*37848*/       OPC_CheckChild1Integer, 16, 
/*37850*/       OPC_CheckChild1Type, MVT::i32,
/*37852*/       OPC_CheckType, MVT::i32,
/*37854*/       OPC_Scope, 18, /*->37874*/ // 2 children in Scope
/*37856*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*37858*/         OPC_EmitInteger, MVT::i32, 14, 
/*37861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*37874*/       /*Scope*/ 18, /*->37893*/
/*37875*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37877*/         OPC_EmitInteger, MVT::i32, 14, 
/*37880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*37893*/       0, /*End of Scope*/
/*37894*/     /*Scope*/ 29, /*->37924*/
/*37895*/       OPC_RecordNode, // #0 = $src
/*37896*/       OPC_CheckType, MVT::i32,
/*37898*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37900*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37903*/       OPC_EmitInteger, MVT::i32, 14, 
/*37906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37924*/     /*Scope*/ 4|128,1/*132*/, /*->38058*/
/*37926*/       OPC_RecordChild0, // #0 = $Rm
/*37927*/       OPC_RecordChild1, // #1 = $imm5
/*37928*/       OPC_Scope, 72, /*->38002*/ // 2 children in Scope
/*37930*/         OPC_MoveChild, 1,
/*37932*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37935*/         OPC_CheckPredicate, 34, // Predicate_imm_sr
/*37937*/         OPC_CheckType, MVT::i32,
/*37939*/         OPC_MoveParent,
/*37940*/         OPC_CheckType, MVT::i32,
/*37942*/         OPC_Scope, 28, /*->37972*/ // 2 children in Scope
/*37944*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37946*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37949*/           OPC_EmitConvertToTarget, 1,
/*37951*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*37954*/           OPC_EmitInteger, MVT::i32, 14, 
/*37957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*37972*/         /*Scope*/ 28, /*->38001*/
/*37973*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37975*/           OPC_EmitConvertToTarget, 1,
/*37977*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*37980*/           OPC_EmitInteger, MVT::i32, 14, 
/*37983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38001*/         0, /*End of Scope*/
/*38002*/       /*Scope*/ 54, /*->38057*/
/*38003*/         OPC_CheckChild1Type, MVT::i32,
/*38005*/         OPC_CheckType, MVT::i32,
/*38007*/         OPC_Scope, 23, /*->38032*/ // 2 children in Scope
/*38009*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38011*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38014*/           OPC_EmitInteger, MVT::i32, 14, 
/*38017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38020*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38032*/         /*Scope*/ 23, /*->38056*/
/*38033*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38035*/           OPC_EmitInteger, MVT::i32, 14, 
/*38038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38056*/         0, /*End of Scope*/
/*38057*/       0, /*End of Scope*/
/*38058*/     0, /*End of Scope*/
/*38059*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->38181
/*38062*/     OPC_Scope, 67, /*->38131*/ // 2 children in Scope
/*38064*/       OPC_MoveChild, 0,
/*38066*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38069*/       OPC_RecordMemRef,
/*38070*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38071*/       OPC_CheckFoldableChainNode,
/*38072*/       OPC_MoveChild, 1,
/*38074*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38077*/       OPC_RecordChild0, // #1 = $addr
/*38078*/       OPC_MoveChild, 0,
/*38080*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38083*/       OPC_MoveParent,
/*38084*/       OPC_MoveParent,
/*38085*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*38087*/       OPC_CheckPredicate, 63, // Predicate_load
/*38089*/       OPC_MoveParent,
/*38090*/       OPC_RecordChild1, // #2 = $cp
/*38091*/       OPC_MoveChild, 1,
/*38093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38096*/       OPC_MoveParent,
/*38097*/       OPC_CheckType, MVT::i32,
/*38099*/       OPC_Scope, 14, /*->38115*/ // 2 children in Scope
/*38101*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38103*/         OPC_EmitMergeInputChains1_0,
/*38104*/         OPC_EmitConvertToTarget, 2,
/*38106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38115*/       /*Scope*/ 14, /*->38130*/
/*38116*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38118*/         OPC_EmitMergeInputChains1_0,
/*38119*/         OPC_EmitConvertToTarget, 2,
/*38121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38130*/       0, /*End of Scope*/
/*38131*/     /*Scope*/ 48, /*->38180*/
/*38132*/       OPC_RecordChild0, // #0 = $a
/*38133*/       OPC_RecordChild1, // #1 = $cp
/*38134*/       OPC_MoveChild, 1,
/*38136*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38139*/       OPC_MoveParent,
/*38140*/       OPC_CheckType, MVT::i32,
/*38142*/       OPC_Scope, 21, /*->38165*/ // 2 children in Scope
/*38144*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38146*/         OPC_EmitConvertToTarget, 1,
/*38148*/         OPC_EmitInteger, MVT::i32, 14, 
/*38151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38165*/       /*Scope*/ 13, /*->38179*/
/*38166*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*38168*/         OPC_EmitConvertToTarget, 1,
/*38170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38179*/       0, /*End of Scope*/
/*38180*/     0, /*End of Scope*/
/*38181*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->38251
/*38184*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38185*/     OPC_RecordChild1, // #1 = $cc
/*38186*/     OPC_MoveChild, 1,
/*38188*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38191*/     OPC_MoveParent,
/*38192*/     OPC_RecordChild2, // #2 = $lhs1
/*38193*/     OPC_RecordChild3, // #3 = $lhs2
/*38194*/     OPC_Scope, 28, /*->38224*/ // 2 children in Scope
/*38196*/       OPC_CheckChild4Integer, 0, 
/*38198*/       OPC_MoveChild, 5,
/*38200*/       OPC_CheckInteger, 0, 
/*38202*/       OPC_MoveParent,
/*38203*/       OPC_RecordChild6, // #4 = $dst
/*38204*/       OPC_MoveChild, 6,
/*38206*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38209*/       OPC_MoveParent,
/*38210*/       OPC_EmitMergeInputChains1_0,
/*38211*/       OPC_EmitConvertToTarget, 1,
/*38213*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38224*/     /*Scope*/ 25, /*->38250*/
/*38225*/       OPC_RecordChild4, // #4 = $rhs1
/*38226*/       OPC_RecordChild5, // #5 = $rhs2
/*38227*/       OPC_RecordChild6, // #6 = $dst
/*38228*/       OPC_MoveChild, 6,
/*38230*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38233*/       OPC_MoveParent,
/*38234*/       OPC_EmitMergeInputChains1_0,
/*38235*/       OPC_EmitConvertToTarget, 1,
/*38237*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38250*/     0, /*End of Scope*/
/*38251*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->40694
/*38255*/     OPC_Scope, 46|128,1/*174*/, /*->38432*/ // 7 children in Scope
/*38258*/       OPC_RecordChild0, // #0 = $Rn
/*38259*/       OPC_RecordChild1, // #1 = $shift
/*38260*/       OPC_CheckType, MVT::i32,
/*38262*/       OPC_Scope, 110, /*->38374*/ // 2 children in Scope
/*38264*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38266*/         OPC_Scope, 26, /*->38294*/ // 4 children in Scope
/*38268*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38271*/           OPC_EmitInteger, MVT::i32, 14, 
/*38274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38277*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38280*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38294*/         /*Scope*/ 26, /*->38321*/
/*38295*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38298*/           OPC_EmitInteger, MVT::i32, 14, 
/*38301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38307*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38321*/         /*Scope*/ 25, /*->38347*/
/*38322*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38325*/           OPC_EmitInteger, MVT::i32, 14, 
/*38328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38347*/         /*Scope*/ 25, /*->38373*/
/*38348*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38351*/           OPC_EmitInteger, MVT::i32, 14, 
/*38354*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38357*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38360*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38373*/         0, /*End of Scope*/
/*38374*/       /*Scope*/ 56, /*->38431*/
/*38375*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38377*/         OPC_Scope, 25, /*->38404*/ // 2 children in Scope
/*38379*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38382*/           OPC_EmitInteger, MVT::i32, 14, 
/*38385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38404*/         /*Scope*/ 25, /*->38430*/
/*38405*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*38408*/           OPC_EmitInteger, MVT::i32, 14, 
/*38411*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38430*/         0, /*End of Scope*/
/*38431*/       0, /*End of Scope*/
/*38432*/     /*Scope*/ 27, /*->38460*/
/*38433*/       OPC_CheckChild0Integer, 0, 
/*38435*/       OPC_RecordChild1, // #0 = $Rn
/*38436*/       OPC_CheckType, MVT::i32,
/*38438*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38440*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38443*/       OPC_EmitInteger, MVT::i32, 14, 
/*38446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38460*/     /*Scope*/ 88|128,2/*344*/, /*->38806*/
/*38462*/       OPC_RecordChild0, // #0 = $Rn
/*38463*/       OPC_Scope, 36, /*->38501*/ // 6 children in Scope
/*38465*/         OPC_RecordChild1, // #1 = $imm
/*38466*/         OPC_MoveChild, 1,
/*38468*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38471*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38473*/         OPC_MoveParent,
/*38474*/         OPC_CheckType, MVT::i32,
/*38476*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38478*/         OPC_EmitConvertToTarget, 1,
/*38480*/         OPC_EmitInteger, MVT::i32, 14, 
/*38483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38501*/       /*Scope*/ 36, /*->38538*/
/*38502*/         OPC_MoveChild, 0,
/*38504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38507*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38509*/         OPC_MoveParent,
/*38510*/         OPC_RecordChild1, // #1 = $Rn
/*38511*/         OPC_CheckType, MVT::i32,
/*38513*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38515*/         OPC_EmitConvertToTarget, 0,
/*38517*/         OPC_EmitInteger, MVT::i32, 14, 
/*38520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38526*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38538*/       /*Scope*/ 66, /*->38605*/
/*38539*/         OPC_RecordChild1, // #1 = $imm
/*38540*/         OPC_MoveChild, 1,
/*38542*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38545*/         OPC_Scope, 30, /*->38577*/ // 2 children in Scope
/*38547*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38549*/           OPC_MoveParent,
/*38550*/           OPC_CheckType, MVT::i32,
/*38552*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38554*/           OPC_EmitConvertToTarget, 1,
/*38556*/           OPC_EmitInteger, MVT::i32, 14, 
/*38559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38565*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38577*/         /*Scope*/ 26, /*->38604*/
/*38578*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*38580*/           OPC_MoveParent,
/*38581*/           OPC_CheckType, MVT::i32,
/*38583*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38585*/           OPC_EmitConvertToTarget, 1,
/*38587*/           OPC_EmitInteger, MVT::i32, 14, 
/*38590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38593*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38604*/         0, /*End of Scope*/
/*38605*/       /*Scope*/ 36, /*->38642*/
/*38606*/         OPC_MoveChild, 0,
/*38608*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38611*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38613*/         OPC_MoveParent,
/*38614*/         OPC_RecordChild1, // #1 = $Rn
/*38615*/         OPC_CheckType, MVT::i32,
/*38617*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38619*/         OPC_EmitConvertToTarget, 0,
/*38621*/         OPC_EmitInteger, MVT::i32, 14, 
/*38624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38642*/       /*Scope*/ 84, /*->38727*/
/*38643*/         OPC_MoveChild, 1,
/*38645*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->38698
/*38649*/           OPC_RecordChild0, // #1 = $Rn
/*38650*/           OPC_RecordChild1, // #2 = $Rm
/*38651*/           OPC_MoveParent,
/*38652*/           OPC_CheckType, MVT::i32,
/*38654*/           OPC_Scope, 20, /*->38676*/ // 2 children in Scope
/*38656*/             OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*38658*/             OPC_EmitInteger, MVT::i32, 14, 
/*38661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38664*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38676*/           /*Scope*/ 20, /*->38697*/
/*38677*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38679*/             OPC_EmitInteger, MVT::i32, 14, 
/*38682*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38685*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38697*/           0, /*End of Scope*/
/*38698*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->38726
/*38701*/           OPC_RecordChild0, // #1 = $Rn
/*38702*/           OPC_RecordChild1, // #2 = $Rm
/*38703*/           OPC_MoveParent,
/*38704*/           OPC_CheckType, MVT::i32,
/*38706*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*38708*/           OPC_EmitInteger, MVT::i32, 14, 
/*38711*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38714*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38726*/         0, // EndSwitchOpcode
/*38727*/       /*Scope*/ 77, /*->38805*/
/*38728*/         OPC_RecordChild1, // #1 = $Rm
/*38729*/         OPC_CheckType, MVT::i32,
/*38731*/         OPC_Scope, 23, /*->38756*/ // 3 children in Scope
/*38733*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38735*/           OPC_EmitInteger, MVT::i32, 14, 
/*38738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38756*/         /*Scope*/ 23, /*->38780*/
/*38757*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38759*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38762*/           OPC_EmitInteger, MVT::i32, 14, 
/*38765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38768*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38780*/         /*Scope*/ 23, /*->38804*/
/*38781*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38783*/           OPC_EmitInteger, MVT::i32, 14, 
/*38786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38804*/         0, /*End of Scope*/
/*38805*/       0, /*End of Scope*/
/*38806*/     /*Scope*/ 66|128,1/*194*/, /*->39002*/
/*38808*/       OPC_MoveChild, 0,
/*38810*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*38813*/       OPC_MoveChild, 0,
/*38815*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*38818*/       OPC_MoveChild, 0,
/*38820*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*38823*/       OPC_MoveParent,
/*38824*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*38826*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->38914
/*38829*/         OPC_MoveParent,
/*38830*/         OPC_MoveParent,
/*38831*/         OPC_RecordChild1, // #0 = $Vm
/*38832*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->38873
/*38835*/           OPC_Scope, 18, /*->38855*/ // 2 children in Scope
/*38837*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38839*/             OPC_EmitInteger, MVT::i32, 14, 
/*38842*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38845*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*38855*/           /*Scope*/ 16, /*->38872*/
/*38856*/             OPC_EmitInteger, MVT::i32, 14, 
/*38859*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38862*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*38872*/           0, /*End of Scope*/
/*38873*/         /*SwitchType*/ 38, MVT::v4i16,// ->38913
/*38875*/           OPC_Scope, 18, /*->38895*/ // 2 children in Scope
/*38877*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38879*/             OPC_EmitInteger, MVT::i32, 14, 
/*38882*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38885*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*38895*/           /*Scope*/ 16, /*->38912*/
/*38896*/             OPC_EmitInteger, MVT::i32, 14, 
/*38899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38902*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*38912*/           0, /*End of Scope*/
/*38913*/         0, // EndSwitchType
/*38914*/       /*SwitchType*/ 85, MVT::v4i32,// ->39001
/*38916*/         OPC_MoveParent,
/*38917*/         OPC_MoveParent,
/*38918*/         OPC_RecordChild1, // #0 = $Vm
/*38919*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->38960
/*38922*/           OPC_Scope, 18, /*->38942*/ // 2 children in Scope
/*38924*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38926*/             OPC_EmitInteger, MVT::i32, 14, 
/*38929*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38932*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*38942*/           /*Scope*/ 16, /*->38959*/
/*38943*/             OPC_EmitInteger, MVT::i32, 14, 
/*38946*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38949*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*38959*/           0, /*End of Scope*/
/*38960*/         /*SwitchType*/ 38, MVT::v8i16,// ->39000
/*38962*/           OPC_Scope, 18, /*->38982*/ // 2 children in Scope
/*38964*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38966*/             OPC_EmitInteger, MVT::i32, 14, 
/*38969*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38972*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*38982*/           /*Scope*/ 16, /*->38999*/
/*38983*/             OPC_EmitInteger, MVT::i32, 14, 
/*38986*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38989*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*38999*/           0, /*End of Scope*/
/*39000*/         0, // EndSwitchType
/*39001*/       0, // EndSwitchType
/*39002*/     /*Scope*/ 71|128,5/*711*/, /*->39715*/
/*39004*/       OPC_RecordChild0, // #0 = $src1
/*39005*/       OPC_MoveChild, 1,
/*39007*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->39522
/*39012*/         OPC_Scope, 9|128,1/*137*/, /*->39152*/ // 4 children in Scope
/*39015*/           OPC_RecordChild0, // #1 = $Vn
/*39016*/           OPC_MoveChild, 1,
/*39018*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39021*/           OPC_RecordChild0, // #2 = $Vm
/*39022*/           OPC_Scope, 63, /*->39087*/ // 2 children in Scope
/*39024*/             OPC_CheckChild0Type, MVT::v4i16,
/*39026*/             OPC_RecordChild1, // #3 = $lane
/*39027*/             OPC_MoveChild, 1,
/*39029*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39032*/             OPC_MoveParent,
/*39033*/             OPC_MoveParent,
/*39034*/             OPC_MoveParent,
/*39035*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39061
/*39038*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39040*/               OPC_EmitConvertToTarget, 3,
/*39042*/               OPC_EmitInteger, MVT::i32, 14, 
/*39045*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39048*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39061*/             /*SwitchType*/ 23, MVT::v8i16,// ->39086
/*39063*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39065*/               OPC_EmitConvertToTarget, 3,
/*39067*/               OPC_EmitInteger, MVT::i32, 14, 
/*39070*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39073*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39086*/             0, // EndSwitchType
/*39087*/           /*Scope*/ 63, /*->39151*/
/*39088*/             OPC_CheckChild0Type, MVT::v2i32,
/*39090*/             OPC_RecordChild1, // #3 = $lane
/*39091*/             OPC_MoveChild, 1,
/*39093*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39096*/             OPC_MoveParent,
/*39097*/             OPC_MoveParent,
/*39098*/             OPC_MoveParent,
/*39099*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39125
/*39102*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39104*/               OPC_EmitConvertToTarget, 3,
/*39106*/               OPC_EmitInteger, MVT::i32, 14, 
/*39109*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39112*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39125*/             /*SwitchType*/ 23, MVT::v4i32,// ->39150
/*39127*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39129*/               OPC_EmitConvertToTarget, 3,
/*39131*/               OPC_EmitInteger, MVT::i32, 14, 
/*39134*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39137*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39150*/             0, // EndSwitchType
/*39151*/           0, /*End of Scope*/
/*39152*/         /*Scope*/ 10|128,1/*138*/, /*->39292*/
/*39154*/           OPC_MoveChild, 0,
/*39156*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39159*/           OPC_RecordChild0, // #1 = $Vm
/*39160*/           OPC_Scope, 64, /*->39226*/ // 2 children in Scope
/*39162*/             OPC_CheckChild0Type, MVT::v4i16,
/*39164*/             OPC_RecordChild1, // #2 = $lane
/*39165*/             OPC_MoveChild, 1,
/*39167*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39170*/             OPC_MoveParent,
/*39171*/             OPC_MoveParent,
/*39172*/             OPC_RecordChild1, // #3 = $Vn
/*39173*/             OPC_MoveParent,
/*39174*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->39200
/*39177*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39179*/               OPC_EmitConvertToTarget, 2,
/*39181*/               OPC_EmitInteger, MVT::i32, 14, 
/*39184*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39187*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39200*/             /*SwitchType*/ 23, MVT::v8i16,// ->39225
/*39202*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39204*/               OPC_EmitConvertToTarget, 2,
/*39206*/               OPC_EmitInteger, MVT::i32, 14, 
/*39209*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39212*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39225*/             0, // EndSwitchType
/*39226*/           /*Scope*/ 64, /*->39291*/
/*39227*/             OPC_CheckChild0Type, MVT::v2i32,
/*39229*/             OPC_RecordChild1, // #2 = $lane
/*39230*/             OPC_MoveChild, 1,
/*39232*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39235*/             OPC_MoveParent,
/*39236*/             OPC_MoveParent,
/*39237*/             OPC_RecordChild1, // #3 = $Vn
/*39238*/             OPC_MoveParent,
/*39239*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->39265
/*39242*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39244*/               OPC_EmitConvertToTarget, 2,
/*39246*/               OPC_EmitInteger, MVT::i32, 14, 
/*39249*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39252*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39265*/             /*SwitchType*/ 23, MVT::v4i32,// ->39290
/*39267*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39269*/               OPC_EmitConvertToTarget, 2,
/*39271*/               OPC_EmitInteger, MVT::i32, 14, 
/*39274*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39277*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39290*/             0, // EndSwitchType
/*39291*/           0, /*End of Scope*/
/*39292*/         /*Scope*/ 113, /*->39406*/
/*39293*/           OPC_RecordChild0, // #1 = $src2
/*39294*/           OPC_MoveChild, 1,
/*39296*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39299*/           OPC_RecordChild0, // #2 = $src3
/*39300*/           OPC_Scope, 51, /*->39353*/ // 2 children in Scope
/*39302*/             OPC_CheckChild0Type, MVT::v8i16,
/*39304*/             OPC_RecordChild1, // #3 = $lane
/*39305*/             OPC_MoveChild, 1,
/*39307*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39310*/             OPC_MoveParent,
/*39311*/             OPC_MoveParent,
/*39312*/             OPC_MoveParent,
/*39313*/             OPC_CheckType, MVT::v8i16,
/*39315*/             OPC_EmitConvertToTarget, 3,
/*39317*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39320*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39329*/             OPC_EmitConvertToTarget, 3,
/*39331*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39334*/             OPC_EmitInteger, MVT::i32, 14, 
/*39337*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39340*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39353*/           /*Scope*/ 51, /*->39405*/
/*39354*/             OPC_CheckChild0Type, MVT::v4i32,
/*39356*/             OPC_RecordChild1, // #3 = $lane
/*39357*/             OPC_MoveChild, 1,
/*39359*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39362*/             OPC_MoveParent,
/*39363*/             OPC_MoveParent,
/*39364*/             OPC_MoveParent,
/*39365*/             OPC_CheckType, MVT::v4i32,
/*39367*/             OPC_EmitConvertToTarget, 3,
/*39369*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39372*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39381*/             OPC_EmitConvertToTarget, 3,
/*39383*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39386*/             OPC_EmitInteger, MVT::i32, 14, 
/*39389*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39392*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39405*/           0, /*End of Scope*/
/*39406*/         /*Scope*/ 114, /*->39521*/
/*39407*/           OPC_MoveChild, 0,
/*39409*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39412*/           OPC_RecordChild0, // #1 = $src3
/*39413*/           OPC_Scope, 52, /*->39467*/ // 2 children in Scope
/*39415*/             OPC_CheckChild0Type, MVT::v8i16,
/*39417*/             OPC_RecordChild1, // #2 = $lane
/*39418*/             OPC_MoveChild, 1,
/*39420*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39423*/             OPC_MoveParent,
/*39424*/             OPC_MoveParent,
/*39425*/             OPC_RecordChild1, // #3 = $src2
/*39426*/             OPC_MoveParent,
/*39427*/             OPC_CheckType, MVT::v8i16,
/*39429*/             OPC_EmitConvertToTarget, 2,
/*39431*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39434*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39443*/             OPC_EmitConvertToTarget, 2,
/*39445*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39448*/             OPC_EmitInteger, MVT::i32, 14, 
/*39451*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39454*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39467*/           /*Scope*/ 52, /*->39520*/
/*39468*/             OPC_CheckChild0Type, MVT::v4i32,
/*39470*/             OPC_RecordChild1, // #2 = $lane
/*39471*/             OPC_MoveChild, 1,
/*39473*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39476*/             OPC_MoveParent,
/*39477*/             OPC_MoveParent,
/*39478*/             OPC_RecordChild1, // #3 = $src2
/*39479*/             OPC_MoveParent,
/*39480*/             OPC_CheckType, MVT::v4i32,
/*39482*/             OPC_EmitConvertToTarget, 2,
/*39484*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39487*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39496*/             OPC_EmitConvertToTarget, 2,
/*39498*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39501*/             OPC_EmitInteger, MVT::i32, 14, 
/*39504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39520*/           0, /*End of Scope*/
/*39521*/         0, /*End of Scope*/
/*39522*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->39618
/*39525*/         OPC_RecordChild0, // #1 = $Vn
/*39526*/         OPC_Scope, 44, /*->39572*/ // 2 children in Scope
/*39528*/           OPC_CheckChild0Type, MVT::v4i16,
/*39530*/           OPC_MoveChild, 1,
/*39532*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39535*/           OPC_RecordChild0, // #2 = $Vm
/*39536*/           OPC_CheckChild0Type, MVT::v4i16,
/*39538*/           OPC_RecordChild1, // #3 = $lane
/*39539*/           OPC_MoveChild, 1,
/*39541*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39544*/           OPC_MoveParent,
/*39545*/           OPC_MoveParent,
/*39546*/           OPC_MoveParent,
/*39547*/           OPC_CheckType, MVT::v4i32,
/*39549*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39551*/           OPC_EmitConvertToTarget, 3,
/*39553*/           OPC_EmitInteger, MVT::i32, 14, 
/*39556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39559*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39572*/         /*Scope*/ 44, /*->39617*/
/*39573*/           OPC_CheckChild0Type, MVT::v2i32,
/*39575*/           OPC_MoveChild, 1,
/*39577*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39580*/           OPC_RecordChild0, // #2 = $Vm
/*39581*/           OPC_CheckChild0Type, MVT::v2i32,
/*39583*/           OPC_RecordChild1, // #3 = $lane
/*39584*/           OPC_MoveChild, 1,
/*39586*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39589*/           OPC_MoveParent,
/*39590*/           OPC_MoveParent,
/*39591*/           OPC_MoveParent,
/*39592*/           OPC_CheckType, MVT::v2i64,
/*39594*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39596*/           OPC_EmitConvertToTarget, 3,
/*39598*/           OPC_EmitInteger, MVT::i32, 14, 
/*39601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39617*/         0, /*End of Scope*/
/*39618*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->39714
/*39621*/         OPC_RecordChild0, // #1 = $Vn
/*39622*/         OPC_Scope, 44, /*->39668*/ // 2 children in Scope
/*39624*/           OPC_CheckChild0Type, MVT::v4i16,
/*39626*/           OPC_MoveChild, 1,
/*39628*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39631*/           OPC_RecordChild0, // #2 = $Vm
/*39632*/           OPC_CheckChild0Type, MVT::v4i16,
/*39634*/           OPC_RecordChild1, // #3 = $lane
/*39635*/           OPC_MoveChild, 1,
/*39637*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39640*/           OPC_MoveParent,
/*39641*/           OPC_MoveParent,
/*39642*/           OPC_MoveParent,
/*39643*/           OPC_CheckType, MVT::v4i32,
/*39645*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39647*/           OPC_EmitConvertToTarget, 3,
/*39649*/           OPC_EmitInteger, MVT::i32, 14, 
/*39652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39655*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39668*/         /*Scope*/ 44, /*->39713*/
/*39669*/           OPC_CheckChild0Type, MVT::v2i32,
/*39671*/           OPC_MoveChild, 1,
/*39673*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39676*/           OPC_RecordChild0, // #2 = $Vm
/*39677*/           OPC_CheckChild0Type, MVT::v2i32,
/*39679*/           OPC_RecordChild1, // #3 = $lane
/*39680*/           OPC_MoveChild, 1,
/*39682*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39685*/           OPC_MoveParent,
/*39686*/           OPC_MoveParent,
/*39687*/           OPC_MoveParent,
/*39688*/           OPC_CheckType, MVT::v2i64,
/*39690*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39692*/           OPC_EmitConvertToTarget, 3,
/*39694*/           OPC_EmitInteger, MVT::i32, 14, 
/*39697*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39700*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39713*/         0, /*End of Scope*/
/*39714*/       0, // EndSwitchOpcode
/*39715*/     /*Scope*/ 59|128,2/*315*/, /*->40032*/
/*39717*/       OPC_MoveChild, 0,
/*39719*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->39815
/*39723*/         OPC_MoveChild, 0,
/*39725*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39728*/         OPC_MoveParent,
/*39729*/         OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*39731*/         OPC_MoveParent,
/*39732*/         OPC_RecordChild1, // #0 = $Vm
/*39733*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->39774
/*39736*/           OPC_Scope, 18, /*->39756*/ // 2 children in Scope
/*39738*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39740*/             OPC_EmitInteger, MVT::i32, 14, 
/*39743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39746*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*39756*/           /*Scope*/ 16, /*->39773*/
/*39757*/             OPC_EmitInteger, MVT::i32, 14, 
/*39760*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39763*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*39773*/           0, /*End of Scope*/
/*39774*/         /*SwitchType*/ 38, MVT::v4i32,// ->39814
/*39776*/           OPC_Scope, 18, /*->39796*/ // 2 children in Scope
/*39778*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39780*/             OPC_EmitInteger, MVT::i32, 14, 
/*39783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39786*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*39796*/           /*Scope*/ 16, /*->39813*/
/*39797*/             OPC_EmitInteger, MVT::i32, 14, 
/*39800*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39803*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*39813*/           0, /*End of Scope*/
/*39814*/         0, // EndSwitchType
/*39815*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->39923
/*39818*/         OPC_RecordChild0, // #0 = $Vn
/*39819*/         OPC_Scope, 33, /*->39854*/ // 3 children in Scope
/*39821*/           OPC_CheckChild0Type, MVT::v8i8,
/*39823*/           OPC_MoveParent,
/*39824*/           OPC_MoveChild, 1,
/*39826*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39829*/           OPC_RecordChild0, // #1 = $Vm
/*39830*/           OPC_CheckChild0Type, MVT::v8i8,
/*39832*/           OPC_MoveParent,
/*39833*/           OPC_CheckType, MVT::v8i16,
/*39835*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39837*/           OPC_EmitInteger, MVT::i32, 14, 
/*39840*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39843*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39854*/         /*Scope*/ 33, /*->39888*/
/*39855*/           OPC_CheckChild0Type, MVT::v4i16,
/*39857*/           OPC_MoveParent,
/*39858*/           OPC_MoveChild, 1,
/*39860*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39863*/           OPC_RecordChild0, // #1 = $Vm
/*39864*/           OPC_CheckChild0Type, MVT::v4i16,
/*39866*/           OPC_MoveParent,
/*39867*/           OPC_CheckType, MVT::v4i32,
/*39869*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39871*/           OPC_EmitInteger, MVT::i32, 14, 
/*39874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39888*/         /*Scope*/ 33, /*->39922*/
/*39889*/           OPC_CheckChild0Type, MVT::v2i32,
/*39891*/           OPC_MoveParent,
/*39892*/           OPC_MoveChild, 1,
/*39894*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39897*/           OPC_RecordChild0, // #1 = $Vm
/*39898*/           OPC_CheckChild0Type, MVT::v2i32,
/*39900*/           OPC_MoveParent,
/*39901*/           OPC_CheckType, MVT::v2i64,
/*39903*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39905*/           OPC_EmitInteger, MVT::i32, 14, 
/*39908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39922*/         0, /*End of Scope*/
/*39923*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->40031
/*39926*/         OPC_RecordChild0, // #0 = $Vn
/*39927*/         OPC_Scope, 33, /*->39962*/ // 3 children in Scope
/*39929*/           OPC_CheckChild0Type, MVT::v8i8,
/*39931*/           OPC_MoveParent,
/*39932*/           OPC_MoveChild, 1,
/*39934*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39937*/           OPC_RecordChild0, // #1 = $Vm
/*39938*/           OPC_CheckChild0Type, MVT::v8i8,
/*39940*/           OPC_MoveParent,
/*39941*/           OPC_CheckType, MVT::v8i16,
/*39943*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39945*/           OPC_EmitInteger, MVT::i32, 14, 
/*39948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39962*/         /*Scope*/ 33, /*->39996*/
/*39963*/           OPC_CheckChild0Type, MVT::v4i16,
/*39965*/           OPC_MoveParent,
/*39966*/           OPC_MoveChild, 1,
/*39968*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39971*/           OPC_RecordChild0, // #1 = $Vm
/*39972*/           OPC_CheckChild0Type, MVT::v4i16,
/*39974*/           OPC_MoveParent,
/*39975*/           OPC_CheckType, MVT::v4i32,
/*39977*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39979*/           OPC_EmitInteger, MVT::i32, 14, 
/*39982*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39985*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39996*/         /*Scope*/ 33, /*->40030*/
/*39997*/           OPC_CheckChild0Type, MVT::v2i32,
/*39999*/           OPC_MoveParent,
/*40000*/           OPC_MoveChild, 1,
/*40002*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40005*/           OPC_RecordChild0, // #1 = $Vm
/*40006*/           OPC_CheckChild0Type, MVT::v2i32,
/*40008*/           OPC_MoveParent,
/*40009*/           OPC_CheckType, MVT::v2i64,
/*40011*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40013*/           OPC_EmitInteger, MVT::i32, 14, 
/*40016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40019*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40030*/         0, /*End of Scope*/
/*40031*/       0, // EndSwitchOpcode
/*40032*/     /*Scope*/ 19|128,5/*659*/, /*->40693*/
/*40034*/       OPC_RecordChild0, // #0 = $src1
/*40035*/       OPC_Scope, 97|128,3/*481*/, /*->40519*/ // 2 children in Scope
/*40038*/         OPC_MoveChild, 1,
/*40040*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->40182
/*40045*/           OPC_RecordChild0, // #1 = $Vn
/*40046*/           OPC_RecordChild1, // #2 = $Vm
/*40047*/           OPC_MoveParent,
/*40048*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->40071
/*40051*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40053*/             OPC_EmitInteger, MVT::i32, 14, 
/*40056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40059*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40071*/           /*SwitchType*/ 20, MVT::v4i16,// ->40093
/*40073*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40075*/             OPC_EmitInteger, MVT::i32, 14, 
/*40078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40081*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40093*/           /*SwitchType*/ 20, MVT::v2i32,// ->40115
/*40095*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40097*/             OPC_EmitInteger, MVT::i32, 14, 
/*40100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40103*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40115*/           /*SwitchType*/ 20, MVT::v16i8,// ->40137
/*40117*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40119*/             OPC_EmitInteger, MVT::i32, 14, 
/*40122*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40125*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40137*/           /*SwitchType*/ 20, MVT::v8i16,// ->40159
/*40139*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40141*/             OPC_EmitInteger, MVT::i32, 14, 
/*40144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40159*/           /*SwitchType*/ 20, MVT::v4i32,// ->40181
/*40161*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40163*/             OPC_EmitInteger, MVT::i32, 14, 
/*40166*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40169*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40181*/           0, // EndSwitchType
/*40182*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->40269
/*40185*/           OPC_RecordChild0, // #1 = $Vn
/*40186*/           OPC_Scope, 26, /*->40214*/ // 3 children in Scope
/*40188*/             OPC_CheckChild0Type, MVT::v8i8,
/*40190*/             OPC_RecordChild1, // #2 = $Vm
/*40191*/             OPC_MoveParent,
/*40192*/             OPC_CheckType, MVT::v8i16,
/*40194*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40196*/             OPC_EmitInteger, MVT::i32, 14, 
/*40199*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40202*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40214*/           /*Scope*/ 26, /*->40241*/
/*40215*/             OPC_CheckChild0Type, MVT::v4i16,
/*40217*/             OPC_RecordChild1, // #2 = $Vm
/*40218*/             OPC_MoveParent,
/*40219*/             OPC_CheckType, MVT::v4i32,
/*40221*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40223*/             OPC_EmitInteger, MVT::i32, 14, 
/*40226*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40229*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40241*/           /*Scope*/ 26, /*->40268*/
/*40242*/             OPC_CheckChild0Type, MVT::v2i32,
/*40244*/             OPC_RecordChild1, // #2 = $Vm
/*40245*/             OPC_MoveParent,
/*40246*/             OPC_CheckType, MVT::v2i64,
/*40248*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40250*/             OPC_EmitInteger, MVT::i32, 14, 
/*40253*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40256*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40268*/           0, /*End of Scope*/
/*40269*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->40356
/*40272*/           OPC_RecordChild0, // #1 = $Vn
/*40273*/           OPC_Scope, 26, /*->40301*/ // 3 children in Scope
/*40275*/             OPC_CheckChild0Type, MVT::v8i8,
/*40277*/             OPC_RecordChild1, // #2 = $Vm
/*40278*/             OPC_MoveParent,
/*40279*/             OPC_CheckType, MVT::v8i16,
/*40281*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40283*/             OPC_EmitInteger, MVT::i32, 14, 
/*40286*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40289*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40301*/           /*Scope*/ 26, /*->40328*/
/*40302*/             OPC_CheckChild0Type, MVT::v4i16,
/*40304*/             OPC_RecordChild1, // #2 = $Vm
/*40305*/             OPC_MoveParent,
/*40306*/             OPC_CheckType, MVT::v4i32,
/*40308*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40310*/             OPC_EmitInteger, MVT::i32, 14, 
/*40313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40316*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40328*/           /*Scope*/ 26, /*->40355*/
/*40329*/             OPC_CheckChild0Type, MVT::v2i32,
/*40331*/             OPC_RecordChild1, // #2 = $Vm
/*40332*/             OPC_MoveParent,
/*40333*/             OPC_CheckType, MVT::v2i64,
/*40335*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40337*/             OPC_EmitInteger, MVT::i32, 14, 
/*40340*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40343*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40355*/           0, /*End of Scope*/
/*40356*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->40437
/*40359*/           OPC_RecordChild0, // #1 = $Vm
/*40360*/           OPC_Scope, 24, /*->40386*/ // 3 children in Scope
/*40362*/             OPC_CheckChild0Type, MVT::v8i8,
/*40364*/             OPC_MoveParent,
/*40365*/             OPC_CheckType, MVT::v8i16,
/*40367*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40369*/             OPC_EmitInteger, MVT::i32, 14, 
/*40372*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40375*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40386*/           /*Scope*/ 24, /*->40411*/
/*40387*/             OPC_CheckChild0Type, MVT::v4i16,
/*40389*/             OPC_MoveParent,
/*40390*/             OPC_CheckType, MVT::v4i32,
/*40392*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40394*/             OPC_EmitInteger, MVT::i32, 14, 
/*40397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40400*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40411*/           /*Scope*/ 24, /*->40436*/
/*40412*/             OPC_CheckChild0Type, MVT::v2i32,
/*40414*/             OPC_MoveParent,
/*40415*/             OPC_CheckType, MVT::v2i64,
/*40417*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40419*/             OPC_EmitInteger, MVT::i32, 14, 
/*40422*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40425*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40436*/           0, /*End of Scope*/
/*40437*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->40518
/*40440*/           OPC_RecordChild0, // #1 = $Vm
/*40441*/           OPC_Scope, 24, /*->40467*/ // 3 children in Scope
/*40443*/             OPC_CheckChild0Type, MVT::v8i8,
/*40445*/             OPC_MoveParent,
/*40446*/             OPC_CheckType, MVT::v8i16,
/*40448*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40450*/             OPC_EmitInteger, MVT::i32, 14, 
/*40453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40456*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40467*/           /*Scope*/ 24, /*->40492*/
/*40468*/             OPC_CheckChild0Type, MVT::v4i16,
/*40470*/             OPC_MoveParent,
/*40471*/             OPC_CheckType, MVT::v4i32,
/*40473*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40475*/             OPC_EmitInteger, MVT::i32, 14, 
/*40478*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40481*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40492*/           /*Scope*/ 24, /*->40517*/
/*40493*/             OPC_CheckChild0Type, MVT::v2i32,
/*40495*/             OPC_MoveParent,
/*40496*/             OPC_CheckType, MVT::v2i64,
/*40498*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40500*/             OPC_EmitInteger, MVT::i32, 14, 
/*40503*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40506*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40517*/           0, /*End of Scope*/
/*40518*/         0, // EndSwitchOpcode
/*40519*/       /*Scope*/ 43|128,1/*171*/, /*->40692*/
/*40521*/         OPC_RecordChild1, // #1 = $Vm
/*40522*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->40544
/*40525*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40527*/           OPC_EmitInteger, MVT::i32, 14, 
/*40530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40544*/         /*SwitchType*/ 19, MVT::v4i16,// ->40565
/*40546*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40548*/           OPC_EmitInteger, MVT::i32, 14, 
/*40551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40565*/         /*SwitchType*/ 19, MVT::v2i32,// ->40586
/*40567*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40569*/           OPC_EmitInteger, MVT::i32, 14, 
/*40572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40575*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40586*/         /*SwitchType*/ 19, MVT::v16i8,// ->40607
/*40588*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40590*/           OPC_EmitInteger, MVT::i32, 14, 
/*40593*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40596*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40607*/         /*SwitchType*/ 19, MVT::v8i16,// ->40628
/*40609*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40611*/           OPC_EmitInteger, MVT::i32, 14, 
/*40614*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40617*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40628*/         /*SwitchType*/ 19, MVT::v4i32,// ->40649
/*40630*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40632*/           OPC_EmitInteger, MVT::i32, 14, 
/*40635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40649*/         /*SwitchType*/ 19, MVT::v1i64,// ->40670
/*40651*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40653*/           OPC_EmitInteger, MVT::i32, 14, 
/*40656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40670*/         /*SwitchType*/ 19, MVT::v2i64,// ->40691
/*40672*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40674*/           OPC_EmitInteger, MVT::i32, 14, 
/*40677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40691*/         0, // EndSwitchType
/*40692*/       0, /*End of Scope*/
/*40693*/     0, /*End of Scope*/
/*40694*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->41172
/*40698*/     OPC_RecordChild0, // #0 = $Rn
/*40699*/     OPC_RecordChild1, // #1 = $shift
/*40700*/     OPC_Scope, 27|128,1/*155*/, /*->40858*/ // 3 children in Scope
/*40703*/       OPC_CheckType, MVT::i32,
/*40705*/       OPC_Scope, 75, /*->40782*/ // 4 children in Scope
/*40707*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40709*/         OPC_Scope, 23, /*->40734*/ // 3 children in Scope
/*40711*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*40714*/           OPC_EmitInteger, MVT::i32, 14, 
/*40717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40734*/         /*Scope*/ 23, /*->40758*/
/*40735*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*40738*/           OPC_EmitInteger, MVT::i32, 14, 
/*40741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40758*/         /*Scope*/ 22, /*->40781*/
/*40759*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*40762*/           OPC_EmitInteger, MVT::i32, 14, 
/*40765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40768*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40781*/         0, /*End of Scope*/
/*40782*/       /*Scope*/ 24, /*->40807*/
/*40783*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40785*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40788*/         OPC_EmitInteger, MVT::i32, 14, 
/*40791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40807*/       /*Scope*/ 24, /*->40832*/
/*40808*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40810*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*40813*/         OPC_EmitInteger, MVT::i32, 14, 
/*40816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40832*/       /*Scope*/ 24, /*->40857*/
/*40833*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40835*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40838*/         OPC_EmitInteger, MVT::i32, 14, 
/*40841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40857*/       0, /*End of Scope*/
/*40858*/     /*Scope*/ 120|128,1/*248*/, /*->41108*/
/*40860*/       OPC_MoveChild, 1,
/*40862*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40865*/       OPC_Scope, 30, /*->40897*/ // 6 children in Scope
/*40867*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*40869*/         OPC_MoveParent,
/*40870*/         OPC_CheckType, MVT::i32,
/*40872*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40874*/         OPC_EmitConvertToTarget, 1,
/*40876*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40879*/         OPC_EmitInteger, MVT::i32, 14, 
/*40882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*40897*/       /*Scope*/ 27, /*->40925*/
/*40898*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*40900*/         OPC_MoveParent,
/*40901*/         OPC_CheckType, MVT::i32,
/*40903*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40905*/         OPC_EmitConvertToTarget, 1,
/*40907*/         OPC_EmitInteger, MVT::i32, 14, 
/*40910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40925*/       /*Scope*/ 30, /*->40956*/
/*40926*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*40928*/         OPC_MoveParent,
/*40929*/         OPC_CheckType, MVT::i32,
/*40931*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40933*/         OPC_EmitConvertToTarget, 1,
/*40935*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40938*/         OPC_EmitInteger, MVT::i32, 14, 
/*40941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*40956*/       /*Scope*/ 27, /*->40984*/
/*40957*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40959*/         OPC_MoveParent,
/*40960*/         OPC_CheckType, MVT::i32,
/*40962*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40964*/         OPC_EmitConvertToTarget, 1,
/*40966*/         OPC_EmitInteger, MVT::i32, 14, 
/*40969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40984*/       /*Scope*/ 30, /*->41015*/
/*40985*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*40987*/         OPC_MoveParent,
/*40988*/         OPC_CheckType, MVT::i32,
/*40990*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40992*/         OPC_EmitConvertToTarget, 1,
/*40994*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*40997*/         OPC_EmitInteger, MVT::i32, 14, 
/*41000*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41003*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41015*/       /*Scope*/ 91, /*->41107*/
/*41016*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41018*/         OPC_MoveParent,
/*41019*/         OPC_CheckType, MVT::i32,
/*41021*/         OPC_Scope, 41, /*->41064*/ // 2 children in Scope
/*41023*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41025*/           OPC_EmitConvertToTarget, 1,
/*41027*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41030*/           OPC_EmitInteger, MVT::i32, 14, 
/*41033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41036*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41046*/           OPC_EmitInteger, MVT::i32, 14, 
/*41049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41064*/         /*Scope*/ 41, /*->41106*/
/*41065*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41067*/           OPC_EmitConvertToTarget, 1,
/*41069*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*41072*/           OPC_EmitInteger, MVT::i32, 14, 
/*41075*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41078*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41088*/           OPC_EmitInteger, MVT::i32, 14, 
/*41091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41106*/         0, /*End of Scope*/
/*41107*/       0, /*End of Scope*/
/*41108*/     /*Scope*/ 62, /*->41171*/
/*41109*/       OPC_CheckType, MVT::i32,
/*41111*/       OPC_Scope, 20, /*->41133*/ // 2 children in Scope
/*41113*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41115*/         OPC_EmitInteger, MVT::i32, 14, 
/*41118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41121*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41133*/       /*Scope*/ 36, /*->41170*/
/*41134*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41136*/         OPC_EmitInteger, MVT::i32, 14, 
/*41139*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41142*/         OPC_Scope, 12, /*->41156*/ // 2 children in Scope
/*41144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41156*/         /*Scope*/ 12, /*->41169*/
/*41157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41169*/         0, /*End of Scope*/
/*41170*/       0, /*End of Scope*/
/*41171*/     0, /*End of Scope*/
/*41172*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->41523
/*41176*/     OPC_RecordChild0, // #0 = $Rn
/*41177*/     OPC_Scope, 64|128,1/*192*/, /*->41372*/ // 5 children in Scope
/*41180*/       OPC_RecordChild1, // #1 = $shift
/*41181*/       OPC_Scope, 26|128,1/*154*/, /*->41338*/ // 2 children in Scope
/*41184*/         OPC_CheckType, MVT::i32,
/*41186*/         OPC_Scope, 98, /*->41286*/ // 2 children in Scope
/*41188*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41190*/           OPC_Scope, 23, /*->41215*/ // 4 children in Scope
/*41192*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41195*/             OPC_EmitInteger, MVT::i32, 14, 
/*41198*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41201*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41215*/           /*Scope*/ 23, /*->41239*/
/*41216*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41219*/             OPC_EmitInteger, MVT::i32, 14, 
/*41222*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41225*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41239*/           /*Scope*/ 22, /*->41262*/
/*41240*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41243*/             OPC_EmitInteger, MVT::i32, 14, 
/*41246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41249*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41262*/           /*Scope*/ 22, /*->41285*/
/*41263*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41266*/             OPC_EmitInteger, MVT::i32, 14, 
/*41269*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41272*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41285*/           0, /*End of Scope*/
/*41286*/         /*Scope*/ 50, /*->41337*/
/*41287*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41289*/           OPC_Scope, 22, /*->41313*/ // 2 children in Scope
/*41291*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41294*/             OPC_EmitInteger, MVT::i32, 14, 
/*41297*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41300*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41313*/           /*Scope*/ 22, /*->41336*/
/*41314*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*41317*/             OPC_EmitInteger, MVT::i32, 14, 
/*41320*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41323*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41336*/           0, /*End of Scope*/
/*41337*/         0, /*End of Scope*/
/*41338*/       /*Scope*/ 32, /*->41371*/
/*41339*/         OPC_MoveChild, 1,
/*41341*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41344*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41346*/         OPC_MoveParent,
/*41347*/         OPC_CheckType, MVT::i32,
/*41349*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41351*/         OPC_EmitConvertToTarget, 1,
/*41353*/         OPC_EmitInteger, MVT::i32, 14, 
/*41356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41371*/       0, /*End of Scope*/
/*41372*/     /*Scope*/ 33, /*->41406*/
/*41373*/       OPC_MoveChild, 0,
/*41375*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41378*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41380*/       OPC_MoveParent,
/*41381*/       OPC_RecordChild1, // #1 = $Rn
/*41382*/       OPC_CheckType, MVT::i32,
/*41384*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41386*/       OPC_EmitConvertToTarget, 0,
/*41388*/       OPC_EmitInteger, MVT::i32, 14, 
/*41391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41394*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41406*/     /*Scope*/ 33, /*->41440*/
/*41407*/       OPC_RecordChild1, // #1 = $imm
/*41408*/       OPC_MoveChild, 1,
/*41410*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41413*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41415*/       OPC_MoveParent,
/*41416*/       OPC_CheckType, MVT::i32,
/*41418*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41420*/       OPC_EmitConvertToTarget, 1,
/*41422*/       OPC_EmitInteger, MVT::i32, 14, 
/*41425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41440*/     /*Scope*/ 33, /*->41474*/
/*41441*/       OPC_MoveChild, 0,
/*41443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41446*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41448*/       OPC_MoveParent,
/*41449*/       OPC_RecordChild1, // #1 = $Rn
/*41450*/       OPC_CheckType, MVT::i32,
/*41452*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41454*/       OPC_EmitConvertToTarget, 0,
/*41456*/       OPC_EmitInteger, MVT::i32, 14, 
/*41459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41474*/     /*Scope*/ 47, /*->41522*/
/*41475*/       OPC_RecordChild1, // #1 = $Rm
/*41476*/       OPC_CheckType, MVT::i32,
/*41478*/       OPC_Scope, 20, /*->41500*/ // 2 children in Scope
/*41480*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41482*/         OPC_EmitInteger, MVT::i32, 14, 
/*41485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41500*/       /*Scope*/ 20, /*->41521*/
/*41501*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41503*/         OPC_EmitInteger, MVT::i32, 14, 
/*41506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41509*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41521*/       0, /*End of Scope*/
/*41522*/     0, /*End of Scope*/
/*41523*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->42002
/*41527*/     OPC_RecordChild0, // #0 = $Rn
/*41528*/     OPC_RecordChild1, // #1 = $shift
/*41529*/     OPC_Scope, 103, /*->41634*/ // 3 children in Scope
/*41531*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41532*/       OPC_CheckType, MVT::i32,
/*41534*/       OPC_Scope, 65, /*->41601*/ // 2 children in Scope
/*41536*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41538*/         OPC_Scope, 30, /*->41570*/ // 2 children in Scope
/*41540*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41543*/           OPC_EmitInteger, MVT::i32, 14, 
/*41546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41552*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41570*/         /*Scope*/ 29, /*->41600*/
/*41571*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41574*/           OPC_EmitInteger, MVT::i32, 14, 
/*41577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41583*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41586*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41600*/         0, /*End of Scope*/
/*41601*/       /*Scope*/ 31, /*->41633*/
/*41602*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41604*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*41607*/         OPC_EmitInteger, MVT::i32, 14, 
/*41610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41616*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41633*/       0, /*End of Scope*/
/*41634*/     /*Scope*/ 47|128,2/*303*/, /*->41939*/
/*41636*/       OPC_MoveChild, 1,
/*41638*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41641*/       OPC_Scope, 38, /*->41681*/ // 6 children in Scope
/*41643*/         OPC_CheckPredicate, 110, // Predicate_imm0_255_not
/*41645*/         OPC_MoveParent,
/*41646*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41647*/         OPC_CheckType, MVT::i32,
/*41649*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41651*/         OPC_EmitConvertToTarget, 1,
/*41653*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41656*/         OPC_EmitInteger, MVT::i32, 14, 
/*41659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41665*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41681*/       /*Scope*/ 35, /*->41717*/
/*41682*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41684*/         OPC_MoveParent,
/*41685*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41686*/         OPC_CheckType, MVT::i32,
/*41688*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41690*/         OPC_EmitConvertToTarget, 1,
/*41692*/         OPC_EmitInteger, MVT::i32, 14, 
/*41695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41701*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41717*/       /*Scope*/ 38, /*->41756*/
/*41718*/         OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*41720*/         OPC_MoveParent,
/*41721*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41722*/         OPC_CheckType, MVT::i32,
/*41724*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41726*/         OPC_EmitConvertToTarget, 1,
/*41728*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41731*/         OPC_EmitInteger, MVT::i32, 14, 
/*41734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41740*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*41756*/       /*Scope*/ 35, /*->41792*/
/*41757*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41759*/         OPC_MoveParent,
/*41760*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41761*/         OPC_CheckType, MVT::i32,
/*41763*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41765*/         OPC_EmitConvertToTarget, 1,
/*41767*/         OPC_EmitInteger, MVT::i32, 14, 
/*41770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41776*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41792*/       /*Scope*/ 38, /*->41831*/
/*41793*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*41795*/         OPC_MoveParent,
/*41796*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41797*/         OPC_CheckType, MVT::i32,
/*41799*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41801*/         OPC_EmitConvertToTarget, 1,
/*41803*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*41806*/         OPC_EmitInteger, MVT::i32, 14, 
/*41809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41815*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*41831*/       /*Scope*/ 106, /*->41938*/
/*41832*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41834*/         OPC_MoveParent,
/*41835*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41836*/         OPC_CheckType, MVT::i32,
/*41838*/         OPC_Scope, 48, /*->41888*/ // 2 children in Scope
/*41840*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*41842*/           OPC_EmitConvertToTarget, 1,
/*41844*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41847*/           OPC_EmitInteger, MVT::i32, 14, 
/*41850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41853*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41863*/           OPC_EmitInteger, MVT::i32, 14, 
/*41866*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41872*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41875*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41888*/         /*Scope*/ 48, /*->41937*/
/*41889*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41891*/           OPC_EmitConvertToTarget, 1,
/*41893*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41896*/           OPC_EmitInteger, MVT::i32, 14, 
/*41899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41902*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41912*/           OPC_EmitInteger, MVT::i32, 14, 
/*41915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41921*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41924*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41937*/         0, /*End of Scope*/
/*41938*/       0, /*End of Scope*/
/*41939*/     /*Scope*/ 61, /*->42001*/
/*41940*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41941*/       OPC_CheckType, MVT::i32,
/*41943*/       OPC_Scope, 27, /*->41972*/ // 2 children in Scope
/*41945*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41947*/         OPC_EmitInteger, MVT::i32, 14, 
/*41950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41956*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41972*/       /*Scope*/ 27, /*->42000*/
/*41973*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41975*/         OPC_EmitInteger, MVT::i32, 14, 
/*41978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41984*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41987*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42000*/       0, /*End of Scope*/
/*42001*/     0, /*End of Scope*/
/*42002*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->42370
/*42006*/     OPC_RecordChild0, // #0 = $Rn
/*42007*/     OPC_Scope, 82|128,1/*210*/, /*->42220*/ // 3 children in Scope
/*42010*/       OPC_RecordChild1, // #1 = $shift
/*42011*/       OPC_Scope, 36|128,1/*164*/, /*->42178*/ // 2 children in Scope
/*42014*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42015*/         OPC_CheckType, MVT::i32,
/*42017*/         OPC_Scope, 126, /*->42145*/ // 2 children in Scope
/*42019*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42021*/           OPC_Scope, 30, /*->42053*/ // 4 children in Scope
/*42023*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42026*/             OPC_EmitInteger, MVT::i32, 14, 
/*42029*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42035*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42038*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42053*/           /*Scope*/ 30, /*->42084*/
/*42054*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42057*/             OPC_EmitInteger, MVT::i32, 14, 
/*42060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42063*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42066*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42069*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42084*/           /*Scope*/ 29, /*->42114*/
/*42085*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42088*/             OPC_EmitInteger, MVT::i32, 14, 
/*42091*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42094*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42097*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42100*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42114*/           /*Scope*/ 29, /*->42144*/
/*42115*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42118*/             OPC_EmitInteger, MVT::i32, 14, 
/*42121*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42124*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42127*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42130*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42144*/           0, /*End of Scope*/
/*42145*/         /*Scope*/ 31, /*->42177*/
/*42146*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42148*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*42151*/           OPC_EmitInteger, MVT::i32, 14, 
/*42154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42160*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42163*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42177*/         0, /*End of Scope*/
/*42178*/       /*Scope*/ 40, /*->42219*/
/*42179*/         OPC_MoveChild, 1,
/*42181*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42184*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42186*/         OPC_MoveParent,
/*42187*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42188*/         OPC_CheckType, MVT::i32,
/*42190*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42192*/         OPC_EmitConvertToTarget, 1,
/*42194*/         OPC_EmitInteger, MVT::i32, 14, 
/*42197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42203*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42206*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42219*/       0, /*End of Scope*/
/*42220*/     /*Scope*/ 41, /*->42262*/
/*42221*/       OPC_MoveChild, 0,
/*42223*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42226*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42228*/       OPC_MoveParent,
/*42229*/       OPC_RecordChild1, // #1 = $Rn
/*42230*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42231*/       OPC_CheckType, MVT::i32,
/*42233*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42235*/       OPC_EmitConvertToTarget, 0,
/*42237*/       OPC_EmitInteger, MVT::i32, 14, 
/*42240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42246*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42262*/     /*Scope*/ 106, /*->42369*/
/*42263*/       OPC_RecordChild1, // #1 = $imm
/*42264*/       OPC_Scope, 40, /*->42306*/ // 2 children in Scope
/*42266*/         OPC_MoveChild, 1,
/*42268*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42271*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42273*/         OPC_MoveParent,
/*42274*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42275*/         OPC_CheckType, MVT::i32,
/*42277*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42279*/         OPC_EmitConvertToTarget, 1,
/*42281*/         OPC_EmitInteger, MVT::i32, 14, 
/*42284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42290*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42306*/       /*Scope*/ 61, /*->42368*/
/*42307*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42308*/         OPC_CheckType, MVT::i32,
/*42310*/         OPC_Scope, 27, /*->42339*/ // 2 children in Scope
/*42312*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42314*/           OPC_EmitInteger, MVT::i32, 14, 
/*42317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42323*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42339*/         /*Scope*/ 27, /*->42367*/
/*42340*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42342*/           OPC_EmitInteger, MVT::i32, 14, 
/*42345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42351*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42354*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42367*/         0, /*End of Scope*/
/*42368*/       0, /*End of Scope*/
/*42369*/     0, /*End of Scope*/
/*42370*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->42654
/*42374*/     OPC_RecordChild0, // #0 = $Rn
/*42375*/     OPC_CheckChild0Type, MVT::i32,
/*42377*/     OPC_RecordChild1, // #1 = $shift
/*42378*/     OPC_Scope, 49, /*->42429*/ // 6 children in Scope
/*42380*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42382*/       OPC_Scope, 22, /*->42406*/ // 2 children in Scope
/*42384*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42387*/         OPC_EmitInteger, MVT::i32, 14, 
/*42390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42406*/       /*Scope*/ 21, /*->42428*/
/*42407*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42410*/         OPC_EmitInteger, MVT::i32, 14, 
/*42413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42428*/       0, /*End of Scope*/
/*42429*/     /*Scope*/ 23, /*->42453*/
/*42430*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42432*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42435*/       OPC_EmitInteger, MVT::i32, 14, 
/*42438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42453*/     /*Scope*/ 10|128,1/*138*/, /*->42593*/
/*42455*/       OPC_MoveChild, 1,
/*42457*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42460*/       OPC_Scope, 24, /*->42486*/ // 5 children in Scope
/*42462*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42464*/         OPC_MoveParent,
/*42465*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42467*/         OPC_EmitConvertToTarget, 1,
/*42469*/         OPC_EmitInteger, MVT::i32, 14, 
/*42472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42486*/       /*Scope*/ 27, /*->42514*/
/*42487*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42489*/         OPC_MoveParent,
/*42490*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42492*/         OPC_EmitConvertToTarget, 1,
/*42494*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42497*/         OPC_EmitInteger, MVT::i32, 14, 
/*42500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42514*/       /*Scope*/ 24, /*->42539*/
/*42515*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*42517*/         OPC_MoveParent,
/*42518*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42520*/         OPC_EmitConvertToTarget, 1,
/*42522*/         OPC_EmitInteger, MVT::i32, 14, 
/*42525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42539*/       /*Scope*/ 24, /*->42564*/
/*42540*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42542*/         OPC_MoveParent,
/*42543*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42545*/         OPC_EmitConvertToTarget, 1,
/*42547*/         OPC_EmitInteger, MVT::i32, 14, 
/*42550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42564*/       /*Scope*/ 27, /*->42592*/
/*42565*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42567*/         OPC_MoveParent,
/*42568*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42570*/         OPC_EmitConvertToTarget, 1,
/*42572*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42575*/         OPC_EmitInteger, MVT::i32, 14, 
/*42578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42592*/       0, /*End of Scope*/
/*42593*/     /*Scope*/ 19, /*->42613*/
/*42594*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42596*/       OPC_EmitInteger, MVT::i32, 14, 
/*42599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42613*/     /*Scope*/ 19, /*->42633*/
/*42614*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42616*/       OPC_EmitInteger, MVT::i32, 14, 
/*42619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42622*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42633*/     /*Scope*/ 19, /*->42653*/
/*42634*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42636*/       OPC_EmitInteger, MVT::i32, 14, 
/*42639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42653*/     0, /*End of Scope*/
/*42654*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->42732
/*42657*/     OPC_RecordChild0, // #0 = $Rn
/*42658*/     OPC_CheckChild0Type, MVT::i32,
/*42660*/     OPC_Scope, 38, /*->42700*/ // 2 children in Scope
/*42662*/       OPC_MoveChild, 1,
/*42664*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42667*/       OPC_CheckChild0Integer, 0, 
/*42669*/       OPC_RecordChild1, // #1 = $imm
/*42670*/       OPC_MoveChild, 1,
/*42672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42675*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42677*/       OPC_MoveParent,
/*42678*/       OPC_MoveParent,
/*42679*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42681*/       OPC_EmitConvertToTarget, 1,
/*42683*/       OPC_EmitInteger, MVT::i32, 14, 
/*42686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42700*/     /*Scope*/ 30, /*->42731*/
/*42701*/       OPC_RecordChild1, // #1 = $imm
/*42702*/       OPC_MoveChild, 1,
/*42704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42707*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42709*/       OPC_MoveParent,
/*42710*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42712*/       OPC_EmitConvertToTarget, 1,
/*42714*/       OPC_EmitInteger, MVT::i32, 14, 
/*42717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42731*/     0, /*End of Scope*/
/*42732*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->42928
/*42736*/     OPC_Scope, 58, /*->42796*/ // 2 children in Scope
/*42738*/       OPC_RecordNode, // #0 = $src
/*42739*/       OPC_CheckType, MVT::i32,
/*42741*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42743*/       OPC_Scope, 25, /*->42770*/ // 2 children in Scope
/*42745*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*42748*/         OPC_EmitInteger, MVT::i32, 14, 
/*42751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*42770*/       /*Scope*/ 24, /*->42795*/
/*42771*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*42774*/         OPC_EmitInteger, MVT::i32, 14, 
/*42777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42783*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*42795*/       0, /*End of Scope*/
/*42796*/     /*Scope*/ 1|128,1/*129*/, /*->42927*/
/*42798*/       OPC_RecordChild0, // #0 = $Rm
/*42799*/       OPC_RecordChild1, // #1 = $imm
/*42800*/       OPC_Scope, 69, /*->42871*/ // 2 children in Scope
/*42802*/         OPC_MoveChild, 1,
/*42804*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42807*/         OPC_CheckType, MVT::i32,
/*42809*/         OPC_Scope, 30, /*->42841*/ // 2 children in Scope
/*42811*/           OPC_CheckPredicate, 62, // Predicate_imm0_31
/*42813*/           OPC_MoveParent,
/*42814*/           OPC_CheckType, MVT::i32,
/*42816*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42818*/           OPC_EmitConvertToTarget, 1,
/*42820*/           OPC_EmitInteger, MVT::i32, 14, 
/*42823*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42829*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*42841*/         /*Scope*/ 28, /*->42870*/
/*42842*/           OPC_MoveParent,
/*42843*/           OPC_CheckType, MVT::i32,
/*42845*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42847*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42850*/           OPC_EmitConvertToTarget, 1,
/*42852*/           OPC_EmitInteger, MVT::i32, 14, 
/*42855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*42870*/         0, /*End of Scope*/
/*42871*/       /*Scope*/ 54, /*->42926*/
/*42872*/         OPC_CheckChild1Type, MVT::i32,
/*42874*/         OPC_CheckType, MVT::i32,
/*42876*/         OPC_Scope, 23, /*->42901*/ // 2 children in Scope
/*42878*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42880*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42883*/           OPC_EmitInteger, MVT::i32, 14, 
/*42886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42889*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42901*/         /*Scope*/ 23, /*->42925*/
/*42902*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42904*/           OPC_EmitInteger, MVT::i32, 14, 
/*42907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42913*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42925*/         0, /*End of Scope*/
/*42926*/       0, /*End of Scope*/
/*42927*/     0, /*End of Scope*/
/*42928*/   /*SwitchOpcode*/ 7|128,101/*12935*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->55867
/*42932*/     OPC_Scope, 65, /*->42999*/ // 98 children in Scope
/*42934*/       OPC_CheckChild0Integer, 101|128,2/*357*/, 
/*42937*/       OPC_RecordChild1, // #0 = $a
/*42938*/       OPC_RecordChild2, // #1 = $pos
/*42939*/       OPC_MoveChild, 2,
/*42941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42944*/       OPC_MoveParent,
/*42945*/       OPC_Scope, 25, /*->42972*/ // 2 children in Scope
/*42947*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*42949*/         OPC_EmitConvertToTarget, 1,
/*42951*/         OPC_EmitInteger, MVT::i32, 0, 
/*42954*/         OPC_EmitInteger, MVT::i32, 14, 
/*42957*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42960*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 357:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*42972*/       /*Scope*/ 25, /*->42998*/
/*42973*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42975*/         OPC_EmitConvertToTarget, 1,
/*42977*/         OPC_EmitInteger, MVT::i32, 0, 
/*42980*/         OPC_EmitInteger, MVT::i32, 14, 
/*42983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42986*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 357:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*42998*/       0, /*End of Scope*/
/*42999*/     /*Scope*/ 65, /*->43065*/
/*43000*/       OPC_CheckChild0Integer, 108|128,2/*364*/, 
/*43003*/       OPC_RecordChild1, // #0 = $a
/*43004*/       OPC_RecordChild2, // #1 = $pos
/*43005*/       OPC_MoveChild, 2,
/*43007*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43010*/       OPC_MoveParent,
/*43011*/       OPC_Scope, 25, /*->43038*/ // 2 children in Scope
/*43013*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*43015*/         OPC_EmitConvertToTarget, 1,
/*43017*/         OPC_EmitInteger, MVT::i32, 0, 
/*43020*/         OPC_EmitInteger, MVT::i32, 14, 
/*43023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 364:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*43038*/       /*Scope*/ 25, /*->43064*/
/*43039*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43041*/         OPC_EmitConvertToTarget, 1,
/*43043*/         OPC_EmitInteger, MVT::i32, 0, 
/*43046*/         OPC_EmitInteger, MVT::i32, 14, 
/*43049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 364:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*43064*/       0, /*End of Scope*/
/*43065*/     /*Scope*/ 47, /*->43113*/
/*43066*/       OPC_CheckChild0Integer, 96|128,2/*352*/, 
/*43069*/       OPC_RecordChild1, // #0 = $Rm
/*43070*/       OPC_RecordChild2, // #1 = $Rn
/*43071*/       OPC_Scope, 19, /*->43092*/ // 2 children in Scope
/*43073*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43075*/         OPC_EmitInteger, MVT::i32, 14, 
/*43078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43081*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43092*/       /*Scope*/ 19, /*->43112*/
/*43093*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43095*/         OPC_EmitInteger, MVT::i32, 14, 
/*43098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 352:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43112*/       0, /*End of Scope*/
/*43113*/     /*Scope*/ 47, /*->43161*/
/*43114*/       OPC_CheckChild0Integer, 97|128,2/*353*/, 
/*43117*/       OPC_RecordChild1, // #0 = $Rm
/*43118*/       OPC_RecordChild2, // #1 = $Rn
/*43119*/       OPC_Scope, 19, /*->43140*/ // 2 children in Scope
/*43121*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43123*/         OPC_EmitInteger, MVT::i32, 14, 
/*43126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43140*/       /*Scope*/ 19, /*->43160*/
/*43141*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*43143*/         OPC_EmitInteger, MVT::i32, 14, 
/*43146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43160*/       0, /*End of Scope*/
/*43161*/     /*Scope*/ 31, /*->43193*/
/*43162*/       OPC_CheckChild0Integer, 79|128,1/*207*/, 
/*43165*/       OPC_RecordChild1, // #0 = $Rn
/*43166*/       OPC_RecordChild2, // #1 = $Rm
/*43167*/       OPC_Scope, 11, /*->43180*/ // 2 children in Scope
/*43169*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43171*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43180*/       /*Scope*/ 11, /*->43192*/
/*43181*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43192*/       0, /*End of Scope*/
/*43193*/     /*Scope*/ 31, /*->43225*/
/*43194*/       OPC_CheckChild0Integer, 80|128,1/*208*/, 
/*43197*/       OPC_RecordChild1, // #0 = $Rn
/*43198*/       OPC_RecordChild2, // #1 = $Rm
/*43199*/       OPC_Scope, 11, /*->43212*/ // 2 children in Scope
/*43201*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43212*/       /*Scope*/ 11, /*->43224*/
/*43213*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43224*/       0, /*End of Scope*/
/*43225*/     /*Scope*/ 31, /*->43257*/
/*43226*/       OPC_CheckChild0Integer, 83|128,1/*211*/, 
/*43229*/       OPC_RecordChild1, // #0 = $Rn
/*43230*/       OPC_RecordChild2, // #1 = $Rm
/*43231*/       OPC_Scope, 11, /*->43244*/ // 2 children in Scope
/*43233*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43244*/       /*Scope*/ 11, /*->43256*/
/*43245*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 211:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43256*/       0, /*End of Scope*/
/*43257*/     /*Scope*/ 31, /*->43289*/
/*43258*/       OPC_CheckChild0Integer, 81|128,1/*209*/, 
/*43261*/       OPC_RecordChild1, // #0 = $Rn
/*43262*/       OPC_RecordChild2, // #1 = $Rm
/*43263*/       OPC_Scope, 11, /*->43276*/ // 2 children in Scope
/*43265*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43276*/       /*Scope*/ 11, /*->43288*/
/*43277*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 209:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43288*/       0, /*End of Scope*/
/*43289*/     /*Scope*/ 31, /*->43321*/
/*43290*/       OPC_CheckChild0Integer, 84|128,1/*212*/, 
/*43293*/       OPC_RecordChild1, // #0 = $Rn
/*43294*/       OPC_RecordChild2, // #1 = $Rm
/*43295*/       OPC_Scope, 11, /*->43308*/ // 2 children in Scope
/*43297*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43299*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 212:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43308*/       /*Scope*/ 11, /*->43320*/
/*43309*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 212:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43320*/       0, /*End of Scope*/
/*43321*/     /*Scope*/ 31, /*->43353*/
/*43322*/       OPC_CheckChild0Integer, 82|128,1/*210*/, 
/*43325*/       OPC_RecordChild1, // #0 = $Rn
/*43326*/       OPC_RecordChild2, // #1 = $Rm
/*43327*/       OPC_Scope, 11, /*->43340*/ // 2 children in Scope
/*43329*/         OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43331*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43340*/       /*Scope*/ 11, /*->43352*/
/*43341*/         OPC_CheckPatternPredicate, 42, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*43343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 210:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43352*/       0, /*End of Scope*/
/*43353*/     /*Scope*/ 20, /*->43374*/
/*43354*/       OPC_CheckChild0Integer, 88|128,1/*216*/, 
/*43357*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*43359*/       OPC_EmitInteger, MVT::i32, 14, 
/*43362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43365*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 216:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43374*/     /*Scope*/ 64, /*->43439*/
/*43375*/       OPC_CheckChild0Integer, 106|128,1/*234*/, 
/*43378*/       OPC_RecordChild1, // #0 = $Rn
/*43379*/       OPC_EmitInteger, MVT::i64, 0, 
/*43382*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43385*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43394*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43397*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43407*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43415*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43418*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43427*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43430*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 234:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43439*/     /*Scope*/ 48, /*->43488*/
/*43440*/       OPC_CheckChild0Integer, 109|128,2/*365*/, 
/*43443*/       OPC_RecordChild1, // #0 = $Dm
/*43444*/       OPC_Scope, 20, /*->43466*/ // 2 children in Scope
/*43446*/         OPC_CheckChild1Type, MVT::f64,
/*43448*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43450*/         OPC_EmitInteger, MVT::i32, 14, 
/*43453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43466*/       /*Scope*/ 20, /*->43487*/
/*43467*/         OPC_CheckChild1Type, MVT::f32,
/*43469*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43471*/         OPC_EmitInteger, MVT::i32, 14, 
/*43474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 365:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43487*/       0, /*End of Scope*/
/*43488*/     /*Scope*/ 48, /*->43537*/
/*43489*/       OPC_CheckChild0Integer, 110|128,2/*366*/, 
/*43492*/       OPC_RecordChild1, // #0 = $Dm
/*43493*/       OPC_Scope, 20, /*->43515*/ // 2 children in Scope
/*43495*/         OPC_CheckChild1Type, MVT::f64,
/*43497*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*43499*/         OPC_EmitInteger, MVT::i32, 14, 
/*43502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 366:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43515*/       /*Scope*/ 20, /*->43536*/
/*43516*/         OPC_CheckChild1Type, MVT::f32,
/*43518*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43520*/         OPC_EmitInteger, MVT::i32, 14, 
/*43523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43526*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 366:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43536*/       0, /*End of Scope*/
/*43537*/     /*Scope*/ 52|128,17/*2228*/, /*->45767*/
/*43539*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*43542*/       OPC_Scope, 36|128,2/*292*/, /*->43837*/ // 15 children in Scope
/*43545*/         OPC_RecordChild1, // #0 = $src1
/*43546*/         OPC_Scope, 112, /*->43660*/ // 4 children in Scope
/*43548*/           OPC_CheckChild1Type, MVT::v4i16,
/*43550*/           OPC_MoveChild, 2,
/*43552*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43555*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*43558*/           OPC_Scope, 49, /*->43609*/ // 2 children in Scope
/*43560*/             OPC_RecordChild1, // #1 = $Vn
/*43561*/             OPC_CheckChild1Type, MVT::v4i16,
/*43563*/             OPC_MoveChild, 2,
/*43565*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43568*/             OPC_RecordChild0, // #2 = $Vm
/*43569*/             OPC_CheckChild0Type, MVT::v4i16,
/*43571*/             OPC_RecordChild1, // #3 = $lane
/*43572*/             OPC_MoveChild, 1,
/*43574*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43577*/             OPC_MoveParent,
/*43578*/             OPC_CheckType, MVT::v4i16,
/*43580*/             OPC_MoveParent,
/*43581*/             OPC_CheckType, MVT::v4i16,
/*43583*/             OPC_MoveParent,
/*43584*/             OPC_CheckType, MVT::v4i16,
/*43586*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43588*/             OPC_EmitConvertToTarget, 3,
/*43590*/             OPC_EmitInteger, MVT::i32, 14, 
/*43593*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43596*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43609*/           /*Scope*/ 49, /*->43659*/
/*43610*/             OPC_MoveChild, 1,
/*43612*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43615*/             OPC_RecordChild0, // #1 = $Vm
/*43616*/             OPC_CheckChild0Type, MVT::v4i16,
/*43618*/             OPC_RecordChild1, // #2 = $lane
/*43619*/             OPC_MoveChild, 1,
/*43621*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43624*/             OPC_MoveParent,
/*43625*/             OPC_CheckType, MVT::v4i16,
/*43627*/             OPC_MoveParent,
/*43628*/             OPC_RecordChild2, // #3 = $Vn
/*43629*/             OPC_CheckChild2Type, MVT::v4i16,
/*43631*/             OPC_CheckType, MVT::v4i16,
/*43633*/             OPC_MoveParent,
/*43634*/             OPC_CheckType, MVT::v4i16,
/*43636*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43638*/             OPC_EmitConvertToTarget, 2,
/*43640*/             OPC_EmitInteger, MVT::i32, 14, 
/*43643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43646*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 303:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43659*/           0, /*End of Scope*/
/*43660*/         /*Scope*/ 59, /*->43720*/
/*43661*/           OPC_CheckChild1Type, MVT::v2i32,
/*43663*/           OPC_MoveChild, 2,
/*43665*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43668*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*43671*/           OPC_RecordChild1, // #1 = $Vn
/*43672*/           OPC_CheckChild1Type, MVT::v2i32,
/*43674*/           OPC_MoveChild, 2,
/*43676*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43679*/           OPC_RecordChild0, // #2 = $Vm
/*43680*/           OPC_CheckChild0Type, MVT::v2i32,
/*43682*/           OPC_RecordChild1, // #3 = $lane
/*43683*/           OPC_MoveChild, 1,
/*43685*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43688*/           OPC_MoveParent,
/*43689*/           OPC_CheckType, MVT::v2i32,
/*43691*/           OPC_MoveParent,
/*43692*/           OPC_CheckType, MVT::v2i32,
/*43694*/           OPC_MoveParent,
/*43695*/           OPC_CheckType, MVT::v2i32,
/*43697*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43699*/           OPC_EmitConvertToTarget, 3,
/*43701*/           OPC_EmitInteger, MVT::i32, 14, 
/*43704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43707*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43720*/         /*Scope*/ 57, /*->43778*/
/*43721*/           OPC_CheckChild1Type, MVT::v4i32,
/*43723*/           OPC_MoveChild, 2,
/*43725*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43728*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43731*/           OPC_RecordChild1, // #1 = $Vn
/*43732*/           OPC_CheckChild1Type, MVT::v4i16,
/*43734*/           OPC_MoveChild, 2,
/*43736*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43739*/           OPC_RecordChild0, // #2 = $Vm
/*43740*/           OPC_CheckChild0Type, MVT::v4i16,
/*43742*/           OPC_RecordChild1, // #3 = $lane
/*43743*/           OPC_MoveChild, 1,
/*43745*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43748*/           OPC_MoveParent,
/*43749*/           OPC_CheckType, MVT::v4i16,
/*43751*/           OPC_MoveParent,
/*43752*/           OPC_CheckType, MVT::v4i32,
/*43754*/           OPC_MoveParent,
/*43755*/           OPC_CheckType, MVT::v4i32,
/*43757*/           OPC_EmitConvertToTarget, 3,
/*43759*/           OPC_EmitInteger, MVT::i32, 14, 
/*43762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43765*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43778*/         /*Scope*/ 57, /*->43836*/
/*43779*/           OPC_CheckChild1Type, MVT::v2i64,
/*43781*/           OPC_MoveChild, 2,
/*43783*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43786*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*43789*/           OPC_RecordChild1, // #1 = $Vn
/*43790*/           OPC_CheckChild1Type, MVT::v2i32,
/*43792*/           OPC_MoveChild, 2,
/*43794*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43797*/           OPC_RecordChild0, // #2 = $Vm
/*43798*/           OPC_CheckChild0Type, MVT::v2i32,
/*43800*/           OPC_RecordChild1, // #3 = $lane
/*43801*/           OPC_MoveChild, 1,
/*43803*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43806*/           OPC_MoveParent,
/*43807*/           OPC_CheckType, MVT::v2i32,
/*43809*/           OPC_MoveParent,
/*43810*/           OPC_CheckType, MVT::v2i64,
/*43812*/           OPC_MoveParent,
/*43813*/           OPC_CheckType, MVT::v2i64,
/*43815*/           OPC_EmitConvertToTarget, 3,
/*43817*/           OPC_EmitInteger, MVT::i32, 14, 
/*43820*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43823*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43836*/         0, /*End of Scope*/
/*43837*/       /*Scope*/ 116, /*->43954*/
/*43838*/         OPC_MoveChild, 1,
/*43840*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43843*/         OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*43846*/         OPC_Scope, 52, /*->43900*/ // 2 children in Scope
/*43848*/           OPC_RecordChild1, // #0 = $Vn
/*43849*/           OPC_CheckChild1Type, MVT::v4i16,
/*43851*/           OPC_MoveChild, 2,
/*43853*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43856*/           OPC_RecordChild0, // #1 = $Vm
/*43857*/           OPC_CheckChild0Type, MVT::v4i16,
/*43859*/           OPC_RecordChild1, // #2 = $lane
/*43860*/           OPC_MoveChild, 1,
/*43862*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43865*/           OPC_MoveParent,
/*43866*/           OPC_CheckType, MVT::v4i16,
/*43868*/           OPC_MoveParent,
/*43869*/           OPC_CheckType, MVT::v4i16,
/*43871*/           OPC_MoveParent,
/*43872*/           OPC_RecordChild2, // #3 = $src1
/*43873*/           OPC_CheckChild2Type, MVT::v4i16,
/*43875*/           OPC_CheckType, MVT::v4i16,
/*43877*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43879*/           OPC_EmitConvertToTarget, 2,
/*43881*/           OPC_EmitInteger, MVT::i32, 14, 
/*43884*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43887*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 295:iPTR, (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43900*/         /*Scope*/ 52, /*->43953*/
/*43901*/           OPC_MoveChild, 1,
/*43903*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43906*/           OPC_RecordChild0, // #0 = $Vm
/*43907*/           OPC_CheckChild0Type, MVT::v4i16,
/*43909*/           OPC_RecordChild1, // #1 = $lane
/*43910*/           OPC_MoveChild, 1,
/*43912*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43915*/           OPC_MoveParent,
/*43916*/           OPC_CheckType, MVT::v4i16,
/*43918*/           OPC_MoveParent,
/*43919*/           OPC_RecordChild2, // #2 = $Vn
/*43920*/           OPC_CheckChild2Type, MVT::v4i16,
/*43922*/           OPC_CheckType, MVT::v4i16,
/*43924*/           OPC_MoveParent,
/*43925*/           OPC_RecordChild2, // #3 = $src1
/*43926*/           OPC_CheckChild2Type, MVT::v4i16,
/*43928*/           OPC_CheckType, MVT::v4i16,
/*43930*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43932*/           OPC_EmitConvertToTarget, 1,
/*43934*/           OPC_EmitInteger, MVT::i32, 14, 
/*43937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43940*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 295:iPTR, (intrinsic_wo_chain:v4i16 303:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43953*/         0, /*End of Scope*/
/*43954*/       /*Scope*/ 60, /*->44015*/
/*43955*/         OPC_RecordChild1, // #0 = $src1
/*43956*/         OPC_CheckChild1Type, MVT::v2i32,
/*43958*/         OPC_MoveChild, 2,
/*43960*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43963*/         OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*43966*/         OPC_MoveChild, 1,
/*43968*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43971*/         OPC_RecordChild0, // #1 = $Vm
/*43972*/         OPC_CheckChild0Type, MVT::v2i32,
/*43974*/         OPC_RecordChild1, // #2 = $lane
/*43975*/         OPC_MoveChild, 1,
/*43977*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43980*/         OPC_MoveParent,
/*43981*/         OPC_CheckType, MVT::v2i32,
/*43983*/         OPC_MoveParent,
/*43984*/         OPC_RecordChild2, // #3 = $Vn
/*43985*/         OPC_CheckChild2Type, MVT::v2i32,
/*43987*/         OPC_CheckType, MVT::v2i32,
/*43989*/         OPC_MoveParent,
/*43990*/         OPC_CheckType, MVT::v2i32,
/*43992*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43994*/         OPC_EmitConvertToTarget, 2,
/*43996*/         OPC_EmitInteger, MVT::i32, 14, 
/*43999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 303:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44015*/       /*Scope*/ 116, /*->44132*/
/*44016*/         OPC_MoveChild, 1,
/*44018*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44021*/         OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*44024*/         OPC_Scope, 52, /*->44078*/ // 2 children in Scope
/*44026*/           OPC_RecordChild1, // #0 = $Vn
/*44027*/           OPC_CheckChild1Type, MVT::v2i32,
/*44029*/           OPC_MoveChild, 2,
/*44031*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44034*/           OPC_RecordChild0, // #1 = $Vm
/*44035*/           OPC_CheckChild0Type, MVT::v2i32,
/*44037*/           OPC_RecordChild1, // #2 = $lane
/*44038*/           OPC_MoveChild, 1,
/*44040*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44043*/           OPC_MoveParent,
/*44044*/           OPC_CheckType, MVT::v2i32,
/*44046*/           OPC_MoveParent,
/*44047*/           OPC_CheckType, MVT::v2i32,
/*44049*/           OPC_MoveParent,
/*44050*/           OPC_RecordChild2, // #3 = $src1
/*44051*/           OPC_CheckChild2Type, MVT::v2i32,
/*44053*/           OPC_CheckType, MVT::v2i32,
/*44055*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44057*/           OPC_EmitConvertToTarget, 2,
/*44059*/           OPC_EmitInteger, MVT::i32, 14, 
/*44062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44065*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 295:iPTR, (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44078*/         /*Scope*/ 52, /*->44131*/
/*44079*/           OPC_MoveChild, 1,
/*44081*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44084*/           OPC_RecordChild0, // #0 = $Vm
/*44085*/           OPC_CheckChild0Type, MVT::v2i32,
/*44087*/           OPC_RecordChild1, // #1 = $lane
/*44088*/           OPC_MoveChild, 1,
/*44090*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44093*/           OPC_MoveParent,
/*44094*/           OPC_CheckType, MVT::v2i32,
/*44096*/           OPC_MoveParent,
/*44097*/           OPC_RecordChild2, // #2 = $Vn
/*44098*/           OPC_CheckChild2Type, MVT::v2i32,
/*44100*/           OPC_CheckType, MVT::v2i32,
/*44102*/           OPC_MoveParent,
/*44103*/           OPC_RecordChild2, // #3 = $src1
/*44104*/           OPC_CheckChild2Type, MVT::v2i32,
/*44106*/           OPC_CheckType, MVT::v2i32,
/*44108*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44110*/           OPC_EmitConvertToTarget, 1,
/*44112*/           OPC_EmitInteger, MVT::i32, 14, 
/*44115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 295:iPTR, (intrinsic_wo_chain:v2i32 303:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44131*/         0, /*End of Scope*/
/*44132*/       /*Scope*/ 58, /*->44191*/
/*44133*/         OPC_RecordChild1, // #0 = $src1
/*44134*/         OPC_CheckChild1Type, MVT::v4i32,
/*44136*/         OPC_MoveChild, 2,
/*44138*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44141*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44144*/         OPC_MoveChild, 1,
/*44146*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44149*/         OPC_RecordChild0, // #1 = $Vm
/*44150*/         OPC_CheckChild0Type, MVT::v4i16,
/*44152*/         OPC_RecordChild1, // #2 = $lane
/*44153*/         OPC_MoveChild, 1,
/*44155*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44158*/         OPC_MoveParent,
/*44159*/         OPC_CheckType, MVT::v4i16,
/*44161*/         OPC_MoveParent,
/*44162*/         OPC_RecordChild2, // #3 = $Vn
/*44163*/         OPC_CheckChild2Type, MVT::v4i16,
/*44165*/         OPC_CheckType, MVT::v4i32,
/*44167*/         OPC_MoveParent,
/*44168*/         OPC_CheckType, MVT::v4i32,
/*44170*/         OPC_EmitConvertToTarget, 2,
/*44172*/         OPC_EmitInteger, MVT::i32, 14, 
/*44175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44191*/       /*Scope*/ 112, /*->44304*/
/*44192*/         OPC_MoveChild, 1,
/*44194*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44197*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44200*/         OPC_Scope, 50, /*->44252*/ // 2 children in Scope
/*44202*/           OPC_RecordChild1, // #0 = $Vn
/*44203*/           OPC_CheckChild1Type, MVT::v4i16,
/*44205*/           OPC_MoveChild, 2,
/*44207*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44210*/           OPC_RecordChild0, // #1 = $Vm
/*44211*/           OPC_CheckChild0Type, MVT::v4i16,
/*44213*/           OPC_RecordChild1, // #2 = $lane
/*44214*/           OPC_MoveChild, 1,
/*44216*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44219*/           OPC_MoveParent,
/*44220*/           OPC_CheckType, MVT::v4i16,
/*44222*/           OPC_MoveParent,
/*44223*/           OPC_CheckType, MVT::v4i32,
/*44225*/           OPC_MoveParent,
/*44226*/           OPC_RecordChild2, // #3 = $src1
/*44227*/           OPC_CheckChild2Type, MVT::v4i32,
/*44229*/           OPC_CheckType, MVT::v4i32,
/*44231*/           OPC_EmitConvertToTarget, 2,
/*44233*/           OPC_EmitInteger, MVT::i32, 14, 
/*44236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44239*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44252*/         /*Scope*/ 50, /*->44303*/
/*44253*/           OPC_MoveChild, 1,
/*44255*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44258*/           OPC_RecordChild0, // #0 = $Vm
/*44259*/           OPC_CheckChild0Type, MVT::v4i16,
/*44261*/           OPC_RecordChild1, // #1 = $lane
/*44262*/           OPC_MoveChild, 1,
/*44264*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44267*/           OPC_MoveParent,
/*44268*/           OPC_CheckType, MVT::v4i16,
/*44270*/           OPC_MoveParent,
/*44271*/           OPC_RecordChild2, // #2 = $Vn
/*44272*/           OPC_CheckChild2Type, MVT::v4i16,
/*44274*/           OPC_CheckType, MVT::v4i32,
/*44276*/           OPC_MoveParent,
/*44277*/           OPC_RecordChild2, // #3 = $src1
/*44278*/           OPC_CheckChild2Type, MVT::v4i32,
/*44280*/           OPC_CheckType, MVT::v4i32,
/*44282*/           OPC_EmitConvertToTarget, 1,
/*44284*/           OPC_EmitInteger, MVT::i32, 14, 
/*44287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44290*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44303*/         0, /*End of Scope*/
/*44304*/       /*Scope*/ 58, /*->44363*/
/*44305*/         OPC_RecordChild1, // #0 = $src1
/*44306*/         OPC_CheckChild1Type, MVT::v2i64,
/*44308*/         OPC_MoveChild, 2,
/*44310*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44313*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44316*/         OPC_MoveChild, 1,
/*44318*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44321*/         OPC_RecordChild0, // #1 = $Vm
/*44322*/         OPC_CheckChild0Type, MVT::v2i32,
/*44324*/         OPC_RecordChild1, // #2 = $lane
/*44325*/         OPC_MoveChild, 1,
/*44327*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44330*/         OPC_MoveParent,
/*44331*/         OPC_CheckType, MVT::v2i32,
/*44333*/         OPC_MoveParent,
/*44334*/         OPC_RecordChild2, // #3 = $Vn
/*44335*/         OPC_CheckChild2Type, MVT::v2i32,
/*44337*/         OPC_CheckType, MVT::v2i64,
/*44339*/         OPC_MoveParent,
/*44340*/         OPC_CheckType, MVT::v2i64,
/*44342*/         OPC_EmitConvertToTarget, 2,
/*44344*/         OPC_EmitInteger, MVT::i32, 14, 
/*44347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44363*/       /*Scope*/ 112, /*->44476*/
/*44364*/         OPC_MoveChild, 1,
/*44366*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44369*/         OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*44372*/         OPC_Scope, 50, /*->44424*/ // 2 children in Scope
/*44374*/           OPC_RecordChild1, // #0 = $Vn
/*44375*/           OPC_CheckChild1Type, MVT::v2i32,
/*44377*/           OPC_MoveChild, 2,
/*44379*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44382*/           OPC_RecordChild0, // #1 = $Vm
/*44383*/           OPC_CheckChild0Type, MVT::v2i32,
/*44385*/           OPC_RecordChild1, // #2 = $lane
/*44386*/           OPC_MoveChild, 1,
/*44388*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44391*/           OPC_MoveParent,
/*44392*/           OPC_CheckType, MVT::v2i32,
/*44394*/           OPC_MoveParent,
/*44395*/           OPC_CheckType, MVT::v2i64,
/*44397*/           OPC_MoveParent,
/*44398*/           OPC_RecordChild2, // #3 = $src1
/*44399*/           OPC_CheckChild2Type, MVT::v2i64,
/*44401*/           OPC_CheckType, MVT::v2i64,
/*44403*/           OPC_EmitConvertToTarget, 2,
/*44405*/           OPC_EmitInteger, MVT::i32, 14, 
/*44408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44411*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44424*/         /*Scope*/ 50, /*->44475*/
/*44425*/           OPC_MoveChild, 1,
/*44427*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44430*/           OPC_RecordChild0, // #0 = $Vm
/*44431*/           OPC_CheckChild0Type, MVT::v2i32,
/*44433*/           OPC_RecordChild1, // #1 = $lane
/*44434*/           OPC_MoveChild, 1,
/*44436*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44439*/           OPC_MoveParent,
/*44440*/           OPC_CheckType, MVT::v2i32,
/*44442*/           OPC_MoveParent,
/*44443*/           OPC_RecordChild2, // #2 = $Vn
/*44444*/           OPC_CheckChild2Type, MVT::v2i32,
/*44446*/           OPC_CheckType, MVT::v2i64,
/*44448*/           OPC_MoveParent,
/*44449*/           OPC_RecordChild2, // #3 = $src1
/*44450*/           OPC_CheckChild2Type, MVT::v2i64,
/*44452*/           OPC_CheckType, MVT::v2i64,
/*44454*/           OPC_EmitConvertToTarget, 1,
/*44456*/           OPC_EmitInteger, MVT::i32, 14, 
/*44459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44475*/         0, /*End of Scope*/
/*44476*/       /*Scope*/ 100|128,1/*228*/, /*->44706*/
/*44478*/         OPC_RecordChild1, // #0 = $src1
/*44479*/         OPC_Scope, 18|128,1/*146*/, /*->44628*/ // 2 children in Scope
/*44482*/           OPC_CheckChild1Type, MVT::v8i16,
/*44484*/           OPC_MoveChild, 2,
/*44486*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44489*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*44492*/           OPC_Scope, 66, /*->44560*/ // 2 children in Scope
/*44494*/             OPC_RecordChild1, // #1 = $src2
/*44495*/             OPC_CheckChild1Type, MVT::v8i16,
/*44497*/             OPC_MoveChild, 2,
/*44499*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44502*/             OPC_RecordChild0, // #2 = $src3
/*44503*/             OPC_CheckChild0Type, MVT::v8i16,
/*44505*/             OPC_RecordChild1, // #3 = $lane
/*44506*/             OPC_MoveChild, 1,
/*44508*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44511*/             OPC_MoveParent,
/*44512*/             OPC_CheckType, MVT::v8i16,
/*44514*/             OPC_MoveParent,
/*44515*/             OPC_CheckType, MVT::v8i16,
/*44517*/             OPC_MoveParent,
/*44518*/             OPC_CheckType, MVT::v8i16,
/*44520*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44522*/             OPC_EmitConvertToTarget, 3,
/*44524*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44527*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44536*/             OPC_EmitConvertToTarget, 3,
/*44538*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44541*/             OPC_EmitInteger, MVT::i32, 14, 
/*44544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44547*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44560*/           /*Scope*/ 66, /*->44627*/
/*44561*/             OPC_MoveChild, 1,
/*44563*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44566*/             OPC_RecordChild0, // #1 = $src3
/*44567*/             OPC_CheckChild0Type, MVT::v8i16,
/*44569*/             OPC_RecordChild1, // #2 = $lane
/*44570*/             OPC_MoveChild, 1,
/*44572*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44575*/             OPC_MoveParent,
/*44576*/             OPC_CheckType, MVT::v8i16,
/*44578*/             OPC_MoveParent,
/*44579*/             OPC_RecordChild2, // #3 = $src2
/*44580*/             OPC_CheckChild2Type, MVT::v8i16,
/*44582*/             OPC_CheckType, MVT::v8i16,
/*44584*/             OPC_MoveParent,
/*44585*/             OPC_CheckType, MVT::v8i16,
/*44587*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44589*/             OPC_EmitConvertToTarget, 2,
/*44591*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44594*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44603*/             OPC_EmitConvertToTarget, 2,
/*44605*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44608*/             OPC_EmitInteger, MVT::i32, 14, 
/*44611*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44614*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 303:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44627*/           0, /*End of Scope*/
/*44628*/         /*Scope*/ 76, /*->44705*/
/*44629*/           OPC_CheckChild1Type, MVT::v4i32,
/*44631*/           OPC_MoveChild, 2,
/*44633*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44636*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*44639*/           OPC_RecordChild1, // #1 = $src2
/*44640*/           OPC_CheckChild1Type, MVT::v4i32,
/*44642*/           OPC_MoveChild, 2,
/*44644*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44647*/           OPC_RecordChild0, // #2 = $src3
/*44648*/           OPC_CheckChild0Type, MVT::v4i32,
/*44650*/           OPC_RecordChild1, // #3 = $lane
/*44651*/           OPC_MoveChild, 1,
/*44653*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44656*/           OPC_MoveParent,
/*44657*/           OPC_CheckType, MVT::v4i32,
/*44659*/           OPC_MoveParent,
/*44660*/           OPC_CheckType, MVT::v4i32,
/*44662*/           OPC_MoveParent,
/*44663*/           OPC_CheckType, MVT::v4i32,
/*44665*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44667*/           OPC_EmitConvertToTarget, 3,
/*44669*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44672*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*44681*/           OPC_EmitConvertToTarget, 3,
/*44683*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44686*/           OPC_EmitInteger, MVT::i32, 14, 
/*44689*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44692*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44705*/         0, /*End of Scope*/
/*44706*/       /*Scope*/ 22|128,1/*150*/, /*->44858*/
/*44708*/         OPC_MoveChild, 1,
/*44710*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44713*/         OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*44716*/         OPC_Scope, 69, /*->44787*/ // 2 children in Scope
/*44718*/           OPC_RecordChild1, // #0 = $src2
/*44719*/           OPC_CheckChild1Type, MVT::v8i16,
/*44721*/           OPC_MoveChild, 2,
/*44723*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44726*/           OPC_RecordChild0, // #1 = $src3
/*44727*/           OPC_CheckChild0Type, MVT::v8i16,
/*44729*/           OPC_RecordChild1, // #2 = $lane
/*44730*/           OPC_MoveChild, 1,
/*44732*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44735*/           OPC_MoveParent,
/*44736*/           OPC_CheckType, MVT::v8i16,
/*44738*/           OPC_MoveParent,
/*44739*/           OPC_CheckType, MVT::v8i16,
/*44741*/           OPC_MoveParent,
/*44742*/           OPC_RecordChild2, // #3 = $src1
/*44743*/           OPC_CheckChild2Type, MVT::v8i16,
/*44745*/           OPC_CheckType, MVT::v8i16,
/*44747*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44749*/           OPC_EmitConvertToTarget, 2,
/*44751*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44754*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44763*/           OPC_EmitConvertToTarget, 2,
/*44765*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44768*/           OPC_EmitInteger, MVT::i32, 14, 
/*44771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44774*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 295:iPTR, (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44787*/         /*Scope*/ 69, /*->44857*/
/*44788*/           OPC_MoveChild, 1,
/*44790*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44793*/           OPC_RecordChild0, // #0 = $src3
/*44794*/           OPC_CheckChild0Type, MVT::v8i16,
/*44796*/           OPC_RecordChild1, // #1 = $lane
/*44797*/           OPC_MoveChild, 1,
/*44799*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44802*/           OPC_MoveParent,
/*44803*/           OPC_CheckType, MVT::v8i16,
/*44805*/           OPC_MoveParent,
/*44806*/           OPC_RecordChild2, // #2 = $src2
/*44807*/           OPC_CheckChild2Type, MVT::v8i16,
/*44809*/           OPC_CheckType, MVT::v8i16,
/*44811*/           OPC_MoveParent,
/*44812*/           OPC_RecordChild2, // #3 = $src1
/*44813*/           OPC_CheckChild2Type, MVT::v8i16,
/*44815*/           OPC_CheckType, MVT::v8i16,
/*44817*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44819*/           OPC_EmitConvertToTarget, 1,
/*44821*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44824*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*44833*/           OPC_EmitConvertToTarget, 1,
/*44835*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44838*/           OPC_EmitInteger, MVT::i32, 14, 
/*44841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44844*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 295:iPTR, (intrinsic_wo_chain:v8i16 303:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44857*/         0, /*End of Scope*/
/*44858*/       /*Scope*/ 77, /*->44936*/
/*44859*/         OPC_RecordChild1, // #0 = $src1
/*44860*/         OPC_CheckChild1Type, MVT::v4i32,
/*44862*/         OPC_MoveChild, 2,
/*44864*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44867*/         OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*44870*/         OPC_MoveChild, 1,
/*44872*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44875*/         OPC_RecordChild0, // #1 = $src3
/*44876*/         OPC_CheckChild0Type, MVT::v4i32,
/*44878*/         OPC_RecordChild1, // #2 = $lane
/*44879*/         OPC_MoveChild, 1,
/*44881*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44884*/         OPC_MoveParent,
/*44885*/         OPC_CheckType, MVT::v4i32,
/*44887*/         OPC_MoveParent,
/*44888*/         OPC_RecordChild2, // #3 = $src2
/*44889*/         OPC_CheckChild2Type, MVT::v4i32,
/*44891*/         OPC_CheckType, MVT::v4i32,
/*44893*/         OPC_MoveParent,
/*44894*/         OPC_CheckType, MVT::v4i32,
/*44896*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44898*/         OPC_EmitConvertToTarget, 2,
/*44900*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44903*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*44912*/         OPC_EmitConvertToTarget, 2,
/*44914*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44917*/         OPC_EmitInteger, MVT::i32, 14, 
/*44920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 303:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44936*/       /*Scope*/ 22|128,1/*150*/, /*->45088*/
/*44938*/         OPC_MoveChild, 1,
/*44940*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44943*/         OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*44946*/         OPC_Scope, 69, /*->45017*/ // 2 children in Scope
/*44948*/           OPC_RecordChild1, // #0 = $src2
/*44949*/           OPC_CheckChild1Type, MVT::v4i32,
/*44951*/           OPC_MoveChild, 2,
/*44953*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44956*/           OPC_RecordChild0, // #1 = $src3
/*44957*/           OPC_CheckChild0Type, MVT::v4i32,
/*44959*/           OPC_RecordChild1, // #2 = $lane
/*44960*/           OPC_MoveChild, 1,
/*44962*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44965*/           OPC_MoveParent,
/*44966*/           OPC_CheckType, MVT::v4i32,
/*44968*/           OPC_MoveParent,
/*44969*/           OPC_CheckType, MVT::v4i32,
/*44971*/           OPC_MoveParent,
/*44972*/           OPC_RecordChild2, // #3 = $src1
/*44973*/           OPC_CheckChild2Type, MVT::v4i32,
/*44975*/           OPC_CheckType, MVT::v4i32,
/*44977*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44979*/           OPC_EmitConvertToTarget, 2,
/*44981*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44984*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*44993*/           OPC_EmitConvertToTarget, 2,
/*44995*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44998*/           OPC_EmitInteger, MVT::i32, 14, 
/*45001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45004*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45017*/         /*Scope*/ 69, /*->45087*/
/*45018*/           OPC_MoveChild, 1,
/*45020*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45023*/           OPC_RecordChild0, // #0 = $src3
/*45024*/           OPC_CheckChild0Type, MVT::v4i32,
/*45026*/           OPC_RecordChild1, // #1 = $lane
/*45027*/           OPC_MoveChild, 1,
/*45029*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45032*/           OPC_MoveParent,
/*45033*/           OPC_CheckType, MVT::v4i32,
/*45035*/           OPC_MoveParent,
/*45036*/           OPC_RecordChild2, // #2 = $src2
/*45037*/           OPC_CheckChild2Type, MVT::v4i32,
/*45039*/           OPC_CheckType, MVT::v4i32,
/*45041*/           OPC_MoveParent,
/*45042*/           OPC_RecordChild2, // #3 = $src1
/*45043*/           OPC_CheckChild2Type, MVT::v4i32,
/*45045*/           OPC_CheckType, MVT::v4i32,
/*45047*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45049*/           OPC_EmitConvertToTarget, 1,
/*45051*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45054*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*45063*/           OPC_EmitConvertToTarget, 1,
/*45065*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45068*/           OPC_EmitInteger, MVT::i32, 14, 
/*45071*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45074*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 303:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45087*/         0, /*End of Scope*/
/*45088*/       /*Scope*/ 117|128,1/*245*/, /*->45335*/
/*45090*/         OPC_RecordChild1, // #0 = $src1
/*45091*/         OPC_Scope, 41, /*->45134*/ // 5 children in Scope
/*45093*/           OPC_CheckChild1Type, MVT::v4i16,
/*45095*/           OPC_MoveChild, 2,
/*45097*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45100*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45103*/           OPC_RecordChild1, // #1 = $Vn
/*45104*/           OPC_CheckChild1Type, MVT::v4i16,
/*45106*/           OPC_RecordChild2, // #2 = $Vm
/*45107*/           OPC_CheckChild2Type, MVT::v4i16,
/*45109*/           OPC_CheckType, MVT::v4i16,
/*45111*/           OPC_MoveParent,
/*45112*/           OPC_CheckType, MVT::v4i16,
/*45114*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45116*/           OPC_EmitInteger, MVT::i32, 14, 
/*45119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45122*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45134*/         /*Scope*/ 41, /*->45176*/
/*45135*/           OPC_CheckChild1Type, MVT::v2i32,
/*45137*/           OPC_MoveChild, 2,
/*45139*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45142*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45145*/           OPC_RecordChild1, // #1 = $Vn
/*45146*/           OPC_CheckChild1Type, MVT::v2i32,
/*45148*/           OPC_RecordChild2, // #2 = $Vm
/*45149*/           OPC_CheckChild2Type, MVT::v2i32,
/*45151*/           OPC_CheckType, MVT::v2i32,
/*45153*/           OPC_MoveParent,
/*45154*/           OPC_CheckType, MVT::v2i32,
/*45156*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45158*/           OPC_EmitInteger, MVT::i32, 14, 
/*45161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45176*/         /*Scope*/ 41, /*->45218*/
/*45177*/           OPC_CheckChild1Type, MVT::v8i16,
/*45179*/           OPC_MoveChild, 2,
/*45181*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45184*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45187*/           OPC_RecordChild1, // #1 = $Vn
/*45188*/           OPC_CheckChild1Type, MVT::v8i16,
/*45190*/           OPC_RecordChild2, // #2 = $Vm
/*45191*/           OPC_CheckChild2Type, MVT::v8i16,
/*45193*/           OPC_CheckType, MVT::v8i16,
/*45195*/           OPC_MoveParent,
/*45196*/           OPC_CheckType, MVT::v8i16,
/*45198*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45200*/           OPC_EmitInteger, MVT::i32, 14, 
/*45203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45218*/         /*Scope*/ 75, /*->45294*/
/*45219*/           OPC_CheckChild1Type, MVT::v4i32,
/*45221*/           OPC_MoveChild, 2,
/*45223*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45226*/           OPC_CheckType, MVT::v4i32,
/*45228*/           OPC_Scope, 32, /*->45262*/ // 2 children in Scope
/*45230*/             OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45233*/             OPC_RecordChild1, // #1 = $Vn
/*45234*/             OPC_CheckChild1Type, MVT::v4i32,
/*45236*/             OPC_RecordChild2, // #2 = $Vm
/*45237*/             OPC_CheckChild2Type, MVT::v4i32,
/*45239*/             OPC_MoveParent,
/*45240*/             OPC_CheckType, MVT::v4i32,
/*45242*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45244*/             OPC_EmitInteger, MVT::i32, 14, 
/*45247*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45250*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45262*/           /*Scope*/ 30, /*->45293*/
/*45263*/             OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*45266*/             OPC_RecordChild1, // #1 = $Vn
/*45267*/             OPC_CheckChild1Type, MVT::v4i16,
/*45269*/             OPC_RecordChild2, // #2 = $Vm
/*45270*/             OPC_CheckChild2Type, MVT::v4i16,
/*45272*/             OPC_MoveParent,
/*45273*/             OPC_CheckType, MVT::v4i32,
/*45275*/             OPC_EmitInteger, MVT::i32, 14, 
/*45278*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45281*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45293*/           0, /*End of Scope*/
/*45294*/         /*Scope*/ 39, /*->45334*/
/*45295*/           OPC_CheckChild1Type, MVT::v2i64,
/*45297*/           OPC_MoveChild, 2,
/*45299*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45302*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*45305*/           OPC_RecordChild1, // #1 = $Vn
/*45306*/           OPC_CheckChild1Type, MVT::v2i32,
/*45308*/           OPC_RecordChild2, // #2 = $Vm
/*45309*/           OPC_CheckChild2Type, MVT::v2i32,
/*45311*/           OPC_CheckType, MVT::v2i64,
/*45313*/           OPC_MoveParent,
/*45314*/           OPC_CheckType, MVT::v2i64,
/*45316*/           OPC_EmitInteger, MVT::i32, 14, 
/*45319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45322*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45334*/         0, /*End of Scope*/
/*45335*/       /*Scope*/ 88|128,1/*216*/, /*->45553*/
/*45337*/         OPC_MoveChild, 1,
/*45339*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45342*/         OPC_Scope, 10|128,1/*138*/, /*->45483*/ // 2 children in Scope
/*45345*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45348*/           OPC_RecordChild1, // #0 = $Vn
/*45349*/           OPC_SwitchType /*4 cases */, 31, MVT::v4i16,// ->45383
/*45352*/             OPC_CheckChild1Type, MVT::v4i16,
/*45354*/             OPC_RecordChild2, // #1 = $Vm
/*45355*/             OPC_CheckChild2Type, MVT::v4i16,
/*45357*/             OPC_MoveParent,
/*45358*/             OPC_RecordChild2, // #2 = $src1
/*45359*/             OPC_CheckChild2Type, MVT::v4i16,
/*45361*/             OPC_CheckType, MVT::v4i16,
/*45363*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45365*/             OPC_EmitInteger, MVT::i32, 14, 
/*45368*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45371*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 295:iPTR, (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45383*/           /*SwitchType*/ 31, MVT::v2i32,// ->45416
/*45385*/             OPC_CheckChild1Type, MVT::v2i32,
/*45387*/             OPC_RecordChild2, // #1 = $Vm
/*45388*/             OPC_CheckChild2Type, MVT::v2i32,
/*45390*/             OPC_MoveParent,
/*45391*/             OPC_RecordChild2, // #2 = $src1
/*45392*/             OPC_CheckChild2Type, MVT::v2i32,
/*45394*/             OPC_CheckType, MVT::v2i32,
/*45396*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45398*/             OPC_EmitInteger, MVT::i32, 14, 
/*45401*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45404*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 295:iPTR, (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45416*/           /*SwitchType*/ 31, MVT::v8i16,// ->45449
/*45418*/             OPC_CheckChild1Type, MVT::v8i16,
/*45420*/             OPC_RecordChild2, // #1 = $Vm
/*45421*/             OPC_CheckChild2Type, MVT::v8i16,
/*45423*/             OPC_MoveParent,
/*45424*/             OPC_RecordChild2, // #2 = $src1
/*45425*/             OPC_CheckChild2Type, MVT::v8i16,
/*45427*/             OPC_CheckType, MVT::v8i16,
/*45429*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45431*/             OPC_EmitInteger, MVT::i32, 14, 
/*45434*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45437*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 295:iPTR, (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45449*/           /*SwitchType*/ 31, MVT::v4i32,// ->45482
/*45451*/             OPC_CheckChild1Type, MVT::v4i32,
/*45453*/             OPC_RecordChild2, // #1 = $Vm
/*45454*/             OPC_CheckChild2Type, MVT::v4i32,
/*45456*/             OPC_MoveParent,
/*45457*/             OPC_RecordChild2, // #2 = $src1
/*45458*/             OPC_CheckChild2Type, MVT::v4i32,
/*45460*/             OPC_CheckType, MVT::v4i32,
/*45462*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45464*/             OPC_EmitInteger, MVT::i32, 14, 
/*45467*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45470*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45482*/           0, // EndSwitchType
/*45483*/         /*Scope*/ 68, /*->45552*/
/*45484*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*45487*/           OPC_RecordChild1, // #0 = $Vn
/*45488*/           OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->45520
/*45491*/             OPC_CheckChild1Type, MVT::v4i16,
/*45493*/             OPC_RecordChild2, // #1 = $Vm
/*45494*/             OPC_CheckChild2Type, MVT::v4i16,
/*45496*/             OPC_MoveParent,
/*45497*/             OPC_RecordChild2, // #2 = $src1
/*45498*/             OPC_CheckChild2Type, MVT::v4i32,
/*45500*/             OPC_CheckType, MVT::v4i32,
/*45502*/             OPC_EmitInteger, MVT::i32, 14, 
/*45505*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45508*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45520*/           /*SwitchType*/ 29, MVT::v2i64,// ->45551
/*45522*/             OPC_CheckChild1Type, MVT::v2i32,
/*45524*/             OPC_RecordChild2, // #1 = $Vm
/*45525*/             OPC_CheckChild2Type, MVT::v2i32,
/*45527*/             OPC_MoveParent,
/*45528*/             OPC_RecordChild2, // #2 = $src1
/*45529*/             OPC_CheckChild2Type, MVT::v2i64,
/*45531*/             OPC_CheckType, MVT::v2i64,
/*45533*/             OPC_EmitInteger, MVT::i32, 14, 
/*45536*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45539*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45551*/           0, // EndSwitchType
/*45552*/         0, /*End of Scope*/
/*45553*/       /*Scope*/ 83|128,1/*211*/, /*->45766*/
/*45555*/         OPC_RecordChild1, // #0 = $Vn
/*45556*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->45583
/*45559*/           OPC_CheckChild1Type, MVT::v4i16,
/*45561*/           OPC_RecordChild2, // #1 = $Vm
/*45562*/           OPC_CheckChild2Type, MVT::v4i16,
/*45564*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45566*/           OPC_EmitInteger, MVT::i32, 14, 
/*45569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45572*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45583*/         /*SwitchType*/ 24, MVT::v2i32,// ->45609
/*45585*/           OPC_CheckChild1Type, MVT::v2i32,
/*45587*/           OPC_RecordChild2, // #1 = $Vm
/*45588*/           OPC_CheckChild2Type, MVT::v2i32,
/*45590*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45592*/           OPC_EmitInteger, MVT::i32, 14, 
/*45595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45598*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45609*/         /*SwitchType*/ 24, MVT::v8i16,// ->45635
/*45611*/           OPC_CheckChild1Type, MVT::v8i16,
/*45613*/           OPC_RecordChild2, // #1 = $Vm
/*45614*/           OPC_CheckChild2Type, MVT::v8i16,
/*45616*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45618*/           OPC_EmitInteger, MVT::i32, 14, 
/*45621*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45624*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 295:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45635*/         /*SwitchType*/ 24, MVT::v4i32,// ->45661
/*45637*/           OPC_CheckChild1Type, MVT::v4i32,
/*45639*/           OPC_RecordChild2, // #1 = $Vm
/*45640*/           OPC_CheckChild2Type, MVT::v4i32,
/*45642*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45644*/           OPC_EmitInteger, MVT::i32, 14, 
/*45647*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45650*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45661*/         /*SwitchType*/ 24, MVT::v8i8,// ->45687
/*45663*/           OPC_CheckChild1Type, MVT::v8i8,
/*45665*/           OPC_RecordChild2, // #1 = $Vm
/*45666*/           OPC_CheckChild2Type, MVT::v8i8,
/*45668*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45670*/           OPC_EmitInteger, MVT::i32, 14, 
/*45673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45676*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 295:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45687*/         /*SwitchType*/ 24, MVT::v16i8,// ->45713
/*45689*/           OPC_CheckChild1Type, MVT::v16i8,
/*45691*/           OPC_RecordChild2, // #1 = $Vm
/*45692*/           OPC_CheckChild2Type, MVT::v16i8,
/*45694*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45696*/           OPC_EmitInteger, MVT::i32, 14, 
/*45699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 295:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45713*/         /*SwitchType*/ 24, MVT::v1i64,// ->45739
/*45715*/           OPC_CheckChild1Type, MVT::v1i64,
/*45717*/           OPC_RecordChild2, // #1 = $Vm
/*45718*/           OPC_CheckChild2Type, MVT::v1i64,
/*45720*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45722*/           OPC_EmitInteger, MVT::i32, 14, 
/*45725*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45728*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 295:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*45739*/         /*SwitchType*/ 24, MVT::v2i64,// ->45765
/*45741*/           OPC_CheckChild1Type, MVT::v2i64,
/*45743*/           OPC_RecordChild2, // #1 = $Vm
/*45744*/           OPC_CheckChild2Type, MVT::v2i64,
/*45746*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45748*/           OPC_EmitInteger, MVT::i32, 14, 
/*45751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45754*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*45765*/         0, // EndSwitchType
/*45766*/       0, /*End of Scope*/
/*45767*/     /*Scope*/ 9|128,9/*1161*/, /*->46930*/
/*45769*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*45772*/       OPC_RecordChild1, // #0 = $src1
/*45773*/       OPC_Scope, 45|128,1/*173*/, /*->45949*/ // 8 children in Scope
/*45776*/         OPC_CheckChild1Type, MVT::v4i16,
/*45778*/         OPC_Scope, 14|128,1/*142*/, /*->45923*/ // 2 children in Scope
/*45781*/           OPC_MoveChild, 2,
/*45783*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45786*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45789*/           OPC_Scope, 49, /*->45840*/ // 3 children in Scope
/*45791*/             OPC_RecordChild1, // #1 = $Vn
/*45792*/             OPC_CheckChild1Type, MVT::v4i16,
/*45794*/             OPC_MoveChild, 2,
/*45796*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45799*/             OPC_RecordChild0, // #2 = $Vm
/*45800*/             OPC_CheckChild0Type, MVT::v4i16,
/*45802*/             OPC_RecordChild1, // #3 = $lane
/*45803*/             OPC_MoveChild, 1,
/*45805*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45808*/             OPC_MoveParent,
/*45809*/             OPC_CheckType, MVT::v4i16,
/*45811*/             OPC_MoveParent,
/*45812*/             OPC_CheckType, MVT::v4i16,
/*45814*/             OPC_MoveParent,
/*45815*/             OPC_CheckType, MVT::v4i16,
/*45817*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45819*/             OPC_EmitConvertToTarget, 3,
/*45821*/             OPC_EmitInteger, MVT::i32, 14, 
/*45824*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45827*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45840*/           /*Scope*/ 49, /*->45890*/
/*45841*/             OPC_MoveChild, 1,
/*45843*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45846*/             OPC_RecordChild0, // #1 = $Vm
/*45847*/             OPC_CheckChild0Type, MVT::v4i16,
/*45849*/             OPC_RecordChild1, // #2 = $lane
/*45850*/             OPC_MoveChild, 1,
/*45852*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45855*/             OPC_MoveParent,
/*45856*/             OPC_CheckType, MVT::v4i16,
/*45858*/             OPC_MoveParent,
/*45859*/             OPC_RecordChild2, // #3 = $Vn
/*45860*/             OPC_CheckChild2Type, MVT::v4i16,
/*45862*/             OPC_CheckType, MVT::v4i16,
/*45864*/             OPC_MoveParent,
/*45865*/             OPC_CheckType, MVT::v4i16,
/*45867*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45869*/             OPC_EmitConvertToTarget, 2,
/*45871*/             OPC_EmitInteger, MVT::i32, 14, 
/*45874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 303:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45890*/           /*Scope*/ 31, /*->45922*/
/*45891*/             OPC_RecordChild1, // #1 = $Vn
/*45892*/             OPC_CheckChild1Type, MVT::v4i16,
/*45894*/             OPC_RecordChild2, // #2 = $Vm
/*45895*/             OPC_CheckChild2Type, MVT::v4i16,
/*45897*/             OPC_CheckType, MVT::v4i16,
/*45899*/             OPC_MoveParent,
/*45900*/             OPC_CheckType, MVT::v4i16,
/*45902*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45904*/             OPC_EmitInteger, MVT::i32, 14, 
/*45907*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45910*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45922*/           0, /*End of Scope*/
/*45923*/         /*Scope*/ 24, /*->45948*/
/*45924*/           OPC_RecordChild2, // #1 = $Vm
/*45925*/           OPC_CheckChild2Type, MVT::v4i16,
/*45927*/           OPC_CheckType, MVT::v4i16,
/*45929*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45931*/           OPC_EmitInteger, MVT::i32, 14, 
/*45934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45937*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 315:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45948*/         0, /*End of Scope*/
/*45949*/       /*Scope*/ 45|128,1/*173*/, /*->46124*/
/*45951*/         OPC_CheckChild1Type, MVT::v2i32,
/*45953*/         OPC_Scope, 14|128,1/*142*/, /*->46098*/ // 2 children in Scope
/*45956*/           OPC_MoveChild, 2,
/*45958*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45961*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*45964*/           OPC_Scope, 49, /*->46015*/ // 3 children in Scope
/*45966*/             OPC_RecordChild1, // #1 = $Vn
/*45967*/             OPC_CheckChild1Type, MVT::v2i32,
/*45969*/             OPC_MoveChild, 2,
/*45971*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45974*/             OPC_RecordChild0, // #2 = $Vm
/*45975*/             OPC_CheckChild0Type, MVT::v2i32,
/*45977*/             OPC_RecordChild1, // #3 = $lane
/*45978*/             OPC_MoveChild, 1,
/*45980*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45983*/             OPC_MoveParent,
/*45984*/             OPC_CheckType, MVT::v2i32,
/*45986*/             OPC_MoveParent,
/*45987*/             OPC_CheckType, MVT::v2i32,
/*45989*/             OPC_MoveParent,
/*45990*/             OPC_CheckType, MVT::v2i32,
/*45992*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45994*/             OPC_EmitConvertToTarget, 3,
/*45996*/             OPC_EmitInteger, MVT::i32, 14, 
/*45999*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46002*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46015*/           /*Scope*/ 49, /*->46065*/
/*46016*/             OPC_MoveChild, 1,
/*46018*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46021*/             OPC_RecordChild0, // #1 = $Vm
/*46022*/             OPC_CheckChild0Type, MVT::v2i32,
/*46024*/             OPC_RecordChild1, // #2 = $lane
/*46025*/             OPC_MoveChild, 1,
/*46027*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46030*/             OPC_MoveParent,
/*46031*/             OPC_CheckType, MVT::v2i32,
/*46033*/             OPC_MoveParent,
/*46034*/             OPC_RecordChild2, // #3 = $Vn
/*46035*/             OPC_CheckChild2Type, MVT::v2i32,
/*46037*/             OPC_CheckType, MVT::v2i32,
/*46039*/             OPC_MoveParent,
/*46040*/             OPC_CheckType, MVT::v2i32,
/*46042*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46044*/             OPC_EmitConvertToTarget, 2,
/*46046*/             OPC_EmitInteger, MVT::i32, 14, 
/*46049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46052*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 303:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46065*/           /*Scope*/ 31, /*->46097*/
/*46066*/             OPC_RecordChild1, // #1 = $Vn
/*46067*/             OPC_CheckChild1Type, MVT::v2i32,
/*46069*/             OPC_RecordChild2, // #2 = $Vm
/*46070*/             OPC_CheckChild2Type, MVT::v2i32,
/*46072*/             OPC_CheckType, MVT::v2i32,
/*46074*/             OPC_MoveParent,
/*46075*/             OPC_CheckType, MVT::v2i32,
/*46077*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46079*/             OPC_EmitInteger, MVT::i32, 14, 
/*46082*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46085*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46097*/           0, /*End of Scope*/
/*46098*/         /*Scope*/ 24, /*->46123*/
/*46099*/           OPC_RecordChild2, // #1 = $Vm
/*46100*/           OPC_CheckChild2Type, MVT::v2i32,
/*46102*/           OPC_CheckType, MVT::v2i32,
/*46104*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46106*/           OPC_EmitInteger, MVT::i32, 14, 
/*46109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46112*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46123*/         0, /*End of Scope*/
/*46124*/       /*Scope*/ 88|128,2/*344*/, /*->46470*/
/*46126*/         OPC_CheckChild1Type, MVT::v4i32,
/*46128*/         OPC_Scope, 57|128,2/*313*/, /*->46444*/ // 2 children in Scope
/*46131*/           OPC_MoveChild, 2,
/*46133*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46136*/           OPC_Scope, 3|128,1/*131*/, /*->46270*/ // 2 children in Scope
/*46139*/             OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*46142*/             OPC_Scope, 47, /*->46191*/ // 3 children in Scope
/*46144*/               OPC_RecordChild1, // #1 = $Vn
/*46145*/               OPC_CheckChild1Type, MVT::v4i16,
/*46147*/               OPC_MoveChild, 2,
/*46149*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46152*/               OPC_RecordChild0, // #2 = $Vm
/*46153*/               OPC_CheckChild0Type, MVT::v4i16,
/*46155*/               OPC_RecordChild1, // #3 = $lane
/*46156*/               OPC_MoveChild, 1,
/*46158*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46161*/               OPC_MoveParent,
/*46162*/               OPC_CheckType, MVT::v4i16,
/*46164*/               OPC_MoveParent,
/*46165*/               OPC_CheckType, MVT::v4i32,
/*46167*/               OPC_MoveParent,
/*46168*/               OPC_CheckType, MVT::v4i32,
/*46170*/               OPC_EmitConvertToTarget, 3,
/*46172*/               OPC_EmitInteger, MVT::i32, 14, 
/*46175*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46178*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46191*/             /*Scope*/ 47, /*->46239*/
/*46192*/               OPC_MoveChild, 1,
/*46194*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46197*/               OPC_RecordChild0, // #1 = $Vm
/*46198*/               OPC_CheckChild0Type, MVT::v4i16,
/*46200*/               OPC_RecordChild1, // #2 = $lane
/*46201*/               OPC_MoveChild, 1,
/*46203*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46206*/               OPC_MoveParent,
/*46207*/               OPC_CheckType, MVT::v4i16,
/*46209*/               OPC_MoveParent,
/*46210*/               OPC_RecordChild2, // #3 = $Vn
/*46211*/               OPC_CheckChild2Type, MVT::v4i16,
/*46213*/               OPC_CheckType, MVT::v4i32,
/*46215*/               OPC_MoveParent,
/*46216*/               OPC_CheckType, MVT::v4i32,
/*46218*/               OPC_EmitConvertToTarget, 2,
/*46220*/               OPC_EmitInteger, MVT::i32, 14, 
/*46223*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46226*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46239*/             /*Scope*/ 29, /*->46269*/
/*46240*/               OPC_RecordChild1, // #1 = $Vn
/*46241*/               OPC_CheckChild1Type, MVT::v4i16,
/*46243*/               OPC_RecordChild2, // #2 = $Vm
/*46244*/               OPC_CheckChild2Type, MVT::v4i16,
/*46246*/               OPC_CheckType, MVT::v4i32,
/*46248*/               OPC_MoveParent,
/*46249*/               OPC_CheckType, MVT::v4i32,
/*46251*/               OPC_EmitInteger, MVT::i32, 14, 
/*46254*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46257*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46269*/             0, /*End of Scope*/
/*46270*/           /*Scope*/ 43|128,1/*171*/, /*->46443*/
/*46272*/             OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*46275*/             OPC_Scope, 66, /*->46343*/ // 3 children in Scope
/*46277*/               OPC_RecordChild1, // #1 = $src2
/*46278*/               OPC_CheckChild1Type, MVT::v4i32,
/*46280*/               OPC_MoveChild, 2,
/*46282*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46285*/               OPC_RecordChild0, // #2 = $src3
/*46286*/               OPC_CheckChild0Type, MVT::v4i32,
/*46288*/               OPC_RecordChild1, // #3 = $lane
/*46289*/               OPC_MoveChild, 1,
/*46291*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46294*/               OPC_MoveParent,
/*46295*/               OPC_CheckType, MVT::v4i32,
/*46297*/               OPC_MoveParent,
/*46298*/               OPC_CheckType, MVT::v4i32,
/*46300*/               OPC_MoveParent,
/*46301*/               OPC_CheckType, MVT::v4i32,
/*46303*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46305*/               OPC_EmitConvertToTarget, 3,
/*46307*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46310*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46319*/               OPC_EmitConvertToTarget, 3,
/*46321*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46324*/               OPC_EmitInteger, MVT::i32, 14, 
/*46327*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46330*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46343*/             /*Scope*/ 66, /*->46410*/
/*46344*/               OPC_MoveChild, 1,
/*46346*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46349*/               OPC_RecordChild0, // #1 = $src3
/*46350*/               OPC_CheckChild0Type, MVT::v4i32,
/*46352*/               OPC_RecordChild1, // #2 = $lane
/*46353*/               OPC_MoveChild, 1,
/*46355*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46358*/               OPC_MoveParent,
/*46359*/               OPC_CheckType, MVT::v4i32,
/*46361*/               OPC_MoveParent,
/*46362*/               OPC_RecordChild2, // #3 = $src2
/*46363*/               OPC_CheckChild2Type, MVT::v4i32,
/*46365*/               OPC_CheckType, MVT::v4i32,
/*46367*/               OPC_MoveParent,
/*46368*/               OPC_CheckType, MVT::v4i32,
/*46370*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46372*/               OPC_EmitConvertToTarget, 2,
/*46374*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*46377*/               OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46386*/               OPC_EmitConvertToTarget, 2,
/*46388*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*46391*/               OPC_EmitInteger, MVT::i32, 14, 
/*46394*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46397*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 303:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46410*/             /*Scope*/ 31, /*->46442*/
/*46411*/               OPC_RecordChild1, // #1 = $Vn
/*46412*/               OPC_CheckChild1Type, MVT::v4i32,
/*46414*/               OPC_RecordChild2, // #2 = $Vm
/*46415*/               OPC_CheckChild2Type, MVT::v4i32,
/*46417*/               OPC_CheckType, MVT::v4i32,
/*46419*/               OPC_MoveParent,
/*46420*/               OPC_CheckType, MVT::v4i32,
/*46422*/               OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46424*/               OPC_EmitInteger, MVT::i32, 14, 
/*46427*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46430*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46442*/             0, /*End of Scope*/
/*46443*/           0, /*End of Scope*/
/*46444*/         /*Scope*/ 24, /*->46469*/
/*46445*/           OPC_RecordChild2, // #1 = $Vm
/*46446*/           OPC_CheckChild2Type, MVT::v4i32,
/*46448*/           OPC_CheckType, MVT::v4i32,
/*46450*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46452*/           OPC_EmitInteger, MVT::i32, 14, 
/*46455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46458*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46469*/         0, /*End of Scope*/
/*46470*/       /*Scope*/ 39|128,1/*167*/, /*->46639*/
/*46472*/         OPC_CheckChild1Type, MVT::v2i64,
/*46474*/         OPC_Scope, 8|128,1/*136*/, /*->46613*/ // 2 children in Scope
/*46477*/           OPC_MoveChild, 2,
/*46479*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46482*/           OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*46485*/           OPC_Scope, 47, /*->46534*/ // 3 children in Scope
/*46487*/             OPC_RecordChild1, // #1 = $Vn
/*46488*/             OPC_CheckChild1Type, MVT::v2i32,
/*46490*/             OPC_MoveChild, 2,
/*46492*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46495*/             OPC_RecordChild0, // #2 = $Vm
/*46496*/             OPC_CheckChild0Type, MVT::v2i32,
/*46498*/             OPC_RecordChild1, // #3 = $lane
/*46499*/             OPC_MoveChild, 1,
/*46501*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46504*/             OPC_MoveParent,
/*46505*/             OPC_CheckType, MVT::v2i32,
/*46507*/             OPC_MoveParent,
/*46508*/             OPC_CheckType, MVT::v2i64,
/*46510*/             OPC_MoveParent,
/*46511*/             OPC_CheckType, MVT::v2i64,
/*46513*/             OPC_EmitConvertToTarget, 3,
/*46515*/             OPC_EmitInteger, MVT::i32, 14, 
/*46518*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46521*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46534*/           /*Scope*/ 47, /*->46582*/
/*46535*/             OPC_MoveChild, 1,
/*46537*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46540*/             OPC_RecordChild0, // #1 = $Vm
/*46541*/             OPC_CheckChild0Type, MVT::v2i32,
/*46543*/             OPC_RecordChild1, // #2 = $lane
/*46544*/             OPC_MoveChild, 1,
/*46546*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46549*/             OPC_MoveParent,
/*46550*/             OPC_CheckType, MVT::v2i32,
/*46552*/             OPC_MoveParent,
/*46553*/             OPC_RecordChild2, // #3 = $Vn
/*46554*/             OPC_CheckChild2Type, MVT::v2i32,
/*46556*/             OPC_CheckType, MVT::v2i64,
/*46558*/             OPC_MoveParent,
/*46559*/             OPC_CheckType, MVT::v2i64,
/*46561*/             OPC_EmitConvertToTarget, 2,
/*46563*/             OPC_EmitInteger, MVT::i32, 14, 
/*46566*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46569*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46582*/           /*Scope*/ 29, /*->46612*/
/*46583*/             OPC_RecordChild1, // #1 = $Vn
/*46584*/             OPC_CheckChild1Type, MVT::v2i32,
/*46586*/             OPC_RecordChild2, // #2 = $Vm
/*46587*/             OPC_CheckChild2Type, MVT::v2i32,
/*46589*/             OPC_CheckType, MVT::v2i64,
/*46591*/             OPC_MoveParent,
/*46592*/             OPC_CheckType, MVT::v2i64,
/*46594*/             OPC_EmitInteger, MVT::i32, 14, 
/*46597*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46600*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46612*/           0, /*End of Scope*/
/*46613*/         /*Scope*/ 24, /*->46638*/
/*46614*/           OPC_RecordChild2, // #1 = $Vm
/*46615*/           OPC_CheckChild2Type, MVT::v2i64,
/*46617*/           OPC_CheckType, MVT::v2i64,
/*46619*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46621*/           OPC_EmitInteger, MVT::i32, 14, 
/*46624*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46627*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 315:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46638*/         0, /*End of Scope*/
/*46639*/       /*Scope*/ 79|128,1/*207*/, /*->46848*/
/*46641*/         OPC_CheckChild1Type, MVT::v8i16,
/*46643*/         OPC_Scope, 48|128,1/*176*/, /*->46822*/ // 2 children in Scope
/*46646*/           OPC_MoveChild, 2,
/*46648*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46651*/           OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*46654*/           OPC_Scope, 66, /*->46722*/ // 3 children in Scope
/*46656*/             OPC_RecordChild1, // #1 = $src2
/*46657*/             OPC_CheckChild1Type, MVT::v8i16,
/*46659*/             OPC_MoveChild, 2,
/*46661*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46664*/             OPC_RecordChild0, // #2 = $src3
/*46665*/             OPC_CheckChild0Type, MVT::v8i16,
/*46667*/             OPC_RecordChild1, // #3 = $lane
/*46668*/             OPC_MoveChild, 1,
/*46670*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46673*/             OPC_MoveParent,
/*46674*/             OPC_CheckType, MVT::v8i16,
/*46676*/             OPC_MoveParent,
/*46677*/             OPC_CheckType, MVT::v8i16,
/*46679*/             OPC_MoveParent,
/*46680*/             OPC_CheckType, MVT::v8i16,
/*46682*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46684*/             OPC_EmitConvertToTarget, 3,
/*46686*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46689*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46698*/             OPC_EmitConvertToTarget, 3,
/*46700*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46703*/             OPC_EmitInteger, MVT::i32, 14, 
/*46706*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46709*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46722*/           /*Scope*/ 66, /*->46789*/
/*46723*/             OPC_MoveChild, 1,
/*46725*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46728*/             OPC_RecordChild0, // #1 = $src3
/*46729*/             OPC_CheckChild0Type, MVT::v8i16,
/*46731*/             OPC_RecordChild1, // #2 = $lane
/*46732*/             OPC_MoveChild, 1,
/*46734*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46737*/             OPC_MoveParent,
/*46738*/             OPC_CheckType, MVT::v8i16,
/*46740*/             OPC_MoveParent,
/*46741*/             OPC_RecordChild2, // #3 = $src2
/*46742*/             OPC_CheckChild2Type, MVT::v8i16,
/*46744*/             OPC_CheckType, MVT::v8i16,
/*46746*/             OPC_MoveParent,
/*46747*/             OPC_CheckType, MVT::v8i16,
/*46749*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46751*/             OPC_EmitConvertToTarget, 2,
/*46753*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46756*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46765*/             OPC_EmitConvertToTarget, 2,
/*46767*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46770*/             OPC_EmitInteger, MVT::i32, 14, 
/*46773*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46776*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 303:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46789*/           /*Scope*/ 31, /*->46821*/
/*46790*/             OPC_RecordChild1, // #1 = $Vn
/*46791*/             OPC_CheckChild1Type, MVT::v8i16,
/*46793*/             OPC_RecordChild2, // #2 = $Vm
/*46794*/             OPC_CheckChild2Type, MVT::v8i16,
/*46796*/             OPC_CheckType, MVT::v8i16,
/*46798*/             OPC_MoveParent,
/*46799*/             OPC_CheckType, MVT::v8i16,
/*46801*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46803*/             OPC_EmitInteger, MVT::i32, 14, 
/*46806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46809*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46821*/           0, /*End of Scope*/
/*46822*/         /*Scope*/ 24, /*->46847*/
/*46823*/           OPC_RecordChild2, // #1 = $Vm
/*46824*/           OPC_CheckChild2Type, MVT::v8i16,
/*46826*/           OPC_CheckType, MVT::v8i16,
/*46828*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46830*/           OPC_EmitInteger, MVT::i32, 14, 
/*46833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 315:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46847*/         0, /*End of Scope*/
/*46848*/       /*Scope*/ 26, /*->46875*/
/*46849*/         OPC_CheckChild1Type, MVT::v8i8,
/*46851*/         OPC_RecordChild2, // #1 = $Vm
/*46852*/         OPC_CheckChild2Type, MVT::v8i8,
/*46854*/         OPC_CheckType, MVT::v8i8,
/*46856*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46858*/         OPC_EmitInteger, MVT::i32, 14, 
/*46861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 315:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46875*/       /*Scope*/ 26, /*->46902*/
/*46876*/         OPC_CheckChild1Type, MVT::v16i8,
/*46878*/         OPC_RecordChild2, // #1 = $Vm
/*46879*/         OPC_CheckChild2Type, MVT::v16i8,
/*46881*/         OPC_CheckType, MVT::v16i8,
/*46883*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46885*/         OPC_EmitInteger, MVT::i32, 14, 
/*46888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 315:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46902*/       /*Scope*/ 26, /*->46929*/
/*46903*/         OPC_CheckChild1Type, MVT::v1i64,
/*46905*/         OPC_RecordChild2, // #1 = $Vm
/*46906*/         OPC_CheckChild2Type, MVT::v1i64,
/*46908*/         OPC_CheckType, MVT::v1i64,
/*46910*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46912*/         OPC_EmitInteger, MVT::i32, 14, 
/*46915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 315:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46929*/       0, /*End of Scope*/
/*46930*/     /*Scope*/ 55|128,5/*695*/, /*->47627*/
/*46932*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*46935*/       OPC_Scope, 55|128,1/*183*/, /*->47121*/ // 5 children in Scope
/*46938*/         OPC_RecordChild1, // #0 = $Vn
/*46939*/         OPC_Scope, 44, /*->46985*/ // 4 children in Scope
/*46941*/           OPC_CheckChild1Type, MVT::v4i16,
/*46943*/           OPC_MoveChild, 2,
/*46945*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46948*/           OPC_RecordChild0, // #1 = $Vm
/*46949*/           OPC_CheckChild0Type, MVT::v4i16,
/*46951*/           OPC_RecordChild1, // #2 = $lane
/*46952*/           OPC_MoveChild, 1,
/*46954*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46957*/           OPC_MoveParent,
/*46958*/           OPC_CheckType, MVT::v4i16,
/*46960*/           OPC_MoveParent,
/*46961*/           OPC_CheckType, MVT::v4i16,
/*46963*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46965*/           OPC_EmitConvertToTarget, 2,
/*46967*/           OPC_EmitInteger, MVT::i32, 14, 
/*46970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 297:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46985*/         /*Scope*/ 44, /*->47030*/
/*46986*/           OPC_CheckChild1Type, MVT::v2i32,
/*46988*/           OPC_MoveChild, 2,
/*46990*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46993*/           OPC_RecordChild0, // #1 = $Vm
/*46994*/           OPC_CheckChild0Type, MVT::v2i32,
/*46996*/           OPC_RecordChild1, // #2 = $lane
/*46997*/           OPC_MoveChild, 1,
/*46999*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47002*/           OPC_MoveParent,
/*47003*/           OPC_CheckType, MVT::v2i32,
/*47005*/           OPC_MoveParent,
/*47006*/           OPC_CheckType, MVT::v2i32,
/*47008*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47010*/           OPC_EmitConvertToTarget, 2,
/*47012*/           OPC_EmitInteger, MVT::i32, 14, 
/*47015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 297:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47030*/         /*Scope*/ 44, /*->47075*/
/*47031*/           OPC_CheckChild1Type, MVT::v8i16,
/*47033*/           OPC_MoveChild, 2,
/*47035*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47038*/           OPC_RecordChild0, // #1 = $Vm
/*47039*/           OPC_CheckChild0Type, MVT::v4i16,
/*47041*/           OPC_RecordChild1, // #2 = $lane
/*47042*/           OPC_MoveChild, 1,
/*47044*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47047*/           OPC_MoveParent,
/*47048*/           OPC_CheckType, MVT::v8i16,
/*47050*/           OPC_MoveParent,
/*47051*/           OPC_CheckType, MVT::v8i16,
/*47053*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47055*/           OPC_EmitConvertToTarget, 2,
/*47057*/           OPC_EmitInteger, MVT::i32, 14, 
/*47060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47075*/         /*Scope*/ 44, /*->47120*/
/*47076*/           OPC_CheckChild1Type, MVT::v4i32,
/*47078*/           OPC_MoveChild, 2,
/*47080*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47083*/           OPC_RecordChild0, // #1 = $Vm
/*47084*/           OPC_CheckChild0Type, MVT::v2i32,
/*47086*/           OPC_RecordChild1, // #2 = $lane
/*47087*/           OPC_MoveChild, 1,
/*47089*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47092*/           OPC_MoveParent,
/*47093*/           OPC_CheckType, MVT::v4i32,
/*47095*/           OPC_MoveParent,
/*47096*/           OPC_CheckType, MVT::v4i32,
/*47098*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47100*/           OPC_EmitConvertToTarget, 2,
/*47102*/           OPC_EmitInteger, MVT::i32, 14, 
/*47105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47108*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47120*/         0, /*End of Scope*/
/*47121*/       /*Scope*/ 24|128,1/*152*/, /*->47275*/
/*47123*/         OPC_MoveChild, 1,
/*47125*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47128*/         OPC_RecordChild0, // #0 = $Vm
/*47129*/         OPC_Scope, 71, /*->47202*/ // 2 children in Scope
/*47131*/           OPC_CheckChild0Type, MVT::v4i16,
/*47133*/           OPC_RecordChild1, // #1 = $lane
/*47134*/           OPC_MoveChild, 1,
/*47136*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47139*/           OPC_MoveParent,
/*47140*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->47171
/*47143*/             OPC_MoveParent,
/*47144*/             OPC_RecordChild2, // #2 = $Vn
/*47145*/             OPC_CheckChild2Type, MVT::v4i16,
/*47147*/             OPC_CheckType, MVT::v4i16,
/*47149*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47151*/             OPC_EmitConvertToTarget, 1,
/*47153*/             OPC_EmitInteger, MVT::i32, 14, 
/*47156*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47159*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 297:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47171*/           /*SwitchType*/ 28, MVT::v8i16,// ->47201
/*47173*/             OPC_MoveParent,
/*47174*/             OPC_RecordChild2, // #2 = $Vn
/*47175*/             OPC_CheckChild2Type, MVT::v8i16,
/*47177*/             OPC_CheckType, MVT::v8i16,
/*47179*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47181*/             OPC_EmitConvertToTarget, 1,
/*47183*/             OPC_EmitInteger, MVT::i32, 14, 
/*47186*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47189*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 297:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47201*/           0, // EndSwitchType
/*47202*/         /*Scope*/ 71, /*->47274*/
/*47203*/           OPC_CheckChild0Type, MVT::v2i32,
/*47205*/           OPC_RecordChild1, // #1 = $lane
/*47206*/           OPC_MoveChild, 1,
/*47208*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47211*/           OPC_MoveParent,
/*47212*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->47243
/*47215*/             OPC_MoveParent,
/*47216*/             OPC_RecordChild2, // #2 = $Vn
/*47217*/             OPC_CheckChild2Type, MVT::v2i32,
/*47219*/             OPC_CheckType, MVT::v2i32,
/*47221*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47223*/             OPC_EmitConvertToTarget, 1,
/*47225*/             OPC_EmitInteger, MVT::i32, 14, 
/*47228*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47231*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 297:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47243*/           /*SwitchType*/ 28, MVT::v4i32,// ->47273
/*47245*/             OPC_MoveParent,
/*47246*/             OPC_RecordChild2, // #2 = $Vn
/*47247*/             OPC_CheckChild2Type, MVT::v4i32,
/*47249*/             OPC_CheckType, MVT::v4i32,
/*47251*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47253*/             OPC_EmitConvertToTarget, 1,
/*47255*/             OPC_EmitInteger, MVT::i32, 14, 
/*47258*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47261*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47273*/           0, // EndSwitchType
/*47274*/         0, /*End of Scope*/
/*47275*/       /*Scope*/ 123, /*->47399*/
/*47276*/         OPC_RecordChild1, // #0 = $src1
/*47277*/         OPC_Scope, 59, /*->47338*/ // 2 children in Scope
/*47279*/           OPC_CheckChild1Type, MVT::v8i16,
/*47281*/           OPC_MoveChild, 2,
/*47283*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47286*/           OPC_RecordChild0, // #1 = $src2
/*47287*/           OPC_CheckChild0Type, MVT::v8i16,
/*47289*/           OPC_RecordChild1, // #2 = $lane
/*47290*/           OPC_MoveChild, 1,
/*47292*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47295*/           OPC_MoveParent,
/*47296*/           OPC_CheckType, MVT::v8i16,
/*47298*/           OPC_MoveParent,
/*47299*/           OPC_CheckType, MVT::v8i16,
/*47301*/           OPC_EmitConvertToTarget, 2,
/*47303*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47306*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47315*/           OPC_EmitConvertToTarget, 2,
/*47317*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47320*/           OPC_EmitInteger, MVT::i32, 14, 
/*47323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47338*/         /*Scope*/ 59, /*->47398*/
/*47339*/           OPC_CheckChild1Type, MVT::v4i32,
/*47341*/           OPC_MoveChild, 2,
/*47343*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47346*/           OPC_RecordChild0, // #1 = $src2
/*47347*/           OPC_CheckChild0Type, MVT::v4i32,
/*47349*/           OPC_RecordChild1, // #2 = $lane
/*47350*/           OPC_MoveChild, 1,
/*47352*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47355*/           OPC_MoveParent,
/*47356*/           OPC_CheckType, MVT::v4i32,
/*47358*/           OPC_MoveParent,
/*47359*/           OPC_CheckType, MVT::v4i32,
/*47361*/           OPC_EmitConvertToTarget, 2,
/*47363*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47366*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47375*/           OPC_EmitConvertToTarget, 2,
/*47377*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47380*/           OPC_EmitInteger, MVT::i32, 14, 
/*47383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47398*/         0, /*End of Scope*/
/*47399*/       /*Scope*/ 118, /*->47518*/
/*47400*/         OPC_MoveChild, 1,
/*47402*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47405*/         OPC_RecordChild0, // #0 = $src2
/*47406*/         OPC_Scope, 54, /*->47462*/ // 2 children in Scope
/*47408*/           OPC_CheckChild0Type, MVT::v8i16,
/*47410*/           OPC_RecordChild1, // #1 = $lane
/*47411*/           OPC_MoveChild, 1,
/*47413*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47416*/           OPC_MoveParent,
/*47417*/           OPC_CheckType, MVT::v8i16,
/*47419*/           OPC_MoveParent,
/*47420*/           OPC_RecordChild2, // #2 = $src1
/*47421*/           OPC_CheckChild2Type, MVT::v8i16,
/*47423*/           OPC_CheckType, MVT::v8i16,
/*47425*/           OPC_EmitConvertToTarget, 1,
/*47427*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47430*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47439*/           OPC_EmitConvertToTarget, 1,
/*47441*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47444*/           OPC_EmitInteger, MVT::i32, 14, 
/*47447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47450*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47462*/         /*Scope*/ 54, /*->47517*/
/*47463*/           OPC_CheckChild0Type, MVT::v4i32,
/*47465*/           OPC_RecordChild1, // #1 = $lane
/*47466*/           OPC_MoveChild, 1,
/*47468*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47471*/           OPC_MoveParent,
/*47472*/           OPC_CheckType, MVT::v4i32,
/*47474*/           OPC_MoveParent,
/*47475*/           OPC_RecordChild2, // #2 = $src1
/*47476*/           OPC_CheckChild2Type, MVT::v4i32,
/*47478*/           OPC_CheckType, MVT::v4i32,
/*47480*/           OPC_EmitConvertToTarget, 1,
/*47482*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47485*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47494*/           OPC_EmitConvertToTarget, 1,
/*47496*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47499*/           OPC_EmitInteger, MVT::i32, 14, 
/*47502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47505*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47517*/         0, /*End of Scope*/
/*47518*/       /*Scope*/ 107, /*->47626*/
/*47519*/         OPC_RecordChild1, // #0 = $Vn
/*47520*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->47547
/*47523*/           OPC_CheckChild1Type, MVT::v4i16,
/*47525*/           OPC_RecordChild2, // #1 = $Vm
/*47526*/           OPC_CheckChild2Type, MVT::v4i16,
/*47528*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47530*/           OPC_EmitInteger, MVT::i32, 14, 
/*47533*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47536*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 297:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47547*/         /*SwitchType*/ 24, MVT::v2i32,// ->47573
/*47549*/           OPC_CheckChild1Type, MVT::v2i32,
/*47551*/           OPC_RecordChild2, // #1 = $Vm
/*47552*/           OPC_CheckChild2Type, MVT::v2i32,
/*47554*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47556*/           OPC_EmitInteger, MVT::i32, 14, 
/*47559*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47562*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 297:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47573*/         /*SwitchType*/ 24, MVT::v8i16,// ->47599
/*47575*/           OPC_CheckChild1Type, MVT::v8i16,
/*47577*/           OPC_RecordChild2, // #1 = $Vm
/*47578*/           OPC_CheckChild2Type, MVT::v8i16,
/*47580*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47582*/           OPC_EmitInteger, MVT::i32, 14, 
/*47585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47588*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 297:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47599*/         /*SwitchType*/ 24, MVT::v4i32,// ->47625
/*47601*/           OPC_CheckChild1Type, MVT::v4i32,
/*47603*/           OPC_RecordChild2, // #1 = $Vm
/*47604*/           OPC_CheckChild2Type, MVT::v4i32,
/*47606*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47608*/           OPC_EmitInteger, MVT::i32, 14, 
/*47611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47614*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 297:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47625*/         0, // EndSwitchType
/*47626*/       0, /*End of Scope*/
/*47627*/     /*Scope*/ 55|128,5/*695*/, /*->48324*/
/*47629*/       OPC_CheckChild0Integer, 47|128,2/*303*/, 
/*47632*/       OPC_Scope, 55|128,1/*183*/, /*->47818*/ // 5 children in Scope
/*47635*/         OPC_RecordChild1, // #0 = $Vn
/*47636*/         OPC_Scope, 44, /*->47682*/ // 4 children in Scope
/*47638*/           OPC_CheckChild1Type, MVT::v4i16,
/*47640*/           OPC_MoveChild, 2,
/*47642*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47645*/           OPC_RecordChild0, // #1 = $Vm
/*47646*/           OPC_CheckChild0Type, MVT::v4i16,
/*47648*/           OPC_RecordChild1, // #2 = $lane
/*47649*/           OPC_MoveChild, 1,
/*47651*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47654*/           OPC_MoveParent,
/*47655*/           OPC_CheckType, MVT::v4i16,
/*47657*/           OPC_MoveParent,
/*47658*/           OPC_CheckType, MVT::v4i16,
/*47660*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47662*/           OPC_EmitConvertToTarget, 2,
/*47664*/           OPC_EmitInteger, MVT::i32, 14, 
/*47667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47670*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47682*/         /*Scope*/ 44, /*->47727*/
/*47683*/           OPC_CheckChild1Type, MVT::v2i32,
/*47685*/           OPC_MoveChild, 2,
/*47687*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47690*/           OPC_RecordChild0, // #1 = $Vm
/*47691*/           OPC_CheckChild0Type, MVT::v2i32,
/*47693*/           OPC_RecordChild1, // #2 = $lane
/*47694*/           OPC_MoveChild, 1,
/*47696*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47699*/           OPC_MoveParent,
/*47700*/           OPC_CheckType, MVT::v2i32,
/*47702*/           OPC_MoveParent,
/*47703*/           OPC_CheckType, MVT::v2i32,
/*47705*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47707*/           OPC_EmitConvertToTarget, 2,
/*47709*/           OPC_EmitInteger, MVT::i32, 14, 
/*47712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47715*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47727*/         /*Scope*/ 44, /*->47772*/
/*47728*/           OPC_CheckChild1Type, MVT::v8i16,
/*47730*/           OPC_MoveChild, 2,
/*47732*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47735*/           OPC_RecordChild0, // #1 = $Vm
/*47736*/           OPC_CheckChild0Type, MVT::v4i16,
/*47738*/           OPC_RecordChild1, // #2 = $lane
/*47739*/           OPC_MoveChild, 1,
/*47741*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47744*/           OPC_MoveParent,
/*47745*/           OPC_CheckType, MVT::v8i16,
/*47747*/           OPC_MoveParent,
/*47748*/           OPC_CheckType, MVT::v8i16,
/*47750*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47752*/           OPC_EmitConvertToTarget, 2,
/*47754*/           OPC_EmitInteger, MVT::i32, 14, 
/*47757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47760*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47772*/         /*Scope*/ 44, /*->47817*/
/*47773*/           OPC_CheckChild1Type, MVT::v4i32,
/*47775*/           OPC_MoveChild, 2,
/*47777*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47780*/           OPC_RecordChild0, // #1 = $Vm
/*47781*/           OPC_CheckChild0Type, MVT::v2i32,
/*47783*/           OPC_RecordChild1, // #2 = $lane
/*47784*/           OPC_MoveChild, 1,
/*47786*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47789*/           OPC_MoveParent,
/*47790*/           OPC_CheckType, MVT::v4i32,
/*47792*/           OPC_MoveParent,
/*47793*/           OPC_CheckType, MVT::v4i32,
/*47795*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47797*/           OPC_EmitConvertToTarget, 2,
/*47799*/           OPC_EmitInteger, MVT::i32, 14, 
/*47802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47817*/         0, /*End of Scope*/
/*47818*/       /*Scope*/ 24|128,1/*152*/, /*->47972*/
/*47820*/         OPC_MoveChild, 1,
/*47822*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47825*/         OPC_RecordChild0, // #0 = $Vm
/*47826*/         OPC_Scope, 71, /*->47899*/ // 2 children in Scope
/*47828*/           OPC_CheckChild0Type, MVT::v4i16,
/*47830*/           OPC_RecordChild1, // #1 = $lane
/*47831*/           OPC_MoveChild, 1,
/*47833*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47836*/           OPC_MoveParent,
/*47837*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->47868
/*47840*/             OPC_MoveParent,
/*47841*/             OPC_RecordChild2, // #2 = $Vn
/*47842*/             OPC_CheckChild2Type, MVT::v4i16,
/*47844*/             OPC_CheckType, MVT::v4i16,
/*47846*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47848*/             OPC_EmitConvertToTarget, 1,
/*47850*/             OPC_EmitInteger, MVT::i32, 14, 
/*47853*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47856*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 303:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47868*/           /*SwitchType*/ 28, MVT::v8i16,// ->47898
/*47870*/             OPC_MoveParent,
/*47871*/             OPC_RecordChild2, // #2 = $Vn
/*47872*/             OPC_CheckChild2Type, MVT::v8i16,
/*47874*/             OPC_CheckType, MVT::v8i16,
/*47876*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47878*/             OPC_EmitConvertToTarget, 1,
/*47880*/             OPC_EmitInteger, MVT::i32, 14, 
/*47883*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47886*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 303:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47898*/           0, // EndSwitchType
/*47899*/         /*Scope*/ 71, /*->47971*/
/*47900*/           OPC_CheckChild0Type, MVT::v2i32,
/*47902*/           OPC_RecordChild1, // #1 = $lane
/*47903*/           OPC_MoveChild, 1,
/*47905*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47908*/           OPC_MoveParent,
/*47909*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->47940
/*47912*/             OPC_MoveParent,
/*47913*/             OPC_RecordChild2, // #2 = $Vn
/*47914*/             OPC_CheckChild2Type, MVT::v2i32,
/*47916*/             OPC_CheckType, MVT::v2i32,
/*47918*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47920*/             OPC_EmitConvertToTarget, 1,
/*47922*/             OPC_EmitInteger, MVT::i32, 14, 
/*47925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47928*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 303:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47940*/           /*SwitchType*/ 28, MVT::v4i32,// ->47970
/*47942*/             OPC_MoveParent,
/*47943*/             OPC_RecordChild2, // #2 = $Vn
/*47944*/             OPC_CheckChild2Type, MVT::v4i32,
/*47946*/             OPC_CheckType, MVT::v4i32,
/*47948*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47950*/             OPC_EmitConvertToTarget, 1,
/*47952*/             OPC_EmitInteger, MVT::i32, 14, 
/*47955*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47958*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47970*/           0, // EndSwitchType
/*47971*/         0, /*End of Scope*/
/*47972*/       /*Scope*/ 123, /*->48096*/
/*47973*/         OPC_RecordChild1, // #0 = $src1
/*47974*/         OPC_Scope, 59, /*->48035*/ // 2 children in Scope
/*47976*/           OPC_CheckChild1Type, MVT::v8i16,
/*47978*/           OPC_MoveChild, 2,
/*47980*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47983*/           OPC_RecordChild0, // #1 = $src2
/*47984*/           OPC_CheckChild0Type, MVT::v8i16,
/*47986*/           OPC_RecordChild1, // #2 = $lane
/*47987*/           OPC_MoveChild, 1,
/*47989*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47992*/           OPC_MoveParent,
/*47993*/           OPC_CheckType, MVT::v8i16,
/*47995*/           OPC_MoveParent,
/*47996*/           OPC_CheckType, MVT::v8i16,
/*47998*/           OPC_EmitConvertToTarget, 2,
/*48000*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48003*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48012*/           OPC_EmitConvertToTarget, 2,
/*48014*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48017*/           OPC_EmitInteger, MVT::i32, 14, 
/*48020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48035*/         /*Scope*/ 59, /*->48095*/
/*48036*/           OPC_CheckChild1Type, MVT::v4i32,
/*48038*/           OPC_MoveChild, 2,
/*48040*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48043*/           OPC_RecordChild0, // #1 = $src2
/*48044*/           OPC_CheckChild0Type, MVT::v4i32,
/*48046*/           OPC_RecordChild1, // #2 = $lane
/*48047*/           OPC_MoveChild, 1,
/*48049*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48052*/           OPC_MoveParent,
/*48053*/           OPC_CheckType, MVT::v4i32,
/*48055*/           OPC_MoveParent,
/*48056*/           OPC_CheckType, MVT::v4i32,
/*48058*/           OPC_EmitConvertToTarget, 2,
/*48060*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48063*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48072*/           OPC_EmitConvertToTarget, 2,
/*48074*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48077*/           OPC_EmitInteger, MVT::i32, 14, 
/*48080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48083*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48095*/         0, /*End of Scope*/
/*48096*/       /*Scope*/ 118, /*->48215*/
/*48097*/         OPC_MoveChild, 1,
/*48099*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48102*/         OPC_RecordChild0, // #0 = $src2
/*48103*/         OPC_Scope, 54, /*->48159*/ // 2 children in Scope
/*48105*/           OPC_CheckChild0Type, MVT::v8i16,
/*48107*/           OPC_RecordChild1, // #1 = $lane
/*48108*/           OPC_MoveChild, 1,
/*48110*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48113*/           OPC_MoveParent,
/*48114*/           OPC_CheckType, MVT::v8i16,
/*48116*/           OPC_MoveParent,
/*48117*/           OPC_RecordChild2, // #2 = $src1
/*48118*/           OPC_CheckChild2Type, MVT::v8i16,
/*48120*/           OPC_CheckType, MVT::v8i16,
/*48122*/           OPC_EmitConvertToTarget, 1,
/*48124*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*48127*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48136*/           OPC_EmitConvertToTarget, 1,
/*48138*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*48141*/           OPC_EmitInteger, MVT::i32, 14, 
/*48144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48147*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48159*/         /*Scope*/ 54, /*->48214*/
/*48160*/           OPC_CheckChild0Type, MVT::v4i32,
/*48162*/           OPC_RecordChild1, // #1 = $lane
/*48163*/           OPC_MoveChild, 1,
/*48165*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48168*/           OPC_MoveParent,
/*48169*/           OPC_CheckType, MVT::v4i32,
/*48171*/           OPC_MoveParent,
/*48172*/           OPC_RecordChild2, // #2 = $src1
/*48173*/           OPC_CheckChild2Type, MVT::v4i32,
/*48175*/           OPC_CheckType, MVT::v4i32,
/*48177*/           OPC_EmitConvertToTarget, 1,
/*48179*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*48182*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48191*/           OPC_EmitConvertToTarget, 1,
/*48193*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*48196*/           OPC_EmitInteger, MVT::i32, 14, 
/*48199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48202*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48214*/         0, /*End of Scope*/
/*48215*/       /*Scope*/ 107, /*->48323*/
/*48216*/         OPC_RecordChild1, // #0 = $Vn
/*48217*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->48244
/*48220*/           OPC_CheckChild1Type, MVT::v4i16,
/*48222*/           OPC_RecordChild2, // #1 = $Vm
/*48223*/           OPC_CheckChild2Type, MVT::v4i16,
/*48225*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48227*/           OPC_EmitInteger, MVT::i32, 14, 
/*48230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48233*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 303:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48244*/         /*SwitchType*/ 24, MVT::v2i32,// ->48270
/*48246*/           OPC_CheckChild1Type, MVT::v2i32,
/*48248*/           OPC_RecordChild2, // #1 = $Vm
/*48249*/           OPC_CheckChild2Type, MVT::v2i32,
/*48251*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48253*/           OPC_EmitInteger, MVT::i32, 14, 
/*48256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48259*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 303:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48270*/         /*SwitchType*/ 24, MVT::v8i16,// ->48296
/*48272*/           OPC_CheckChild1Type, MVT::v8i16,
/*48274*/           OPC_RecordChild2, // #1 = $Vm
/*48275*/           OPC_CheckChild2Type, MVT::v8i16,
/*48277*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48279*/           OPC_EmitInteger, MVT::i32, 14, 
/*48282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48285*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 303:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48296*/         /*SwitchType*/ 24, MVT::v4i32,// ->48322
/*48298*/           OPC_CheckChild1Type, MVT::v4i32,
/*48300*/           OPC_RecordChild2, // #1 = $Vm
/*48301*/           OPC_CheckChild2Type, MVT::v4i32,
/*48303*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48305*/           OPC_EmitInteger, MVT::i32, 14, 
/*48308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 303:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48322*/         0, // EndSwitchType
/*48323*/       0, /*End of Scope*/
/*48324*/     /*Scope*/ 116|128,1/*244*/, /*->48570*/
/*48326*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*48329*/       OPC_Scope, 93, /*->48424*/ // 3 children in Scope
/*48331*/         OPC_RecordChild1, // #0 = $Vn
/*48332*/         OPC_Scope, 44, /*->48378*/ // 2 children in Scope
/*48334*/           OPC_CheckChild1Type, MVT::v4i16,
/*48336*/           OPC_MoveChild, 2,
/*48338*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48341*/           OPC_RecordChild0, // #1 = $Vm
/*48342*/           OPC_CheckChild0Type, MVT::v4i16,
/*48344*/           OPC_RecordChild1, // #2 = $lane
/*48345*/           OPC_MoveChild, 1,
/*48347*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48350*/           OPC_MoveParent,
/*48351*/           OPC_CheckType, MVT::v4i16,
/*48353*/           OPC_MoveParent,
/*48354*/           OPC_CheckType, MVT::v4i32,
/*48356*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48358*/           OPC_EmitConvertToTarget, 2,
/*48360*/           OPC_EmitInteger, MVT::i32, 14, 
/*48363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48366*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48378*/         /*Scope*/ 44, /*->48423*/
/*48379*/           OPC_CheckChild1Type, MVT::v2i32,
/*48381*/           OPC_MoveChild, 2,
/*48383*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48386*/           OPC_RecordChild0, // #1 = $Vm
/*48387*/           OPC_CheckChild0Type, MVT::v2i32,
/*48389*/           OPC_RecordChild1, // #2 = $lane
/*48390*/           OPC_MoveChild, 1,
/*48392*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48395*/           OPC_MoveParent,
/*48396*/           OPC_CheckType, MVT::v2i32,
/*48398*/           OPC_MoveParent,
/*48399*/           OPC_CheckType, MVT::v2i64,
/*48401*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48403*/           OPC_EmitConvertToTarget, 2,
/*48405*/           OPC_EmitInteger, MVT::i32, 14, 
/*48408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48411*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48423*/         0, /*End of Scope*/
/*48424*/       /*Scope*/ 88, /*->48513*/
/*48425*/         OPC_MoveChild, 1,
/*48427*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48430*/         OPC_RecordChild0, // #0 = $Vm
/*48431*/         OPC_Scope, 39, /*->48472*/ // 2 children in Scope
/*48433*/           OPC_CheckChild0Type, MVT::v4i16,
/*48435*/           OPC_RecordChild1, // #1 = $lane
/*48436*/           OPC_MoveChild, 1,
/*48438*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48441*/           OPC_MoveParent,
/*48442*/           OPC_CheckType, MVT::v4i16,
/*48444*/           OPC_MoveParent,
/*48445*/           OPC_RecordChild2, // #2 = $Vn
/*48446*/           OPC_CheckChild2Type, MVT::v4i16,
/*48448*/           OPC_CheckType, MVT::v4i32,
/*48450*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48452*/           OPC_EmitConvertToTarget, 1,
/*48454*/           OPC_EmitInteger, MVT::i32, 14, 
/*48457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48460*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 298:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48472*/         /*Scope*/ 39, /*->48512*/
/*48473*/           OPC_CheckChild0Type, MVT::v2i32,
/*48475*/           OPC_RecordChild1, // #1 = $lane
/*48476*/           OPC_MoveChild, 1,
/*48478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48481*/           OPC_MoveParent,
/*48482*/           OPC_CheckType, MVT::v2i32,
/*48484*/           OPC_MoveParent,
/*48485*/           OPC_RecordChild2, // #2 = $Vn
/*48486*/           OPC_CheckChild2Type, MVT::v2i32,
/*48488*/           OPC_CheckType, MVT::v2i64,
/*48490*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48492*/           OPC_EmitConvertToTarget, 1,
/*48494*/           OPC_EmitInteger, MVT::i32, 14, 
/*48497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48500*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 298:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48512*/         0, /*End of Scope*/
/*48513*/       /*Scope*/ 55, /*->48569*/
/*48514*/         OPC_RecordChild1, // #0 = $Vn
/*48515*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->48542
/*48518*/           OPC_CheckChild1Type, MVT::v4i16,
/*48520*/           OPC_RecordChild2, // #1 = $Vm
/*48521*/           OPC_CheckChild2Type, MVT::v4i16,
/*48523*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48525*/           OPC_EmitInteger, MVT::i32, 14, 
/*48528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48531*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 298:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48542*/         /*SwitchType*/ 24, MVT::v2i64,// ->48568
/*48544*/           OPC_CheckChild1Type, MVT::v2i32,
/*48546*/           OPC_RecordChild2, // #1 = $Vm
/*48547*/           OPC_CheckChild2Type, MVT::v2i32,
/*48549*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48551*/           OPC_EmitInteger, MVT::i32, 14, 
/*48554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48557*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 298:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48568*/         0, // EndSwitchType
/*48569*/       0, /*End of Scope*/
/*48570*/     /*Scope*/ 72, /*->48643*/
/*48571*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*48574*/       OPC_RecordChild1, // #0 = $Vm
/*48575*/       OPC_Scope, 32, /*->48609*/ // 2 children in Scope
/*48577*/         OPC_CheckChild1Type, MVT::v2f32,
/*48579*/         OPC_RecordChild2, // #1 = $SIMM
/*48580*/         OPC_MoveChild, 2,
/*48582*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48585*/         OPC_MoveParent,
/*48586*/         OPC_CheckType, MVT::v2i32,
/*48588*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48590*/         OPC_EmitConvertToTarget, 1,
/*48592*/         OPC_EmitInteger, MVT::i32, 14, 
/*48595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 252:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48609*/       /*Scope*/ 32, /*->48642*/
/*48610*/         OPC_CheckChild1Type, MVT::v4f32,
/*48612*/         OPC_RecordChild2, // #1 = $SIMM
/*48613*/         OPC_MoveChild, 2,
/*48615*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48618*/         OPC_MoveParent,
/*48619*/         OPC_CheckType, MVT::v4i32,
/*48621*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48623*/         OPC_EmitConvertToTarget, 1,
/*48625*/         OPC_EmitInteger, MVT::i32, 14, 
/*48628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 252:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48642*/       0, /*End of Scope*/
/*48643*/     /*Scope*/ 72, /*->48716*/
/*48644*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*48647*/       OPC_RecordChild1, // #0 = $Vm
/*48648*/       OPC_Scope, 32, /*->48682*/ // 2 children in Scope
/*48650*/         OPC_CheckChild1Type, MVT::v2f32,
/*48652*/         OPC_RecordChild2, // #1 = $SIMM
/*48653*/         OPC_MoveChild, 2,
/*48655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48658*/         OPC_MoveParent,
/*48659*/         OPC_CheckType, MVT::v2i32,
/*48661*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48663*/         OPC_EmitConvertToTarget, 1,
/*48665*/         OPC_EmitInteger, MVT::i32, 14, 
/*48668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 253:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48682*/       /*Scope*/ 32, /*->48715*/
/*48683*/         OPC_CheckChild1Type, MVT::v4f32,
/*48685*/         OPC_RecordChild2, // #1 = $SIMM
/*48686*/         OPC_MoveChild, 2,
/*48688*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48691*/         OPC_MoveParent,
/*48692*/         OPC_CheckType, MVT::v4i32,
/*48694*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48696*/         OPC_EmitConvertToTarget, 1,
/*48698*/         OPC_EmitInteger, MVT::i32, 14, 
/*48701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 253:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48715*/       0, /*End of Scope*/
/*48716*/     /*Scope*/ 34|128,1/*162*/, /*->48880*/
/*48718*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*48721*/       OPC_RecordChild1, // #0 = $Vn
/*48722*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48749
/*48725*/         OPC_CheckChild1Type, MVT::v4i16,
/*48727*/         OPC_RecordChild2, // #1 = $Vm
/*48728*/         OPC_CheckChild2Type, MVT::v4i16,
/*48730*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48732*/         OPC_EmitInteger, MVT::i32, 14, 
/*48735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48749*/       /*SwitchType*/ 24, MVT::v2i32,// ->48775
/*48751*/         OPC_CheckChild1Type, MVT::v2i32,
/*48753*/         OPC_RecordChild2, // #1 = $Vm
/*48754*/         OPC_CheckChild2Type, MVT::v2i32,
/*48756*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48758*/         OPC_EmitInteger, MVT::i32, 14, 
/*48761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48775*/       /*SwitchType*/ 24, MVT::v8i16,// ->48801
/*48777*/         OPC_CheckChild1Type, MVT::v8i16,
/*48779*/         OPC_RecordChild2, // #1 = $Vm
/*48780*/         OPC_CheckChild2Type, MVT::v8i16,
/*48782*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48784*/         OPC_EmitInteger, MVT::i32, 14, 
/*48787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48801*/       /*SwitchType*/ 24, MVT::v4i32,// ->48827
/*48803*/         OPC_CheckChild1Type, MVT::v4i32,
/*48805*/         OPC_RecordChild2, // #1 = $Vm
/*48806*/         OPC_CheckChild2Type, MVT::v4i32,
/*48808*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48810*/         OPC_EmitInteger, MVT::i32, 14, 
/*48813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48827*/       /*SwitchType*/ 24, MVT::v8i8,// ->48853
/*48829*/         OPC_CheckChild1Type, MVT::v8i8,
/*48831*/         OPC_RecordChild2, // #1 = $Vm
/*48832*/         OPC_CheckChild2Type, MVT::v8i8,
/*48834*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48836*/         OPC_EmitInteger, MVT::i32, 14, 
/*48839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48853*/       /*SwitchType*/ 24, MVT::v16i8,// ->48879
/*48855*/         OPC_CheckChild1Type, MVT::v16i8,
/*48857*/         OPC_RecordChild2, // #1 = $Vm
/*48858*/         OPC_CheckChild2Type, MVT::v16i8,
/*48860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48862*/         OPC_EmitInteger, MVT::i32, 14, 
/*48865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48879*/       0, // EndSwitchType
/*48880*/     /*Scope*/ 34|128,1/*162*/, /*->49044*/
/*48882*/       OPC_CheckChild0Integer, 9|128,2/*265*/, 
/*48885*/       OPC_RecordChild1, // #0 = $Vn
/*48886*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48913
/*48889*/         OPC_CheckChild1Type, MVT::v4i16,
/*48891*/         OPC_RecordChild2, // #1 = $Vm
/*48892*/         OPC_CheckChild2Type, MVT::v4i16,
/*48894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48896*/         OPC_EmitInteger, MVT::i32, 14, 
/*48899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 265:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48913*/       /*SwitchType*/ 24, MVT::v2i32,// ->48939
/*48915*/         OPC_CheckChild1Type, MVT::v2i32,
/*48917*/         OPC_RecordChild2, // #1 = $Vm
/*48918*/         OPC_CheckChild2Type, MVT::v2i32,
/*48920*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48922*/         OPC_EmitInteger, MVT::i32, 14, 
/*48925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 265:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48939*/       /*SwitchType*/ 24, MVT::v8i16,// ->48965
/*48941*/         OPC_CheckChild1Type, MVT::v8i16,
/*48943*/         OPC_RecordChild2, // #1 = $Vm
/*48944*/         OPC_CheckChild2Type, MVT::v8i16,
/*48946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48948*/         OPC_EmitInteger, MVT::i32, 14, 
/*48951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 265:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48965*/       /*SwitchType*/ 24, MVT::v4i32,// ->48991
/*48967*/         OPC_CheckChild1Type, MVT::v4i32,
/*48969*/         OPC_RecordChild2, // #1 = $Vm
/*48970*/         OPC_CheckChild2Type, MVT::v4i32,
/*48972*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48974*/         OPC_EmitInteger, MVT::i32, 14, 
/*48977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 265:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48991*/       /*SwitchType*/ 24, MVT::v8i8,// ->49017
/*48993*/         OPC_CheckChild1Type, MVT::v8i8,
/*48995*/         OPC_RecordChild2, // #1 = $Vm
/*48996*/         OPC_CheckChild2Type, MVT::v8i8,
/*48998*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49000*/         OPC_EmitInteger, MVT::i32, 14, 
/*49003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 265:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49017*/       /*SwitchType*/ 24, MVT::v16i8,// ->49043
/*49019*/         OPC_CheckChild1Type, MVT::v16i8,
/*49021*/         OPC_RecordChild2, // #1 = $Vm
/*49022*/         OPC_CheckChild2Type, MVT::v16i8,
/*49024*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49026*/         OPC_EmitInteger, MVT::i32, 14, 
/*49029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 265:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49043*/       0, // EndSwitchType
/*49044*/     /*Scope*/ 34|128,1/*162*/, /*->49208*/
/*49046*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*49049*/       OPC_RecordChild1, // #0 = $Vn
/*49050*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49077
/*49053*/         OPC_CheckChild1Type, MVT::v4i16,
/*49055*/         OPC_RecordChild2, // #1 = $Vm
/*49056*/         OPC_CheckChild2Type, MVT::v4i16,
/*49058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49060*/         OPC_EmitInteger, MVT::i32, 14, 
/*49063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 320:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49077*/       /*SwitchType*/ 24, MVT::v2i32,// ->49103
/*49079*/         OPC_CheckChild1Type, MVT::v2i32,
/*49081*/         OPC_RecordChild2, // #1 = $Vm
/*49082*/         OPC_CheckChild2Type, MVT::v2i32,
/*49084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49086*/         OPC_EmitInteger, MVT::i32, 14, 
/*49089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 320:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49103*/       /*SwitchType*/ 24, MVT::v8i16,// ->49129
/*49105*/         OPC_CheckChild1Type, MVT::v8i16,
/*49107*/         OPC_RecordChild2, // #1 = $Vm
/*49108*/         OPC_CheckChild2Type, MVT::v8i16,
/*49110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49112*/         OPC_EmitInteger, MVT::i32, 14, 
/*49115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 320:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49129*/       /*SwitchType*/ 24, MVT::v4i32,// ->49155
/*49131*/         OPC_CheckChild1Type, MVT::v4i32,
/*49133*/         OPC_RecordChild2, // #1 = $Vm
/*49134*/         OPC_CheckChild2Type, MVT::v4i32,
/*49136*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49138*/         OPC_EmitInteger, MVT::i32, 14, 
/*49141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49144*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 320:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49155*/       /*SwitchType*/ 24, MVT::v8i8,// ->49181
/*49157*/         OPC_CheckChild1Type, MVT::v8i8,
/*49159*/         OPC_RecordChild2, // #1 = $Vm
/*49160*/         OPC_CheckChild2Type, MVT::v8i8,
/*49162*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49164*/         OPC_EmitInteger, MVT::i32, 14, 
/*49167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 320:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49181*/       /*SwitchType*/ 24, MVT::v16i8,// ->49207
/*49183*/         OPC_CheckChild1Type, MVT::v16i8,
/*49185*/         OPC_RecordChild2, // #1 = $Vm
/*49186*/         OPC_CheckChild2Type, MVT::v16i8,
/*49188*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49190*/         OPC_EmitInteger, MVT::i32, 14, 
/*49193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 320:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49207*/       0, // EndSwitchType
/*49208*/     /*Scope*/ 34|128,1/*162*/, /*->49372*/
/*49210*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*49213*/       OPC_RecordChild1, // #0 = $Vn
/*49214*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49241
/*49217*/         OPC_CheckChild1Type, MVT::v4i16,
/*49219*/         OPC_RecordChild2, // #1 = $Vm
/*49220*/         OPC_CheckChild2Type, MVT::v4i16,
/*49222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49224*/         OPC_EmitInteger, MVT::i32, 14, 
/*49227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 321:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49241*/       /*SwitchType*/ 24, MVT::v2i32,// ->49267
/*49243*/         OPC_CheckChild1Type, MVT::v2i32,
/*49245*/         OPC_RecordChild2, // #1 = $Vm
/*49246*/         OPC_CheckChild2Type, MVT::v2i32,
/*49248*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49250*/         OPC_EmitInteger, MVT::i32, 14, 
/*49253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 321:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49267*/       /*SwitchType*/ 24, MVT::v8i16,// ->49293
/*49269*/         OPC_CheckChild1Type, MVT::v8i16,
/*49271*/         OPC_RecordChild2, // #1 = $Vm
/*49272*/         OPC_CheckChild2Type, MVT::v8i16,
/*49274*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49276*/         OPC_EmitInteger, MVT::i32, 14, 
/*49279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 321:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49293*/       /*SwitchType*/ 24, MVT::v4i32,// ->49319
/*49295*/         OPC_CheckChild1Type, MVT::v4i32,
/*49297*/         OPC_RecordChild2, // #1 = $Vm
/*49298*/         OPC_CheckChild2Type, MVT::v4i32,
/*49300*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49302*/         OPC_EmitInteger, MVT::i32, 14, 
/*49305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 321:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49319*/       /*SwitchType*/ 24, MVT::v8i8,// ->49345
/*49321*/         OPC_CheckChild1Type, MVT::v8i8,
/*49323*/         OPC_RecordChild2, // #1 = $Vm
/*49324*/         OPC_CheckChild2Type, MVT::v8i8,
/*49326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49328*/         OPC_EmitInteger, MVT::i32, 14, 
/*49331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 321:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49345*/       /*SwitchType*/ 24, MVT::v16i8,// ->49371
/*49347*/         OPC_CheckChild1Type, MVT::v16i8,
/*49349*/         OPC_RecordChild2, // #1 = $Vm
/*49350*/         OPC_CheckChild2Type, MVT::v16i8,
/*49352*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49354*/         OPC_EmitInteger, MVT::i32, 14, 
/*49357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49360*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 321:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49371*/       0, // EndSwitchType
/*49372*/     /*Scope*/ 86|128,1/*214*/, /*->49588*/
/*49374*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*49377*/       OPC_RecordChild1, // #0 = $Vn
/*49378*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49405
/*49381*/         OPC_CheckChild1Type, MVT::v4i16,
/*49383*/         OPC_RecordChild2, // #1 = $Vm
/*49384*/         OPC_CheckChild2Type, MVT::v4i16,
/*49386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49388*/         OPC_EmitInteger, MVT::i32, 14, 
/*49391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 296:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49405*/       /*SwitchType*/ 24, MVT::v2i32,// ->49431
/*49407*/         OPC_CheckChild1Type, MVT::v2i32,
/*49409*/         OPC_RecordChild2, // #1 = $Vm
/*49410*/         OPC_CheckChild2Type, MVT::v2i32,
/*49412*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49414*/         OPC_EmitInteger, MVT::i32, 14, 
/*49417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 296:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49431*/       /*SwitchType*/ 24, MVT::v8i16,// ->49457
/*49433*/         OPC_CheckChild1Type, MVT::v8i16,
/*49435*/         OPC_RecordChild2, // #1 = $Vm
/*49436*/         OPC_CheckChild2Type, MVT::v8i16,
/*49438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49440*/         OPC_EmitInteger, MVT::i32, 14, 
/*49443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 296:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49457*/       /*SwitchType*/ 24, MVT::v4i32,// ->49483
/*49459*/         OPC_CheckChild1Type, MVT::v4i32,
/*49461*/         OPC_RecordChild2, // #1 = $Vm
/*49462*/         OPC_CheckChild2Type, MVT::v4i32,
/*49464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49466*/         OPC_EmitInteger, MVT::i32, 14, 
/*49469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 296:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49483*/       /*SwitchType*/ 24, MVT::v8i8,// ->49509
/*49485*/         OPC_CheckChild1Type, MVT::v8i8,
/*49487*/         OPC_RecordChild2, // #1 = $Vm
/*49488*/         OPC_CheckChild2Type, MVT::v8i8,
/*49490*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49492*/         OPC_EmitInteger, MVT::i32, 14, 
/*49495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 296:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49509*/       /*SwitchType*/ 24, MVT::v16i8,// ->49535
/*49511*/         OPC_CheckChild1Type, MVT::v16i8,
/*49513*/         OPC_RecordChild2, // #1 = $Vm
/*49514*/         OPC_CheckChild2Type, MVT::v16i8,
/*49516*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49518*/         OPC_EmitInteger, MVT::i32, 14, 
/*49521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 296:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49535*/       /*SwitchType*/ 24, MVT::v1i64,// ->49561
/*49537*/         OPC_CheckChild1Type, MVT::v1i64,
/*49539*/         OPC_RecordChild2, // #1 = $Vm
/*49540*/         OPC_CheckChild2Type, MVT::v1i64,
/*49542*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49544*/         OPC_EmitInteger, MVT::i32, 14, 
/*49547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 296:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49561*/       /*SwitchType*/ 24, MVT::v2i64,// ->49587
/*49563*/         OPC_CheckChild1Type, MVT::v2i64,
/*49565*/         OPC_RecordChild2, // #1 = $Vm
/*49566*/         OPC_CheckChild2Type, MVT::v2i64,
/*49568*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49570*/         OPC_EmitInteger, MVT::i32, 14, 
/*49573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49576*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 296:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49587*/       0, // EndSwitchType
/*49588*/     /*Scope*/ 84, /*->49673*/
/*49589*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*49592*/       OPC_RecordChild1, // #0 = $Vn
/*49593*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->49620
/*49596*/         OPC_CheckChild1Type, MVT::v8i16,
/*49598*/         OPC_RecordChild2, // #1 = $Vm
/*49599*/         OPC_CheckChild2Type, MVT::v8i16,
/*49601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49603*/         OPC_EmitInteger, MVT::i32, 14, 
/*49606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 317:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49620*/       /*SwitchType*/ 24, MVT::v4i16,// ->49646
/*49622*/         OPC_CheckChild1Type, MVT::v4i32,
/*49624*/         OPC_RecordChild2, // #1 = $Vm
/*49625*/         OPC_CheckChild2Type, MVT::v4i32,
/*49627*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49629*/         OPC_EmitInteger, MVT::i32, 14, 
/*49632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 317:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49646*/       /*SwitchType*/ 24, MVT::v2i32,// ->49672
/*49648*/         OPC_CheckChild1Type, MVT::v2i64,
/*49650*/         OPC_RecordChild2, // #1 = $Vm
/*49651*/         OPC_CheckChild2Type, MVT::v2i64,
/*49653*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49655*/         OPC_EmitInteger, MVT::i32, 14, 
/*49658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 317:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49672*/       0, // EndSwitchType
/*49673*/     /*Scope*/ 58, /*->49732*/
/*49674*/       OPC_CheckChild0Integer, 28|128,2/*284*/, 
/*49677*/       OPC_RecordChild1, // #0 = $Vn
/*49678*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->49705
/*49681*/         OPC_CheckChild1Type, MVT::v8i8,
/*49683*/         OPC_RecordChild2, // #1 = $Vm
/*49684*/         OPC_CheckChild2Type, MVT::v8i8,
/*49686*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49688*/         OPC_EmitInteger, MVT::i32, 14, 
/*49691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49694*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 284:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49705*/       /*SwitchType*/ 24, MVT::v16i8,// ->49731
/*49707*/         OPC_CheckChild1Type, MVT::v16i8,
/*49709*/         OPC_RecordChild2, // #1 = $Vm
/*49710*/         OPC_CheckChild2Type, MVT::v16i8,
/*49712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49714*/         OPC_EmitInteger, MVT::i32, 14, 
/*49717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 284:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49731*/       0, // EndSwitchType
/*49732*/     /*Scope*/ 50, /*->49783*/
/*49733*/       OPC_CheckChild0Integer, 25|128,2/*281*/, 
/*49736*/       OPC_RecordChild1, // #0 = $Vn
/*49737*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->49764
/*49740*/         OPC_CheckChild1Type, MVT::v8i8,
/*49742*/         OPC_RecordChild2, // #1 = $Vm
/*49743*/         OPC_CheckChild2Type, MVT::v8i8,
/*49745*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49747*/         OPC_EmitInteger, MVT::i32, 14, 
/*49750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 281:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49764*/       /*SwitchType*/ 16, MVT::v2i64,// ->49782
/*49766*/         OPC_CheckChild1Type, MVT::v1i64,
/*49768*/         OPC_RecordChild2, // #1 = $Vm
/*49769*/         OPC_CheckChild2Type, MVT::v1i64,
/*49771*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*49773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 281:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49782*/       0, // EndSwitchType
/*49783*/     /*Scope*/ 34|128,1/*162*/, /*->49947*/
/*49785*/       OPC_CheckChild0Integer, 10|128,2/*266*/, 
/*49788*/       OPC_RecordChild1, // #0 = $Vn
/*49789*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49816
/*49792*/         OPC_CheckChild1Type, MVT::v4i16,
/*49794*/         OPC_RecordChild2, // #1 = $Vm
/*49795*/         OPC_CheckChild2Type, MVT::v4i16,
/*49797*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49799*/         OPC_EmitInteger, MVT::i32, 14, 
/*49802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 266:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49816*/       /*SwitchType*/ 24, MVT::v2i32,// ->49842
/*49818*/         OPC_CheckChild1Type, MVT::v2i32,
/*49820*/         OPC_RecordChild2, // #1 = $Vm
/*49821*/         OPC_CheckChild2Type, MVT::v2i32,
/*49823*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49825*/         OPC_EmitInteger, MVT::i32, 14, 
/*49828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 266:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49842*/       /*SwitchType*/ 24, MVT::v8i16,// ->49868
/*49844*/         OPC_CheckChild1Type, MVT::v8i16,
/*49846*/         OPC_RecordChild2, // #1 = $Vm
/*49847*/         OPC_CheckChild2Type, MVT::v8i16,
/*49849*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49851*/         OPC_EmitInteger, MVT::i32, 14, 
/*49854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 266:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49868*/       /*SwitchType*/ 24, MVT::v4i32,// ->49894
/*49870*/         OPC_CheckChild1Type, MVT::v4i32,
/*49872*/         OPC_RecordChild2, // #1 = $Vm
/*49873*/         OPC_CheckChild2Type, MVT::v4i32,
/*49875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49877*/         OPC_EmitInteger, MVT::i32, 14, 
/*49880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 266:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49894*/       /*SwitchType*/ 24, MVT::v8i8,// ->49920
/*49896*/         OPC_CheckChild1Type, MVT::v8i8,
/*49898*/         OPC_RecordChild2, // #1 = $Vm
/*49899*/         OPC_CheckChild2Type, MVT::v8i8,
/*49901*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49903*/         OPC_EmitInteger, MVT::i32, 14, 
/*49906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 266:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49920*/       /*SwitchType*/ 24, MVT::v16i8,// ->49946
/*49922*/         OPC_CheckChild1Type, MVT::v16i8,
/*49924*/         OPC_RecordChild2, // #1 = $Vm
/*49925*/         OPC_CheckChild2Type, MVT::v16i8,
/*49927*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49929*/         OPC_EmitInteger, MVT::i32, 14, 
/*49932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 266:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49946*/       0, // EndSwitchType
/*49947*/     /*Scope*/ 34|128,1/*162*/, /*->50111*/
/*49949*/       OPC_CheckChild0Integer, 11|128,2/*267*/, 
/*49952*/       OPC_RecordChild1, // #0 = $Vn
/*49953*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49980
/*49956*/         OPC_CheckChild1Type, MVT::v4i16,
/*49958*/         OPC_RecordChild2, // #1 = $Vm
/*49959*/         OPC_CheckChild2Type, MVT::v4i16,
/*49961*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49963*/         OPC_EmitInteger, MVT::i32, 14, 
/*49966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 267:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49980*/       /*SwitchType*/ 24, MVT::v2i32,// ->50006
/*49982*/         OPC_CheckChild1Type, MVT::v2i32,
/*49984*/         OPC_RecordChild2, // #1 = $Vm
/*49985*/         OPC_CheckChild2Type, MVT::v2i32,
/*49987*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49989*/         OPC_EmitInteger, MVT::i32, 14, 
/*49992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49995*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 267:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50006*/       /*SwitchType*/ 24, MVT::v8i16,// ->50032
/*50008*/         OPC_CheckChild1Type, MVT::v8i16,
/*50010*/         OPC_RecordChild2, // #1 = $Vm
/*50011*/         OPC_CheckChild2Type, MVT::v8i16,
/*50013*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50015*/         OPC_EmitInteger, MVT::i32, 14, 
/*50018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 267:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50032*/       /*SwitchType*/ 24, MVT::v4i32,// ->50058
/*50034*/         OPC_CheckChild1Type, MVT::v4i32,
/*50036*/         OPC_RecordChild2, // #1 = $Vm
/*50037*/         OPC_CheckChild2Type, MVT::v4i32,
/*50039*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50041*/         OPC_EmitInteger, MVT::i32, 14, 
/*50044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 267:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50058*/       /*SwitchType*/ 24, MVT::v8i8,// ->50084
/*50060*/         OPC_CheckChild1Type, MVT::v8i8,
/*50062*/         OPC_RecordChild2, // #1 = $Vm
/*50063*/         OPC_CheckChild2Type, MVT::v8i8,
/*50065*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50067*/         OPC_EmitInteger, MVT::i32, 14, 
/*50070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50073*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 267:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50084*/       /*SwitchType*/ 24, MVT::v16i8,// ->50110
/*50086*/         OPC_CheckChild1Type, MVT::v16i8,
/*50088*/         OPC_RecordChild2, // #1 = $Vm
/*50089*/         OPC_CheckChild2Type, MVT::v16i8,
/*50091*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50093*/         OPC_EmitInteger, MVT::i32, 14, 
/*50096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 267:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50110*/       0, // EndSwitchType
/*50111*/     /*Scope*/ 86|128,1/*214*/, /*->50327*/
/*50113*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*50116*/       OPC_RecordChild1, // #0 = $Vn
/*50117*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50144
/*50120*/         OPC_CheckChild1Type, MVT::v4i16,
/*50122*/         OPC_RecordChild2, // #1 = $Vm
/*50123*/         OPC_CheckChild2Type, MVT::v4i16,
/*50125*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50127*/         OPC_EmitInteger, MVT::i32, 14, 
/*50130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 316:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50144*/       /*SwitchType*/ 24, MVT::v2i32,// ->50170
/*50146*/         OPC_CheckChild1Type, MVT::v2i32,
/*50148*/         OPC_RecordChild2, // #1 = $Vm
/*50149*/         OPC_CheckChild2Type, MVT::v2i32,
/*50151*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50153*/         OPC_EmitInteger, MVT::i32, 14, 
/*50156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 316:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50170*/       /*SwitchType*/ 24, MVT::v8i16,// ->50196
/*50172*/         OPC_CheckChild1Type, MVT::v8i16,
/*50174*/         OPC_RecordChild2, // #1 = $Vm
/*50175*/         OPC_CheckChild2Type, MVT::v8i16,
/*50177*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50179*/         OPC_EmitInteger, MVT::i32, 14, 
/*50182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50185*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 316:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50196*/       /*SwitchType*/ 24, MVT::v4i32,// ->50222
/*50198*/         OPC_CheckChild1Type, MVT::v4i32,
/*50200*/         OPC_RecordChild2, // #1 = $Vm
/*50201*/         OPC_CheckChild2Type, MVT::v4i32,
/*50203*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50205*/         OPC_EmitInteger, MVT::i32, 14, 
/*50208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 316:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50222*/       /*SwitchType*/ 24, MVT::v8i8,// ->50248
/*50224*/         OPC_CheckChild1Type, MVT::v8i8,
/*50226*/         OPC_RecordChild2, // #1 = $Vm
/*50227*/         OPC_CheckChild2Type, MVT::v8i8,
/*50229*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50231*/         OPC_EmitInteger, MVT::i32, 14, 
/*50234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 316:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50248*/       /*SwitchType*/ 24, MVT::v16i8,// ->50274
/*50250*/         OPC_CheckChild1Type, MVT::v16i8,
/*50252*/         OPC_RecordChild2, // #1 = $Vm
/*50253*/         OPC_CheckChild2Type, MVT::v16i8,
/*50255*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50257*/         OPC_EmitInteger, MVT::i32, 14, 
/*50260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 316:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50274*/       /*SwitchType*/ 24, MVT::v1i64,// ->50300
/*50276*/         OPC_CheckChild1Type, MVT::v1i64,
/*50278*/         OPC_RecordChild2, // #1 = $Vm
/*50279*/         OPC_CheckChild2Type, MVT::v1i64,
/*50281*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50283*/         OPC_EmitInteger, MVT::i32, 14, 
/*50286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 316:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50300*/       /*SwitchType*/ 24, MVT::v2i64,// ->50326
/*50302*/         OPC_CheckChild1Type, MVT::v2i64,
/*50304*/         OPC_RecordChild2, // #1 = $Vm
/*50305*/         OPC_CheckChild2Type, MVT::v2i64,
/*50307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50309*/         OPC_EmitInteger, MVT::i32, 14, 
/*50312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 316:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50326*/       0, // EndSwitchType
/*50327*/     /*Scope*/ 84, /*->50412*/
/*50328*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*50331*/       OPC_RecordChild1, // #0 = $Vn
/*50332*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->50359
/*50335*/         OPC_CheckChild1Type, MVT::v8i16,
/*50337*/         OPC_RecordChild2, // #1 = $Vm
/*50338*/         OPC_CheckChild2Type, MVT::v8i16,
/*50340*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50342*/         OPC_EmitInteger, MVT::i32, 14, 
/*50345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 333:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50359*/       /*SwitchType*/ 24, MVT::v4i16,// ->50385
/*50361*/         OPC_CheckChild1Type, MVT::v4i32,
/*50363*/         OPC_RecordChild2, // #1 = $Vm
/*50364*/         OPC_CheckChild2Type, MVT::v4i32,
/*50366*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50368*/         OPC_EmitInteger, MVT::i32, 14, 
/*50371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 333:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50385*/       /*SwitchType*/ 24, MVT::v2i32,// ->50411
/*50387*/         OPC_CheckChild1Type, MVT::v2i64,
/*50389*/         OPC_RecordChild2, // #1 = $Vm
/*50390*/         OPC_CheckChild2Type, MVT::v2i64,
/*50392*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50394*/         OPC_EmitInteger, MVT::i32, 14, 
/*50397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 333:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50411*/       0, // EndSwitchType
/*50412*/     /*Scope*/ 58, /*->50471*/
/*50413*/       OPC_CheckChild0Integer, 118|128,1/*246*/, 
/*50416*/       OPC_RecordChild1, // #0 = $Vn
/*50417*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->50444
/*50420*/         OPC_CheckChild1Type, MVT::v2f32,
/*50422*/         OPC_RecordChild2, // #1 = $Vm
/*50423*/         OPC_CheckChild2Type, MVT::v2f32,
/*50425*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50427*/         OPC_EmitInteger, MVT::i32, 14, 
/*50430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 246:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50444*/       /*SwitchType*/ 24, MVT::v4i32,// ->50470
/*50446*/         OPC_CheckChild1Type, MVT::v4f32,
/*50448*/         OPC_RecordChild2, // #1 = $Vm
/*50449*/         OPC_CheckChild2Type, MVT::v4f32,
/*50451*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50453*/         OPC_EmitInteger, MVT::i32, 14, 
/*50456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 246:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50470*/       0, // EndSwitchType
/*50471*/     /*Scope*/ 58, /*->50530*/
/*50472*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*50475*/       OPC_RecordChild1, // #0 = $Vn
/*50476*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->50503
/*50479*/         OPC_CheckChild1Type, MVT::v2f32,
/*50481*/         OPC_RecordChild2, // #1 = $Vm
/*50482*/         OPC_CheckChild2Type, MVT::v2f32,
/*50484*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50486*/         OPC_EmitInteger, MVT::i32, 14, 
/*50489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50492*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 247:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50503*/       /*SwitchType*/ 24, MVT::v4i32,// ->50529
/*50505*/         OPC_CheckChild1Type, MVT::v4f32,
/*50507*/         OPC_RecordChild2, // #1 = $Vm
/*50508*/         OPC_CheckChild2Type, MVT::v4f32,
/*50510*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50512*/         OPC_EmitInteger, MVT::i32, 14, 
/*50515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50529*/       0, // EndSwitchType
/*50530*/     /*Scope*/ 50|128,2/*306*/, /*->50838*/
/*50532*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*50535*/       OPC_RecordChild1, // #0 = $src1
/*50536*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->50567
/*50539*/         OPC_CheckChild1Type, MVT::v8i8,
/*50541*/         OPC_RecordChild2, // #1 = $Vn
/*50542*/         OPC_CheckChild2Type, MVT::v8i8,
/*50544*/         OPC_RecordChild3, // #2 = $Vm
/*50545*/         OPC_CheckChild3Type, MVT::v8i8,
/*50547*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50549*/         OPC_EmitInteger, MVT::i32, 14, 
/*50552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50555*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 248:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50567*/       /*SwitchType*/ 28, MVT::v4i16,// ->50597
/*50569*/         OPC_CheckChild1Type, MVT::v4i16,
/*50571*/         OPC_RecordChild2, // #1 = $Vn
/*50572*/         OPC_CheckChild2Type, MVT::v4i16,
/*50574*/         OPC_RecordChild3, // #2 = $Vm
/*50575*/         OPC_CheckChild3Type, MVT::v4i16,
/*50577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50579*/         OPC_EmitInteger, MVT::i32, 14, 
/*50582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 248:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50597*/       /*SwitchType*/ 28, MVT::v2i32,// ->50627
/*50599*/         OPC_CheckChild1Type, MVT::v2i32,
/*50601*/         OPC_RecordChild2, // #1 = $Vn
/*50602*/         OPC_CheckChild2Type, MVT::v2i32,
/*50604*/         OPC_RecordChild3, // #2 = $Vm
/*50605*/         OPC_CheckChild3Type, MVT::v2i32,
/*50607*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50609*/         OPC_EmitInteger, MVT::i32, 14, 
/*50612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 248:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50627*/       /*SwitchType*/ 28, MVT::v1i64,// ->50657
/*50629*/         OPC_CheckChild1Type, MVT::v1i64,
/*50631*/         OPC_RecordChild2, // #1 = $Vn
/*50632*/         OPC_CheckChild2Type, MVT::v1i64,
/*50634*/         OPC_RecordChild3, // #2 = $Vm
/*50635*/         OPC_CheckChild3Type, MVT::v1i64,
/*50637*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50639*/         OPC_EmitInteger, MVT::i32, 14, 
/*50642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 248:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50657*/       /*SwitchType*/ 28, MVT::v16i8,// ->50687
/*50659*/         OPC_CheckChild1Type, MVT::v16i8,
/*50661*/         OPC_RecordChild2, // #1 = $Vn
/*50662*/         OPC_CheckChild2Type, MVT::v16i8,
/*50664*/         OPC_RecordChild3, // #2 = $Vm
/*50665*/         OPC_CheckChild3Type, MVT::v16i8,
/*50667*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50669*/         OPC_EmitInteger, MVT::i32, 14, 
/*50672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 248:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50687*/       /*SwitchType*/ 28, MVT::v8i16,// ->50717
/*50689*/         OPC_CheckChild1Type, MVT::v8i16,
/*50691*/         OPC_RecordChild2, // #1 = $Vn
/*50692*/         OPC_CheckChild2Type, MVT::v8i16,
/*50694*/         OPC_RecordChild3, // #2 = $Vm
/*50695*/         OPC_CheckChild3Type, MVT::v8i16,
/*50697*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50699*/         OPC_EmitInteger, MVT::i32, 14, 
/*50702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 248:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50717*/       /*SwitchType*/ 28, MVT::v4i32,// ->50747
/*50719*/         OPC_CheckChild1Type, MVT::v4i32,
/*50721*/         OPC_RecordChild2, // #1 = $Vn
/*50722*/         OPC_CheckChild2Type, MVT::v4i32,
/*50724*/         OPC_RecordChild3, // #2 = $Vm
/*50725*/         OPC_CheckChild3Type, MVT::v4i32,
/*50727*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50729*/         OPC_EmitInteger, MVT::i32, 14, 
/*50732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 248:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50747*/       /*SwitchType*/ 28, MVT::v2i64,// ->50777
/*50749*/         OPC_CheckChild1Type, MVT::v2i64,
/*50751*/         OPC_RecordChild2, // #1 = $Vn
/*50752*/         OPC_CheckChild2Type, MVT::v2i64,
/*50754*/         OPC_RecordChild3, // #2 = $Vm
/*50755*/         OPC_CheckChild3Type, MVT::v2i64,
/*50757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50759*/         OPC_EmitInteger, MVT::i32, 14, 
/*50762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 248:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50777*/       /*SwitchType*/ 28, MVT::v2f32,// ->50807
/*50779*/         OPC_CheckChild1Type, MVT::v2f32,
/*50781*/         OPC_RecordChild2, // #1 = $Vn
/*50782*/         OPC_CheckChild2Type, MVT::v2f32,
/*50784*/         OPC_RecordChild3, // #2 = $Vm
/*50785*/         OPC_CheckChild3Type, MVT::v2f32,
/*50787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50789*/         OPC_EmitInteger, MVT::i32, 14, 
/*50792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 248:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50807*/       /*SwitchType*/ 28, MVT::v4f32,// ->50837
/*50809*/         OPC_CheckChild1Type, MVT::v4f32,
/*50811*/         OPC_RecordChild2, // #1 = $Vn
/*50812*/         OPC_CheckChild2Type, MVT::v4f32,
/*50814*/         OPC_RecordChild3, // #2 = $Vm
/*50815*/         OPC_CheckChild3Type, MVT::v4f32,
/*50817*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50819*/         OPC_EmitInteger, MVT::i32, 14, 
/*50822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50825*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 248:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50837*/       0, // EndSwitchType
/*50838*/     /*Scope*/ 110, /*->50949*/
/*50839*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*50842*/       OPC_RecordChild1, // #0 = $Vn
/*50843*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->50870
/*50846*/         OPC_CheckChild1Type, MVT::v8i8,
/*50848*/         OPC_RecordChild2, // #1 = $Vm
/*50849*/         OPC_CheckChild2Type, MVT::v8i8,
/*50851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50853*/         OPC_EmitInteger, MVT::i32, 14, 
/*50856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 287:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50870*/       /*SwitchType*/ 24, MVT::v4i16,// ->50896
/*50872*/         OPC_CheckChild1Type, MVT::v4i16,
/*50874*/         OPC_RecordChild2, // #1 = $Vm
/*50875*/         OPC_CheckChild2Type, MVT::v4i16,
/*50877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50879*/         OPC_EmitInteger, MVT::i32, 14, 
/*50882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 287:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50896*/       /*SwitchType*/ 24, MVT::v2i32,// ->50922
/*50898*/         OPC_CheckChild1Type, MVT::v2i32,
/*50900*/         OPC_RecordChild2, // #1 = $Vm
/*50901*/         OPC_CheckChild2Type, MVT::v2i32,
/*50903*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50905*/         OPC_EmitInteger, MVT::i32, 14, 
/*50908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 287:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50922*/       /*SwitchType*/ 24, MVT::v2f32,// ->50948
/*50924*/         OPC_CheckChild1Type, MVT::v2f32,
/*50926*/         OPC_RecordChild2, // #1 = $Vm
/*50927*/         OPC_CheckChild2Type, MVT::v2f32,
/*50929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50931*/         OPC_EmitInteger, MVT::i32, 14, 
/*50934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 287:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50948*/       0, // EndSwitchType
/*50949*/     /*Scope*/ 10|128,1/*138*/, /*->51089*/
/*50951*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*50954*/       OPC_RecordChild1, // #0 = $Vm
/*50955*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->50978
/*50958*/         OPC_CheckChild1Type, MVT::v8i8,
/*50960*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50962*/         OPC_EmitInteger, MVT::i32, 14, 
/*50965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 288:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*50978*/       /*SwitchType*/ 20, MVT::v2i32,// ->51000
/*50980*/         OPC_CheckChild1Type, MVT::v4i16,
/*50982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50984*/         OPC_EmitInteger, MVT::i32, 14, 
/*50987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50990*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 288:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51000*/       /*SwitchType*/ 20, MVT::v1i64,// ->51022
/*51002*/         OPC_CheckChild1Type, MVT::v2i32,
/*51004*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51006*/         OPC_EmitInteger, MVT::i32, 14, 
/*51009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 288:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51022*/       /*SwitchType*/ 20, MVT::v8i16,// ->51044
/*51024*/         OPC_CheckChild1Type, MVT::v16i8,
/*51026*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51028*/         OPC_EmitInteger, MVT::i32, 14, 
/*51031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 288:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51044*/       /*SwitchType*/ 20, MVT::v4i32,// ->51066
/*51046*/         OPC_CheckChild1Type, MVT::v8i16,
/*51048*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51050*/         OPC_EmitInteger, MVT::i32, 14, 
/*51053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 288:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51066*/       /*SwitchType*/ 20, MVT::v2i64,// ->51088
/*51068*/         OPC_CheckChild1Type, MVT::v4i32,
/*51070*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51072*/         OPC_EmitInteger, MVT::i32, 14, 
/*51075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 288:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51088*/       0, // EndSwitchType
/*51089*/     /*Scope*/ 10|128,1/*138*/, /*->51229*/
/*51091*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*51094*/       OPC_RecordChild1, // #0 = $Vm
/*51095*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->51118
/*51098*/         OPC_CheckChild1Type, MVT::v8i8,
/*51100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51102*/         OPC_EmitInteger, MVT::i32, 14, 
/*51105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 289:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51118*/       /*SwitchType*/ 20, MVT::v2i32,// ->51140
/*51120*/         OPC_CheckChild1Type, MVT::v4i16,
/*51122*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51124*/         OPC_EmitInteger, MVT::i32, 14, 
/*51127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 289:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51140*/       /*SwitchType*/ 20, MVT::v1i64,// ->51162
/*51142*/         OPC_CheckChild1Type, MVT::v2i32,
/*51144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51146*/         OPC_EmitInteger, MVT::i32, 14, 
/*51149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 289:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51162*/       /*SwitchType*/ 20, MVT::v8i16,// ->51184
/*51164*/         OPC_CheckChild1Type, MVT::v16i8,
/*51166*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51168*/         OPC_EmitInteger, MVT::i32, 14, 
/*51171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 289:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51184*/       /*SwitchType*/ 20, MVT::v4i32,// ->51206
/*51186*/         OPC_CheckChild1Type, MVT::v8i16,
/*51188*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51190*/         OPC_EmitInteger, MVT::i32, 14, 
/*51193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 289:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51206*/       /*SwitchType*/ 20, MVT::v2i64,// ->51228
/*51208*/         OPC_CheckChild1Type, MVT::v4i32,
/*51210*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51212*/         OPC_EmitInteger, MVT::i32, 14, 
/*51215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 289:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*51228*/       0, // EndSwitchType
/*51229*/     /*Scope*/ 34|128,1/*162*/, /*->51393*/
/*51231*/       OPC_CheckChild0Integer, 29|128,2/*285*/, 
/*51234*/       OPC_RecordChild1, // #0 = $src1
/*51235*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51262
/*51238*/         OPC_CheckChild1Type, MVT::v4i16,
/*51240*/         OPC_RecordChild2, // #1 = $Vm
/*51241*/         OPC_CheckChild2Type, MVT::v8i8,
/*51243*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51245*/         OPC_EmitInteger, MVT::i32, 14, 
/*51248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51251*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 285:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51262*/       /*SwitchType*/ 24, MVT::v2i32,// ->51288
/*51264*/         OPC_CheckChild1Type, MVT::v2i32,
/*51266*/         OPC_RecordChild2, // #1 = $Vm
/*51267*/         OPC_CheckChild2Type, MVT::v4i16,
/*51269*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51271*/         OPC_EmitInteger, MVT::i32, 14, 
/*51274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 285:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51288*/       /*SwitchType*/ 24, MVT::v1i64,// ->51314
/*51290*/         OPC_CheckChild1Type, MVT::v1i64,
/*51292*/         OPC_RecordChild2, // #1 = $Vm
/*51293*/         OPC_CheckChild2Type, MVT::v2i32,
/*51295*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51297*/         OPC_EmitInteger, MVT::i32, 14, 
/*51300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51303*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 285:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51314*/       /*SwitchType*/ 24, MVT::v8i16,// ->51340
/*51316*/         OPC_CheckChild1Type, MVT::v8i16,
/*51318*/         OPC_RecordChild2, // #1 = $Vm
/*51319*/         OPC_CheckChild2Type, MVT::v16i8,
/*51321*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51323*/         OPC_EmitInteger, MVT::i32, 14, 
/*51326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 285:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51340*/       /*SwitchType*/ 24, MVT::v4i32,// ->51366
/*51342*/         OPC_CheckChild1Type, MVT::v4i32,
/*51344*/         OPC_RecordChild2, // #1 = $Vm
/*51345*/         OPC_CheckChild2Type, MVT::v8i16,
/*51347*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51349*/         OPC_EmitInteger, MVT::i32, 14, 
/*51352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 285:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51366*/       /*SwitchType*/ 24, MVT::v2i64,// ->51392
/*51368*/         OPC_CheckChild1Type, MVT::v2i64,
/*51370*/         OPC_RecordChild2, // #1 = $Vm
/*51371*/         OPC_CheckChild2Type, MVT::v4i32,
/*51373*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51375*/         OPC_EmitInteger, MVT::i32, 14, 
/*51378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 285:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51392*/       0, // EndSwitchType
/*51393*/     /*Scope*/ 34|128,1/*162*/, /*->51557*/
/*51395*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*51398*/       OPC_RecordChild1, // #0 = $src1
/*51399*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51426
/*51402*/         OPC_CheckChild1Type, MVT::v4i16,
/*51404*/         OPC_RecordChild2, // #1 = $Vm
/*51405*/         OPC_CheckChild2Type, MVT::v8i8,
/*51407*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51409*/         OPC_EmitInteger, MVT::i32, 14, 
/*51412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 286:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51426*/       /*SwitchType*/ 24, MVT::v2i32,// ->51452
/*51428*/         OPC_CheckChild1Type, MVT::v2i32,
/*51430*/         OPC_RecordChild2, // #1 = $Vm
/*51431*/         OPC_CheckChild2Type, MVT::v4i16,
/*51433*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51435*/         OPC_EmitInteger, MVT::i32, 14, 
/*51438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 286:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51452*/       /*SwitchType*/ 24, MVT::v1i64,// ->51478
/*51454*/         OPC_CheckChild1Type, MVT::v1i64,
/*51456*/         OPC_RecordChild2, // #1 = $Vm
/*51457*/         OPC_CheckChild2Type, MVT::v2i32,
/*51459*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51461*/         OPC_EmitInteger, MVT::i32, 14, 
/*51464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 286:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51478*/       /*SwitchType*/ 24, MVT::v8i16,// ->51504
/*51480*/         OPC_CheckChild1Type, MVT::v8i16,
/*51482*/         OPC_RecordChild2, // #1 = $Vm
/*51483*/         OPC_CheckChild2Type, MVT::v16i8,
/*51485*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51487*/         OPC_EmitInteger, MVT::i32, 14, 
/*51490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 286:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51504*/       /*SwitchType*/ 24, MVT::v4i32,// ->51530
/*51506*/         OPC_CheckChild1Type, MVT::v4i32,
/*51508*/         OPC_RecordChild2, // #1 = $Vm
/*51509*/         OPC_CheckChild2Type, MVT::v8i16,
/*51511*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51513*/         OPC_EmitInteger, MVT::i32, 14, 
/*51516*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 286:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51530*/       /*SwitchType*/ 24, MVT::v2i64,// ->51556
/*51532*/         OPC_CheckChild1Type, MVT::v2i64,
/*51534*/         OPC_RecordChild2, // #1 = $Vm
/*51535*/         OPC_CheckChild2Type, MVT::v4i32,
/*51537*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51539*/         OPC_EmitInteger, MVT::i32, 14, 
/*51542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51545*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 286:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51556*/       0, // EndSwitchType
/*51557*/     /*Scope*/ 110, /*->51668*/
/*51558*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*51561*/       OPC_RecordChild1, // #0 = $Vn
/*51562*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->51589
/*51565*/         OPC_CheckChild1Type, MVT::v8i8,
/*51567*/         OPC_RecordChild2, // #1 = $Vm
/*51568*/         OPC_CheckChild2Type, MVT::v8i8,
/*51570*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51572*/         OPC_EmitInteger, MVT::i32, 14, 
/*51575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 290:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51589*/       /*SwitchType*/ 24, MVT::v4i16,// ->51615
/*51591*/         OPC_CheckChild1Type, MVT::v4i16,
/*51593*/         OPC_RecordChild2, // #1 = $Vm
/*51594*/         OPC_CheckChild2Type, MVT::v4i16,
/*51596*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51598*/         OPC_EmitInteger, MVT::i32, 14, 
/*51601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 290:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51615*/       /*SwitchType*/ 24, MVT::v2i32,// ->51641
/*51617*/         OPC_CheckChild1Type, MVT::v2i32,
/*51619*/         OPC_RecordChild2, // #1 = $Vm
/*51620*/         OPC_CheckChild2Type, MVT::v2i32,
/*51622*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51624*/         OPC_EmitInteger, MVT::i32, 14, 
/*51627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 290:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51641*/       /*SwitchType*/ 24, MVT::v2f32,// ->51667
/*51643*/         OPC_CheckChild1Type, MVT::v2f32,
/*51645*/         OPC_RecordChild2, // #1 = $Vm
/*51646*/         OPC_CheckChild2Type, MVT::v2f32,
/*51648*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51650*/         OPC_EmitInteger, MVT::i32, 14, 
/*51653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51656*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 290:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51667*/       0, // EndSwitchType
/*51668*/     /*Scope*/ 84, /*->51753*/
/*51669*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*51672*/       OPC_RecordChild1, // #0 = $Vn
/*51673*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->51700
/*51676*/         OPC_CheckChild1Type, MVT::v8i8,
/*51678*/         OPC_RecordChild2, // #1 = $Vm
/*51679*/         OPC_CheckChild2Type, MVT::v8i8,
/*51681*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51683*/         OPC_EmitInteger, MVT::i32, 14, 
/*51686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 291:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51700*/       /*SwitchType*/ 24, MVT::v4i16,// ->51726
/*51702*/         OPC_CheckChild1Type, MVT::v4i16,
/*51704*/         OPC_RecordChild2, // #1 = $Vm
/*51705*/         OPC_CheckChild2Type, MVT::v4i16,
/*51707*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51709*/         OPC_EmitInteger, MVT::i32, 14, 
/*51712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51715*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 291:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51726*/       /*SwitchType*/ 24, MVT::v2i32,// ->51752
/*51728*/         OPC_CheckChild1Type, MVT::v2i32,
/*51730*/         OPC_RecordChild2, // #1 = $Vm
/*51731*/         OPC_CheckChild2Type, MVT::v2i32,
/*51733*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51735*/         OPC_EmitInteger, MVT::i32, 14, 
/*51738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 291:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51752*/       0, // EndSwitchType
/*51753*/     /*Scope*/ 110, /*->51864*/
/*51754*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*51757*/       OPC_RecordChild1, // #0 = $Vn
/*51758*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->51785
/*51761*/         OPC_CheckChild1Type, MVT::v8i8,
/*51763*/         OPC_RecordChild2, // #1 = $Vm
/*51764*/         OPC_CheckChild2Type, MVT::v8i8,
/*51766*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51768*/         OPC_EmitInteger, MVT::i32, 14, 
/*51771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51774*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51785*/       /*SwitchType*/ 24, MVT::v4i16,// ->51811
/*51787*/         OPC_CheckChild1Type, MVT::v4i16,
/*51789*/         OPC_RecordChild2, // #1 = $Vm
/*51790*/         OPC_CheckChild2Type, MVT::v4i16,
/*51792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51794*/         OPC_EmitInteger, MVT::i32, 14, 
/*51797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 292:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51811*/       /*SwitchType*/ 24, MVT::v2i32,// ->51837
/*51813*/         OPC_CheckChild1Type, MVT::v2i32,
/*51815*/         OPC_RecordChild2, // #1 = $Vm
/*51816*/         OPC_CheckChild2Type, MVT::v2i32,
/*51818*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51820*/         OPC_EmitInteger, MVT::i32, 14, 
/*51823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 292:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51837*/       /*SwitchType*/ 24, MVT::v2f32,// ->51863
/*51839*/         OPC_CheckChild1Type, MVT::v2f32,
/*51841*/         OPC_RecordChild2, // #1 = $Vm
/*51842*/         OPC_CheckChild2Type, MVT::v2f32,
/*51844*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51846*/         OPC_EmitInteger, MVT::i32, 14, 
/*51849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51852*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 292:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51863*/       0, // EndSwitchType
/*51864*/     /*Scope*/ 84, /*->51949*/
/*51865*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*51868*/       OPC_RecordChild1, // #0 = $Vn
/*51869*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->51896
/*51872*/         OPC_CheckChild1Type, MVT::v8i8,
/*51874*/         OPC_RecordChild2, // #1 = $Vm
/*51875*/         OPC_CheckChild2Type, MVT::v8i8,
/*51877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51879*/         OPC_EmitInteger, MVT::i32, 14, 
/*51882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 293:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51896*/       /*SwitchType*/ 24, MVT::v4i16,// ->51922
/*51898*/         OPC_CheckChild1Type, MVT::v4i16,
/*51900*/         OPC_RecordChild2, // #1 = $Vm
/*51901*/         OPC_CheckChild2Type, MVT::v4i16,
/*51903*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51905*/         OPC_EmitInteger, MVT::i32, 14, 
/*51908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51922*/       /*SwitchType*/ 24, MVT::v2i32,// ->51948
/*51924*/         OPC_CheckChild1Type, MVT::v2i32,
/*51926*/         OPC_RecordChild2, // #1 = $Vm
/*51927*/         OPC_CheckChild2Type, MVT::v2i32,
/*51929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51931*/         OPC_EmitInteger, MVT::i32, 14, 
/*51934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51948*/       0, // EndSwitchType
/*51949*/     /*Scope*/ 94, /*->52044*/
/*51950*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*51953*/       OPC_RecordChild1, // #0 = $Vm
/*51954*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->51977
/*51957*/         OPC_CheckChild1Type, MVT::v2i32,
/*51959*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51961*/         OPC_EmitInteger, MVT::i32, 14, 
/*51964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 318:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*51977*/       /*SwitchType*/ 20, MVT::v4i32,// ->51999
/*51979*/         OPC_CheckChild1Type, MVT::v4i32,
/*51981*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51983*/         OPC_EmitInteger, MVT::i32, 14, 
/*51986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 318:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*51999*/       /*SwitchType*/ 20, MVT::v2f32,// ->52021
/*52001*/         OPC_CheckChild1Type, MVT::v2f32,
/*52003*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52005*/         OPC_EmitInteger, MVT::i32, 14, 
/*52008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 318:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52021*/       /*SwitchType*/ 20, MVT::v4f32,// ->52043
/*52023*/         OPC_CheckChild1Type, MVT::v4f32,
/*52025*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52027*/         OPC_EmitInteger, MVT::i32, 14, 
/*52030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52033*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 318:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52043*/       0, // EndSwitchType
/*52044*/     /*Scope*/ 94, /*->52139*/
/*52045*/       OPC_CheckChild0Integer, 75|128,2/*331*/, 
/*52048*/       OPC_RecordChild1, // #0 = $Vm
/*52049*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->52072
/*52052*/         OPC_CheckChild1Type, MVT::v2i32,
/*52054*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52056*/         OPC_EmitInteger, MVT::i32, 14, 
/*52059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 331:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52072*/       /*SwitchType*/ 20, MVT::v4i32,// ->52094
/*52074*/         OPC_CheckChild1Type, MVT::v4i32,
/*52076*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52078*/         OPC_EmitInteger, MVT::i32, 14, 
/*52081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 331:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52094*/       /*SwitchType*/ 20, MVT::v2f32,// ->52116
/*52096*/         OPC_CheckChild1Type, MVT::v2f32,
/*52098*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52100*/         OPC_EmitInteger, MVT::i32, 14, 
/*52103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 331:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52116*/       /*SwitchType*/ 20, MVT::v4f32,// ->52138
/*52118*/         OPC_CheckChild1Type, MVT::v4f32,
/*52120*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52122*/         OPC_EmitInteger, MVT::i32, 14, 
/*52125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 331:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52138*/       0, // EndSwitchType
/*52139*/     /*Scope*/ 86|128,1/*214*/, /*->52355*/
/*52141*/       OPC_CheckChild0Integer, 79|128,2/*335*/, 
/*52144*/       OPC_RecordChild1, // #0 = $Vm
/*52145*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52172
/*52148*/         OPC_CheckChild1Type, MVT::v4i16,
/*52150*/         OPC_RecordChild2, // #1 = $Vn
/*52151*/         OPC_CheckChild2Type, MVT::v4i16,
/*52153*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52155*/         OPC_EmitInteger, MVT::i32, 14, 
/*52158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 335:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52172*/       /*SwitchType*/ 24, MVT::v2i32,// ->52198
/*52174*/         OPC_CheckChild1Type, MVT::v2i32,
/*52176*/         OPC_RecordChild2, // #1 = $Vn
/*52177*/         OPC_CheckChild2Type, MVT::v2i32,
/*52179*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52181*/         OPC_EmitInteger, MVT::i32, 14, 
/*52184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 335:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52198*/       /*SwitchType*/ 24, MVT::v8i16,// ->52224
/*52200*/         OPC_CheckChild1Type, MVT::v8i16,
/*52202*/         OPC_RecordChild2, // #1 = $Vn
/*52203*/         OPC_CheckChild2Type, MVT::v8i16,
/*52205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52207*/         OPC_EmitInteger, MVT::i32, 14, 
/*52210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 335:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52224*/       /*SwitchType*/ 24, MVT::v4i32,// ->52250
/*52226*/         OPC_CheckChild1Type, MVT::v4i32,
/*52228*/         OPC_RecordChild2, // #1 = $Vn
/*52229*/         OPC_CheckChild2Type, MVT::v4i32,
/*52231*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52233*/         OPC_EmitInteger, MVT::i32, 14, 
/*52236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 335:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52250*/       /*SwitchType*/ 24, MVT::v8i8,// ->52276
/*52252*/         OPC_CheckChild1Type, MVT::v8i8,
/*52254*/         OPC_RecordChild2, // #1 = $Vn
/*52255*/         OPC_CheckChild2Type, MVT::v8i8,
/*52257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52259*/         OPC_EmitInteger, MVT::i32, 14, 
/*52262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 335:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52276*/       /*SwitchType*/ 24, MVT::v16i8,// ->52302
/*52278*/         OPC_CheckChild1Type, MVT::v16i8,
/*52280*/         OPC_RecordChild2, // #1 = $Vn
/*52281*/         OPC_CheckChild2Type, MVT::v16i8,
/*52283*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52285*/         OPC_EmitInteger, MVT::i32, 14, 
/*52288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 335:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52302*/       /*SwitchType*/ 24, MVT::v1i64,// ->52328
/*52304*/         OPC_CheckChild1Type, MVT::v1i64,
/*52306*/         OPC_RecordChild2, // #1 = $Vn
/*52307*/         OPC_CheckChild2Type, MVT::v1i64,
/*52309*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52311*/         OPC_EmitInteger, MVT::i32, 14, 
/*52314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52317*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 335:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52328*/       /*SwitchType*/ 24, MVT::v2i64,// ->52354
/*52330*/         OPC_CheckChild1Type, MVT::v2i64,
/*52332*/         OPC_RecordChild2, // #1 = $Vn
/*52333*/         OPC_CheckChild2Type, MVT::v2i64,
/*52335*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52337*/         OPC_EmitInteger, MVT::i32, 14, 
/*52340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 335:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52354*/       0, // EndSwitchType
/*52355*/     /*Scope*/ 86|128,1/*214*/, /*->52571*/
/*52357*/       OPC_CheckChild0Integer, 80|128,2/*336*/, 
/*52360*/       OPC_RecordChild1, // #0 = $Vm
/*52361*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52388
/*52364*/         OPC_CheckChild1Type, MVT::v4i16,
/*52366*/         OPC_RecordChild2, // #1 = $Vn
/*52367*/         OPC_CheckChild2Type, MVT::v4i16,
/*52369*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52371*/         OPC_EmitInteger, MVT::i32, 14, 
/*52374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52377*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 336:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52388*/       /*SwitchType*/ 24, MVT::v2i32,// ->52414
/*52390*/         OPC_CheckChild1Type, MVT::v2i32,
/*52392*/         OPC_RecordChild2, // #1 = $Vn
/*52393*/         OPC_CheckChild2Type, MVT::v2i32,
/*52395*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52397*/         OPC_EmitInteger, MVT::i32, 14, 
/*52400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 336:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52414*/       /*SwitchType*/ 24, MVT::v8i16,// ->52440
/*52416*/         OPC_CheckChild1Type, MVT::v8i16,
/*52418*/         OPC_RecordChild2, // #1 = $Vn
/*52419*/         OPC_CheckChild2Type, MVT::v8i16,
/*52421*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52423*/         OPC_EmitInteger, MVT::i32, 14, 
/*52426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 336:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52440*/       /*SwitchType*/ 24, MVT::v4i32,// ->52466
/*52442*/         OPC_CheckChild1Type, MVT::v4i32,
/*52444*/         OPC_RecordChild2, // #1 = $Vn
/*52445*/         OPC_CheckChild2Type, MVT::v4i32,
/*52447*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52449*/         OPC_EmitInteger, MVT::i32, 14, 
/*52452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 336:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52466*/       /*SwitchType*/ 24, MVT::v8i8,// ->52492
/*52468*/         OPC_CheckChild1Type, MVT::v8i8,
/*52470*/         OPC_RecordChild2, // #1 = $Vn
/*52471*/         OPC_CheckChild2Type, MVT::v8i8,
/*52473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52475*/         OPC_EmitInteger, MVT::i32, 14, 
/*52478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 336:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52492*/       /*SwitchType*/ 24, MVT::v16i8,// ->52518
/*52494*/         OPC_CheckChild1Type, MVT::v16i8,
/*52496*/         OPC_RecordChild2, // #1 = $Vn
/*52497*/         OPC_CheckChild2Type, MVT::v16i8,
/*52499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52501*/         OPC_EmitInteger, MVT::i32, 14, 
/*52504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 336:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52518*/       /*SwitchType*/ 24, MVT::v1i64,// ->52544
/*52520*/         OPC_CheckChild1Type, MVT::v1i64,
/*52522*/         OPC_RecordChild2, // #1 = $Vn
/*52523*/         OPC_CheckChild2Type, MVT::v1i64,
/*52525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52527*/         OPC_EmitInteger, MVT::i32, 14, 
/*52530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 336:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52544*/       /*SwitchType*/ 24, MVT::v2i64,// ->52570
/*52546*/         OPC_CheckChild1Type, MVT::v2i64,
/*52548*/         OPC_RecordChild2, // #1 = $Vn
/*52549*/         OPC_CheckChild2Type, MVT::v2i64,
/*52551*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52553*/         OPC_EmitInteger, MVT::i32, 14, 
/*52556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 336:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52570*/       0, // EndSwitchType
/*52571*/     /*Scope*/ 86|128,1/*214*/, /*->52787*/
/*52573*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*52576*/       OPC_RecordChild1, // #0 = $Vm
/*52577*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52604
/*52580*/         OPC_CheckChild1Type, MVT::v4i16,
/*52582*/         OPC_RecordChild2, // #1 = $Vn
/*52583*/         OPC_CheckChild2Type, MVT::v4i16,
/*52585*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52587*/         OPC_EmitInteger, MVT::i32, 14, 
/*52590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 329:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52604*/       /*SwitchType*/ 24, MVT::v2i32,// ->52630
/*52606*/         OPC_CheckChild1Type, MVT::v2i32,
/*52608*/         OPC_RecordChild2, // #1 = $Vn
/*52609*/         OPC_CheckChild2Type, MVT::v2i32,
/*52611*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52613*/         OPC_EmitInteger, MVT::i32, 14, 
/*52616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 329:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52630*/       /*SwitchType*/ 24, MVT::v8i16,// ->52656
/*52632*/         OPC_CheckChild1Type, MVT::v8i16,
/*52634*/         OPC_RecordChild2, // #1 = $Vn
/*52635*/         OPC_CheckChild2Type, MVT::v8i16,
/*52637*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52639*/         OPC_EmitInteger, MVT::i32, 14, 
/*52642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 329:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52656*/       /*SwitchType*/ 24, MVT::v4i32,// ->52682
/*52658*/         OPC_CheckChild1Type, MVT::v4i32,
/*52660*/         OPC_RecordChild2, // #1 = $Vn
/*52661*/         OPC_CheckChild2Type, MVT::v4i32,
/*52663*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52665*/         OPC_EmitInteger, MVT::i32, 14, 
/*52668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 329:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52682*/       /*SwitchType*/ 24, MVT::v8i8,// ->52708
/*52684*/         OPC_CheckChild1Type, MVT::v8i8,
/*52686*/         OPC_RecordChild2, // #1 = $Vn
/*52687*/         OPC_CheckChild2Type, MVT::v8i8,
/*52689*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52691*/         OPC_EmitInteger, MVT::i32, 14, 
/*52694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 329:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52708*/       /*SwitchType*/ 24, MVT::v16i8,// ->52734
/*52710*/         OPC_CheckChild1Type, MVT::v16i8,
/*52712*/         OPC_RecordChild2, // #1 = $Vn
/*52713*/         OPC_CheckChild2Type, MVT::v16i8,
/*52715*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52717*/         OPC_EmitInteger, MVT::i32, 14, 
/*52720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 329:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52734*/       /*SwitchType*/ 24, MVT::v1i64,// ->52760
/*52736*/         OPC_CheckChild1Type, MVT::v1i64,
/*52738*/         OPC_RecordChild2, // #1 = $Vn
/*52739*/         OPC_CheckChild2Type, MVT::v1i64,
/*52741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52743*/         OPC_EmitInteger, MVT::i32, 14, 
/*52746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 329:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52760*/       /*SwitchType*/ 24, MVT::v2i64,// ->52786
/*52762*/         OPC_CheckChild1Type, MVT::v2i64,
/*52764*/         OPC_RecordChild2, // #1 = $Vn
/*52765*/         OPC_CheckChild2Type, MVT::v2i64,
/*52767*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52769*/         OPC_EmitInteger, MVT::i32, 14, 
/*52772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 329:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52786*/       0, // EndSwitchType
/*52787*/     /*Scope*/ 86|128,1/*214*/, /*->53003*/
/*52789*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*52792*/       OPC_RecordChild1, // #0 = $Vm
/*52793*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52820
/*52796*/         OPC_CheckChild1Type, MVT::v4i16,
/*52798*/         OPC_RecordChild2, // #1 = $Vn
/*52799*/         OPC_CheckChild2Type, MVT::v4i16,
/*52801*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52803*/         OPC_EmitInteger, MVT::i32, 14, 
/*52806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 330:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52820*/       /*SwitchType*/ 24, MVT::v2i32,// ->52846
/*52822*/         OPC_CheckChild1Type, MVT::v2i32,
/*52824*/         OPC_RecordChild2, // #1 = $Vn
/*52825*/         OPC_CheckChild2Type, MVT::v2i32,
/*52827*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52829*/         OPC_EmitInteger, MVT::i32, 14, 
/*52832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52846*/       /*SwitchType*/ 24, MVT::v8i16,// ->52872
/*52848*/         OPC_CheckChild1Type, MVT::v8i16,
/*52850*/         OPC_RecordChild2, // #1 = $Vn
/*52851*/         OPC_CheckChild2Type, MVT::v8i16,
/*52853*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52855*/         OPC_EmitInteger, MVT::i32, 14, 
/*52858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 330:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52872*/       /*SwitchType*/ 24, MVT::v4i32,// ->52898
/*52874*/         OPC_CheckChild1Type, MVT::v4i32,
/*52876*/         OPC_RecordChild2, // #1 = $Vn
/*52877*/         OPC_CheckChild2Type, MVT::v4i32,
/*52879*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52881*/         OPC_EmitInteger, MVT::i32, 14, 
/*52884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 330:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52898*/       /*SwitchType*/ 24, MVT::v8i8,// ->52924
/*52900*/         OPC_CheckChild1Type, MVT::v8i8,
/*52902*/         OPC_RecordChild2, // #1 = $Vn
/*52903*/         OPC_CheckChild2Type, MVT::v8i8,
/*52905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52907*/         OPC_EmitInteger, MVT::i32, 14, 
/*52910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 330:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52924*/       /*SwitchType*/ 24, MVT::v16i8,// ->52950
/*52926*/         OPC_CheckChild1Type, MVT::v16i8,
/*52928*/         OPC_RecordChild2, // #1 = $Vn
/*52929*/         OPC_CheckChild2Type, MVT::v16i8,
/*52931*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52933*/         OPC_EmitInteger, MVT::i32, 14, 
/*52936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 330:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52950*/       /*SwitchType*/ 24, MVT::v1i64,// ->52976
/*52952*/         OPC_CheckChild1Type, MVT::v1i64,
/*52954*/         OPC_RecordChild2, // #1 = $Vn
/*52955*/         OPC_CheckChild2Type, MVT::v1i64,
/*52957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52959*/         OPC_EmitInteger, MVT::i32, 14, 
/*52962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 330:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52976*/       /*SwitchType*/ 24, MVT::v2i64,// ->53002
/*52978*/         OPC_CheckChild1Type, MVT::v2i64,
/*52980*/         OPC_RecordChild2, // #1 = $Vn
/*52981*/         OPC_CheckChild2Type, MVT::v2i64,
/*52983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52985*/         OPC_EmitInteger, MVT::i32, 14, 
/*52988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 330:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53002*/       0, // EndSwitchType
/*53003*/     /*Scope*/ 86|128,1/*214*/, /*->53219*/
/*53005*/       OPC_CheckChild0Integer, 56|128,2/*312*/, 
/*53008*/       OPC_RecordChild1, // #0 = $Vm
/*53009*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53036
/*53012*/         OPC_CheckChild1Type, MVT::v4i16,
/*53014*/         OPC_RecordChild2, // #1 = $Vn
/*53015*/         OPC_CheckChild2Type, MVT::v4i16,
/*53017*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53019*/         OPC_EmitInteger, MVT::i32, 14, 
/*53022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53025*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 312:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53036*/       /*SwitchType*/ 24, MVT::v2i32,// ->53062
/*53038*/         OPC_CheckChild1Type, MVT::v2i32,
/*53040*/         OPC_RecordChild2, // #1 = $Vn
/*53041*/         OPC_CheckChild2Type, MVT::v2i32,
/*53043*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53045*/         OPC_EmitInteger, MVT::i32, 14, 
/*53048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 312:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53062*/       /*SwitchType*/ 24, MVT::v8i16,// ->53088
/*53064*/         OPC_CheckChild1Type, MVT::v8i16,
/*53066*/         OPC_RecordChild2, // #1 = $Vn
/*53067*/         OPC_CheckChild2Type, MVT::v8i16,
/*53069*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53071*/         OPC_EmitInteger, MVT::i32, 14, 
/*53074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 312:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53088*/       /*SwitchType*/ 24, MVT::v4i32,// ->53114
/*53090*/         OPC_CheckChild1Type, MVT::v4i32,
/*53092*/         OPC_RecordChild2, // #1 = $Vn
/*53093*/         OPC_CheckChild2Type, MVT::v4i32,
/*53095*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53097*/         OPC_EmitInteger, MVT::i32, 14, 
/*53100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53114*/       /*SwitchType*/ 24, MVT::v8i8,// ->53140
/*53116*/         OPC_CheckChild1Type, MVT::v8i8,
/*53118*/         OPC_RecordChild2, // #1 = $Vn
/*53119*/         OPC_CheckChild2Type, MVT::v8i8,
/*53121*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53123*/         OPC_EmitInteger, MVT::i32, 14, 
/*53126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 312:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53140*/       /*SwitchType*/ 24, MVT::v16i8,// ->53166
/*53142*/         OPC_CheckChild1Type, MVT::v16i8,
/*53144*/         OPC_RecordChild2, // #1 = $Vn
/*53145*/         OPC_CheckChild2Type, MVT::v16i8,
/*53147*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53149*/         OPC_EmitInteger, MVT::i32, 14, 
/*53152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 312:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53166*/       /*SwitchType*/ 24, MVT::v1i64,// ->53192
/*53168*/         OPC_CheckChild1Type, MVT::v1i64,
/*53170*/         OPC_RecordChild2, // #1 = $Vn
/*53171*/         OPC_CheckChild2Type, MVT::v1i64,
/*53173*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53175*/         OPC_EmitInteger, MVT::i32, 14, 
/*53178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 312:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53192*/       /*SwitchType*/ 24, MVT::v2i64,// ->53218
/*53194*/         OPC_CheckChild1Type, MVT::v2i64,
/*53196*/         OPC_RecordChild2, // #1 = $Vn
/*53197*/         OPC_CheckChild2Type, MVT::v2i64,
/*53199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53201*/         OPC_EmitInteger, MVT::i32, 14, 
/*53204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53218*/       0, // EndSwitchType
/*53219*/     /*Scope*/ 86|128,1/*214*/, /*->53435*/
/*53221*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*53224*/       OPC_RecordChild1, // #0 = $Vm
/*53225*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53252
/*53228*/         OPC_CheckChild1Type, MVT::v4i16,
/*53230*/         OPC_RecordChild2, // #1 = $Vn
/*53231*/         OPC_CheckChild2Type, MVT::v4i16,
/*53233*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53235*/         OPC_EmitInteger, MVT::i32, 14, 
/*53238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 314:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53252*/       /*SwitchType*/ 24, MVT::v2i32,// ->53278
/*53254*/         OPC_CheckChild1Type, MVT::v2i32,
/*53256*/         OPC_RecordChild2, // #1 = $Vn
/*53257*/         OPC_CheckChild2Type, MVT::v2i32,
/*53259*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53261*/         OPC_EmitInteger, MVT::i32, 14, 
/*53264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 314:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53278*/       /*SwitchType*/ 24, MVT::v8i16,// ->53304
/*53280*/         OPC_CheckChild1Type, MVT::v8i16,
/*53282*/         OPC_RecordChild2, // #1 = $Vn
/*53283*/         OPC_CheckChild2Type, MVT::v8i16,
/*53285*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53287*/         OPC_EmitInteger, MVT::i32, 14, 
/*53290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 314:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53304*/       /*SwitchType*/ 24, MVT::v4i32,// ->53330
/*53306*/         OPC_CheckChild1Type, MVT::v4i32,
/*53308*/         OPC_RecordChild2, // #1 = $Vn
/*53309*/         OPC_CheckChild2Type, MVT::v4i32,
/*53311*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53313*/         OPC_EmitInteger, MVT::i32, 14, 
/*53316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 314:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53330*/       /*SwitchType*/ 24, MVT::v8i8,// ->53356
/*53332*/         OPC_CheckChild1Type, MVT::v8i8,
/*53334*/         OPC_RecordChild2, // #1 = $Vn
/*53335*/         OPC_CheckChild2Type, MVT::v8i8,
/*53337*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53339*/         OPC_EmitInteger, MVT::i32, 14, 
/*53342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53356*/       /*SwitchType*/ 24, MVT::v16i8,// ->53382
/*53358*/         OPC_CheckChild1Type, MVT::v16i8,
/*53360*/         OPC_RecordChild2, // #1 = $Vn
/*53361*/         OPC_CheckChild2Type, MVT::v16i8,
/*53363*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53365*/         OPC_EmitInteger, MVT::i32, 14, 
/*53368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 314:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53382*/       /*SwitchType*/ 24, MVT::v1i64,// ->53408
/*53384*/         OPC_CheckChild1Type, MVT::v1i64,
/*53386*/         OPC_RecordChild2, // #1 = $Vn
/*53387*/         OPC_CheckChild2Type, MVT::v1i64,
/*53389*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53391*/         OPC_EmitInteger, MVT::i32, 14, 
/*53394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 314:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53408*/       /*SwitchType*/ 24, MVT::v2i64,// ->53434
/*53410*/         OPC_CheckChild1Type, MVT::v2i64,
/*53412*/         OPC_RecordChild2, // #1 = $Vn
/*53413*/         OPC_CheckChild2Type, MVT::v2i64,
/*53415*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53417*/         OPC_EmitInteger, MVT::i32, 14, 
/*53420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 314:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53434*/       0, // EndSwitchType
/*53435*/     /*Scope*/ 86|128,1/*214*/, /*->53651*/
/*53437*/       OPC_CheckChild0Integer, 51|128,2/*307*/, 
/*53440*/       OPC_RecordChild1, // #0 = $Vm
/*53441*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53468
/*53444*/         OPC_CheckChild1Type, MVT::v4i16,
/*53446*/         OPC_RecordChild2, // #1 = $Vn
/*53447*/         OPC_CheckChild2Type, MVT::v4i16,
/*53449*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53451*/         OPC_EmitInteger, MVT::i32, 14, 
/*53454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 307:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53468*/       /*SwitchType*/ 24, MVT::v2i32,// ->53494
/*53470*/         OPC_CheckChild1Type, MVT::v2i32,
/*53472*/         OPC_RecordChild2, // #1 = $Vn
/*53473*/         OPC_CheckChild2Type, MVT::v2i32,
/*53475*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53477*/         OPC_EmitInteger, MVT::i32, 14, 
/*53480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53483*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 307:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53494*/       /*SwitchType*/ 24, MVT::v8i16,// ->53520
/*53496*/         OPC_CheckChild1Type, MVT::v8i16,
/*53498*/         OPC_RecordChild2, // #1 = $Vn
/*53499*/         OPC_CheckChild2Type, MVT::v8i16,
/*53501*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53503*/         OPC_EmitInteger, MVT::i32, 14, 
/*53506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53509*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 307:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53520*/       /*SwitchType*/ 24, MVT::v4i32,// ->53546
/*53522*/         OPC_CheckChild1Type, MVT::v4i32,
/*53524*/         OPC_RecordChild2, // #1 = $Vn
/*53525*/         OPC_CheckChild2Type, MVT::v4i32,
/*53527*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53529*/         OPC_EmitInteger, MVT::i32, 14, 
/*53532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 307:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53546*/       /*SwitchType*/ 24, MVT::v8i8,// ->53572
/*53548*/         OPC_CheckChild1Type, MVT::v8i8,
/*53550*/         OPC_RecordChild2, // #1 = $Vn
/*53551*/         OPC_CheckChild2Type, MVT::v8i8,
/*53553*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53555*/         OPC_EmitInteger, MVT::i32, 14, 
/*53558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53561*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 307:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53572*/       /*SwitchType*/ 24, MVT::v16i8,// ->53598
/*53574*/         OPC_CheckChild1Type, MVT::v16i8,
/*53576*/         OPC_RecordChild2, // #1 = $Vn
/*53577*/         OPC_CheckChild2Type, MVT::v16i8,
/*53579*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53581*/         OPC_EmitInteger, MVT::i32, 14, 
/*53584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 307:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53598*/       /*SwitchType*/ 24, MVT::v1i64,// ->53624
/*53600*/         OPC_CheckChild1Type, MVT::v1i64,
/*53602*/         OPC_RecordChild2, // #1 = $Vn
/*53603*/         OPC_CheckChild2Type, MVT::v1i64,
/*53605*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53607*/         OPC_EmitInteger, MVT::i32, 14, 
/*53610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 307:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53624*/       /*SwitchType*/ 24, MVT::v2i64,// ->53650
/*53626*/         OPC_CheckChild1Type, MVT::v2i64,
/*53628*/         OPC_RecordChild2, // #1 = $Vn
/*53629*/         OPC_CheckChild2Type, MVT::v2i64,
/*53631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53633*/         OPC_EmitInteger, MVT::i32, 14, 
/*53636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 307:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53650*/       0, // EndSwitchType
/*53651*/     /*Scope*/ 86|128,1/*214*/, /*->53867*/
/*53653*/       OPC_CheckChild0Integer, 52|128,2/*308*/, 
/*53656*/       OPC_RecordChild1, // #0 = $Vm
/*53657*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53684
/*53660*/         OPC_CheckChild1Type, MVT::v4i16,
/*53662*/         OPC_RecordChild2, // #1 = $Vn
/*53663*/         OPC_CheckChild2Type, MVT::v4i16,
/*53665*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53667*/         OPC_EmitInteger, MVT::i32, 14, 
/*53670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53673*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 308:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53684*/       /*SwitchType*/ 24, MVT::v2i32,// ->53710
/*53686*/         OPC_CheckChild1Type, MVT::v2i32,
/*53688*/         OPC_RecordChild2, // #1 = $Vn
/*53689*/         OPC_CheckChild2Type, MVT::v2i32,
/*53691*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53693*/         OPC_EmitInteger, MVT::i32, 14, 
/*53696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 308:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53710*/       /*SwitchType*/ 24, MVT::v8i16,// ->53736
/*53712*/         OPC_CheckChild1Type, MVT::v8i16,
/*53714*/         OPC_RecordChild2, // #1 = $Vn
/*53715*/         OPC_CheckChild2Type, MVT::v8i16,
/*53717*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53719*/         OPC_EmitInteger, MVT::i32, 14, 
/*53722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53725*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 308:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53736*/       /*SwitchType*/ 24, MVT::v4i32,// ->53762
/*53738*/         OPC_CheckChild1Type, MVT::v4i32,
/*53740*/         OPC_RecordChild2, // #1 = $Vn
/*53741*/         OPC_CheckChild2Type, MVT::v4i32,
/*53743*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53745*/         OPC_EmitInteger, MVT::i32, 14, 
/*53748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 308:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53762*/       /*SwitchType*/ 24, MVT::v8i8,// ->53788
/*53764*/         OPC_CheckChild1Type, MVT::v8i8,
/*53766*/         OPC_RecordChild2, // #1 = $Vn
/*53767*/         OPC_CheckChild2Type, MVT::v8i8,
/*53769*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53771*/         OPC_EmitInteger, MVT::i32, 14, 
/*53774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 308:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53788*/       /*SwitchType*/ 24, MVT::v16i8,// ->53814
/*53790*/         OPC_CheckChild1Type, MVT::v16i8,
/*53792*/         OPC_RecordChild2, // #1 = $Vn
/*53793*/         OPC_CheckChild2Type, MVT::v16i8,
/*53795*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53797*/         OPC_EmitInteger, MVT::i32, 14, 
/*53800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 308:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53814*/       /*SwitchType*/ 24, MVT::v1i64,// ->53840
/*53816*/         OPC_CheckChild1Type, MVT::v1i64,
/*53818*/         OPC_RecordChild2, // #1 = $Vn
/*53819*/         OPC_CheckChild2Type, MVT::v1i64,
/*53821*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53823*/         OPC_EmitInteger, MVT::i32, 14, 
/*53826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 308:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53840*/       /*SwitchType*/ 24, MVT::v2i64,// ->53866
/*53842*/         OPC_CheckChild1Type, MVT::v2i64,
/*53844*/         OPC_RecordChild2, // #1 = $Vn
/*53845*/         OPC_CheckChild2Type, MVT::v2i64,
/*53847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53849*/         OPC_EmitInteger, MVT::i32, 14, 
/*53852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 308:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53866*/       0, // EndSwitchType
/*53867*/     /*Scope*/ 10|128,1/*138*/, /*->54007*/
/*53869*/       OPC_CheckChild0Integer, 117|128,1/*245*/, 
/*53872*/       OPC_RecordChild1, // #0 = $Vm
/*53873*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->53896
/*53876*/         OPC_CheckChild1Type, MVT::v8i8,
/*53878*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53880*/         OPC_EmitInteger, MVT::i32, 14, 
/*53883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 245:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*53896*/       /*SwitchType*/ 20, MVT::v4i16,// ->53918
/*53898*/         OPC_CheckChild1Type, MVT::v4i16,
/*53900*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53902*/         OPC_EmitInteger, MVT::i32, 14, 
/*53905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 245:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*53918*/       /*SwitchType*/ 20, MVT::v2i32,// ->53940
/*53920*/         OPC_CheckChild1Type, MVT::v2i32,
/*53922*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53924*/         OPC_EmitInteger, MVT::i32, 14, 
/*53927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53930*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 245:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*53940*/       /*SwitchType*/ 20, MVT::v16i8,// ->53962
/*53942*/         OPC_CheckChild1Type, MVT::v16i8,
/*53944*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53946*/         OPC_EmitInteger, MVT::i32, 14, 
/*53949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 245:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*53962*/       /*SwitchType*/ 20, MVT::v8i16,// ->53984
/*53964*/         OPC_CheckChild1Type, MVT::v8i16,
/*53966*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53968*/         OPC_EmitInteger, MVT::i32, 14, 
/*53971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53974*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 245:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*53984*/       /*SwitchType*/ 20, MVT::v4i32,// ->54006
/*53986*/         OPC_CheckChild1Type, MVT::v4i32,
/*53988*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53990*/         OPC_EmitInteger, MVT::i32, 14, 
/*53993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 245:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54006*/       0, // EndSwitchType
/*54007*/     /*Scope*/ 10|128,1/*138*/, /*->54147*/
/*54009*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*54012*/       OPC_RecordChild1, // #0 = $Vm
/*54013*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54036
/*54016*/         OPC_CheckChild1Type, MVT::v8i8,
/*54018*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54020*/         OPC_EmitInteger, MVT::i32, 14, 
/*54023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 294:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54036*/       /*SwitchType*/ 20, MVT::v4i16,// ->54058
/*54038*/         OPC_CheckChild1Type, MVT::v4i16,
/*54040*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54042*/         OPC_EmitInteger, MVT::i32, 14, 
/*54045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54058*/       /*SwitchType*/ 20, MVT::v2i32,// ->54080
/*54060*/         OPC_CheckChild1Type, MVT::v2i32,
/*54062*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54064*/         OPC_EmitInteger, MVT::i32, 14, 
/*54067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54080*/       /*SwitchType*/ 20, MVT::v16i8,// ->54102
/*54082*/         OPC_CheckChild1Type, MVT::v16i8,
/*54084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54086*/         OPC_EmitInteger, MVT::i32, 14, 
/*54089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 294:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54102*/       /*SwitchType*/ 20, MVT::v8i16,// ->54124
/*54104*/         OPC_CheckChild1Type, MVT::v8i16,
/*54106*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54108*/         OPC_EmitInteger, MVT::i32, 14, 
/*54111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54124*/       /*SwitchType*/ 20, MVT::v4i32,// ->54146
/*54126*/         OPC_CheckChild1Type, MVT::v4i32,
/*54128*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54130*/         OPC_EmitInteger, MVT::i32, 14, 
/*54133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54146*/       0, // EndSwitchType
/*54147*/     /*Scope*/ 10|128,1/*138*/, /*->54287*/
/*54149*/       OPC_CheckChild0Integer, 46|128,2/*302*/, 
/*54152*/       OPC_RecordChild1, // #0 = $Vm
/*54153*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54176
/*54156*/         OPC_CheckChild1Type, MVT::v8i8,
/*54158*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54160*/         OPC_EmitInteger, MVT::i32, 14, 
/*54163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54166*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 302:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54176*/       /*SwitchType*/ 20, MVT::v4i16,// ->54198
/*54178*/         OPC_CheckChild1Type, MVT::v4i16,
/*54180*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54182*/         OPC_EmitInteger, MVT::i32, 14, 
/*54185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 302:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54198*/       /*SwitchType*/ 20, MVT::v2i32,// ->54220
/*54200*/         OPC_CheckChild1Type, MVT::v2i32,
/*54202*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54204*/         OPC_EmitInteger, MVT::i32, 14, 
/*54207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 302:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*54220*/       /*SwitchType*/ 20, MVT::v16i8,// ->54242
/*54222*/         OPC_CheckChild1Type, MVT::v16i8,
/*54224*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54226*/         OPC_EmitInteger, MVT::i32, 14, 
/*54229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 302:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*54242*/       /*SwitchType*/ 20, MVT::v8i16,// ->54264
/*54244*/         OPC_CheckChild1Type, MVT::v8i16,
/*54246*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54248*/         OPC_EmitInteger, MVT::i32, 14, 
/*54251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 302:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*54264*/       /*SwitchType*/ 20, MVT::v4i32,// ->54286
/*54266*/         OPC_CheckChild1Type, MVT::v4i32,
/*54268*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54270*/         OPC_EmitInteger, MVT::i32, 14, 
/*54273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 302:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*54286*/       0, // EndSwitchType
/*54287*/     /*Scope*/ 10|128,1/*138*/, /*->54427*/
/*54289*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*54292*/       OPC_RecordChild1, // #0 = $Vm
/*54293*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54316
/*54296*/         OPC_CheckChild1Type, MVT::v8i8,
/*54298*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54300*/         OPC_EmitInteger, MVT::i32, 14, 
/*54303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 249:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*54316*/       /*SwitchType*/ 20, MVT::v4i16,// ->54338
/*54318*/         OPC_CheckChild1Type, MVT::v4i16,
/*54320*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54322*/         OPC_EmitInteger, MVT::i32, 14, 
/*54325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 249:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*54338*/       /*SwitchType*/ 20, MVT::v2i32,// ->54360
/*54340*/         OPC_CheckChild1Type, MVT::v2i32,
/*54342*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54344*/         OPC_EmitInteger, MVT::i32, 14, 
/*54347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 249:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*54360*/       /*SwitchType*/ 20, MVT::v16i8,// ->54382
/*54362*/         OPC_CheckChild1Type, MVT::v16i8,
/*54364*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54366*/         OPC_EmitInteger, MVT::i32, 14, 
/*54369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 249:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*54382*/       /*SwitchType*/ 20, MVT::v8i16,// ->54404
/*54384*/         OPC_CheckChild1Type, MVT::v8i16,
/*54386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54388*/         OPC_EmitInteger, MVT::i32, 14, 
/*54391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 249:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*54404*/       /*SwitchType*/ 20, MVT::v4i32,// ->54426
/*54406*/         OPC_CheckChild1Type, MVT::v4i32,
/*54408*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54410*/         OPC_EmitInteger, MVT::i32, 14, 
/*54413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*54426*/       0, // EndSwitchType
/*54427*/     /*Scope*/ 72, /*->54500*/
/*54428*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*54431*/       OPC_RecordChild1, // #0 = $Vm
/*54432*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->54455
/*54435*/         OPC_CheckChild1Type, MVT::v8i16,
/*54437*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54439*/         OPC_EmitInteger, MVT::i32, 14, 
/*54442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54445*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*54455*/       /*SwitchType*/ 20, MVT::v4i16,// ->54477
/*54457*/         OPC_CheckChild1Type, MVT::v4i32,
/*54459*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54461*/         OPC_EmitInteger, MVT::i32, 14, 
/*54464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*54477*/       /*SwitchType*/ 20, MVT::v2i32,// ->54499
/*54479*/         OPC_CheckChild1Type, MVT::v2i64,
/*54481*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54483*/         OPC_EmitInteger, MVT::i32, 14, 
/*54486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*54499*/       0, // EndSwitchType
/*54500*/     /*Scope*/ 72, /*->54573*/
/*54501*/       OPC_CheckChild0Integer, 45|128,2/*301*/, 
/*54504*/       OPC_RecordChild1, // #0 = $Vm
/*54505*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->54528
/*54508*/         OPC_CheckChild1Type, MVT::v8i16,
/*54510*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54512*/         OPC_EmitInteger, MVT::i32, 14, 
/*54515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 301:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*54528*/       /*SwitchType*/ 20, MVT::v4i16,// ->54550
/*54530*/         OPC_CheckChild1Type, MVT::v4i32,
/*54532*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54534*/         OPC_EmitInteger, MVT::i32, 14, 
/*54537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 301:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*54550*/       /*SwitchType*/ 20, MVT::v2i32,// ->54572
/*54552*/         OPC_CheckChild1Type, MVT::v2i64,
/*54554*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54556*/         OPC_EmitInteger, MVT::i32, 14, 
/*54559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 301:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*54572*/       0, // EndSwitchType
/*54573*/     /*Scope*/ 72, /*->54646*/
/*54574*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*54577*/       OPC_RecordChild1, // #0 = $Vm
/*54578*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->54601
/*54581*/         OPC_CheckChild1Type, MVT::v8i16,
/*54583*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54585*/         OPC_EmitInteger, MVT::i32, 14, 
/*54588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54591*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 300:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*54601*/       /*SwitchType*/ 20, MVT::v4i16,// ->54623
/*54603*/         OPC_CheckChild1Type, MVT::v4i32,
/*54605*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54607*/         OPC_EmitInteger, MVT::i32, 14, 
/*54610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54613*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 300:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*54623*/       /*SwitchType*/ 20, MVT::v2i32,// ->54645
/*54625*/         OPC_CheckChild1Type, MVT::v2i64,
/*54627*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54629*/         OPC_EmitInteger, MVT::i32, 14, 
/*54632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 300:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*54645*/       0, // EndSwitchType
/*54646*/     /*Scope*/ 34, /*->54681*/
/*54647*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*54650*/       OPC_RecordChild1, // #0 = $Vm
/*54651*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54666
/*54654*/         OPC_CheckChild1Type, MVT::v2f32,
/*54656*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54658*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 250:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*54666*/       /*SwitchType*/ 12, MVT::v4i32,// ->54680
/*54668*/         OPC_CheckChild1Type, MVT::v4f32,
/*54670*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54672*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*54680*/       0, // EndSwitchType
/*54681*/     /*Scope*/ 34, /*->54716*/
/*54682*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*54685*/       OPC_RecordChild1, // #0 = $Vm
/*54686*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54701
/*54689*/         OPC_CheckChild1Type, MVT::v2f32,
/*54691*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 251:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*54701*/       /*SwitchType*/ 12, MVT::v4i32,// ->54715
/*54703*/         OPC_CheckChild1Type, MVT::v4f32,
/*54705*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54707*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 251:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*54715*/       0, // EndSwitchType
/*54716*/     /*Scope*/ 34, /*->54751*/
/*54717*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*54720*/       OPC_RecordChild1, // #0 = $Vm
/*54721*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54736
/*54724*/         OPC_CheckChild1Type, MVT::v2f32,
/*54726*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54728*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*54736*/       /*SwitchType*/ 12, MVT::v4i32,// ->54750
/*54738*/         OPC_CheckChild1Type, MVT::v4f32,
/*54740*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*54750*/       0, // EndSwitchType
/*54751*/     /*Scope*/ 34, /*->54786*/
/*54752*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*54755*/       OPC_RecordChild1, // #0 = $Vm
/*54756*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54771
/*54759*/         OPC_CheckChild1Type, MVT::v2f32,
/*54761*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54763*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*54771*/       /*SwitchType*/ 12, MVT::v4i32,// ->54785
/*54773*/         OPC_CheckChild1Type, MVT::v4f32,
/*54775*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*54785*/       0, // EndSwitchType
/*54786*/     /*Scope*/ 34, /*->54821*/
/*54787*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*54790*/       OPC_RecordChild1, // #0 = $Vm
/*54791*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54806
/*54794*/         OPC_CheckChild1Type, MVT::v2f32,
/*54796*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*54806*/       /*SwitchType*/ 12, MVT::v4i32,// ->54820
/*54808*/         OPC_CheckChild1Type, MVT::v4f32,
/*54810*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*54820*/       0, // EndSwitchType
/*54821*/     /*Scope*/ 34, /*->54856*/
/*54822*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*54825*/       OPC_RecordChild1, // #0 = $Vm
/*54826*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54841
/*54829*/         OPC_CheckChild1Type, MVT::v2f32,
/*54831*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*54841*/       /*SwitchType*/ 12, MVT::v4i32,// ->54855
/*54843*/         OPC_CheckChild1Type, MVT::v4f32,
/*54845*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*54855*/       0, // EndSwitchType
/*54856*/     /*Scope*/ 34, /*->54891*/
/*54857*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*54860*/       OPC_RecordChild1, // #0 = $Vm
/*54861*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54876
/*54864*/         OPC_CheckChild1Type, MVT::v2f32,
/*54866*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*54876*/       /*SwitchType*/ 12, MVT::v4i32,// ->54890
/*54878*/         OPC_CheckChild1Type, MVT::v4f32,
/*54880*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*54890*/       0, // EndSwitchType
/*54891*/     /*Scope*/ 34, /*->54926*/
/*54892*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*54895*/       OPC_RecordChild1, // #0 = $Vm
/*54896*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->54911
/*54899*/         OPC_CheckChild1Type, MVT::v2f32,
/*54901*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*54911*/       /*SwitchType*/ 12, MVT::v4i32,// ->54925
/*54913*/         OPC_CheckChild1Type, MVT::v4f32,
/*54915*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*54917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*54925*/       0, // EndSwitchType
/*54926*/     /*Scope*/ 22, /*->54949*/
/*54927*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*54930*/       OPC_RecordChild1, // #0 = $Vm
/*54931*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*54933*/       OPC_EmitInteger, MVT::i32, 14, 
/*54936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 254:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*54949*/     /*Scope*/ 24, /*->54974*/
/*54950*/       OPC_CheckChild0Integer, 88|128,2/*344*/, 
/*54953*/       OPC_RecordChild1, // #0 = $Vn
/*54954*/       OPC_RecordChild2, // #1 = $Vm
/*54955*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54957*/       OPC_EmitInteger, MVT::i32, 14, 
/*54960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 344:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*54974*/     /*Scope*/ 26, /*->55001*/
/*54975*/       OPC_CheckChild0Integer, 92|128,2/*348*/, 
/*54978*/       OPC_RecordChild1, // #0 = $orig
/*54979*/       OPC_RecordChild2, // #1 = $Vn
/*54980*/       OPC_RecordChild3, // #2 = $Vm
/*54981*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54983*/       OPC_EmitInteger, MVT::i32, 14, 
/*54986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 348:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55001*/     /*Scope*/ 16, /*->55018*/
/*55002*/       OPC_CheckChild0Integer, 101|128,1/*229*/, 
/*55005*/       OPC_RecordChild1, // #0 = $src
/*55006*/       OPC_RecordChild2, // #1 = $Vm
/*55007*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55009*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 229:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55018*/     /*Scope*/ 16, /*->55035*/
/*55019*/       OPC_CheckChild0Integer, 102|128,1/*230*/, 
/*55022*/       OPC_RecordChild1, // #0 = $src
/*55023*/       OPC_RecordChild2, // #1 = $Vm
/*55024*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 230:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55035*/     /*Scope*/ 14, /*->55050*/
/*55036*/       OPC_CheckChild0Integer, 103|128,1/*231*/, 
/*55039*/       OPC_RecordChild1, // #0 = $Vm
/*55040*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 231:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*55050*/     /*Scope*/ 14, /*->55065*/
/*55051*/       OPC_CheckChild0Integer, 104|128,1/*232*/, 
/*55054*/       OPC_RecordChild1, // #0 = $Vm
/*55055*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 232:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*55065*/     /*Scope*/ 16, /*->55082*/
/*55066*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*55069*/       OPC_RecordChild1, // #0 = $src
/*55070*/       OPC_RecordChild2, // #1 = $Vm
/*55071*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55073*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55082*/     /*Scope*/ 16, /*->55099*/
/*55083*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*55086*/       OPC_RecordChild1, // #0 = $src
/*55087*/       OPC_RecordChild2, // #1 = $Vm
/*55088*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55099*/     /*Scope*/ 18, /*->55118*/
/*55100*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*55103*/       OPC_RecordChild1, // #0 = $src
/*55104*/       OPC_RecordChild2, // #1 = $Vn
/*55105*/       OPC_RecordChild3, // #2 = $Vm
/*55106*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55108*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55118*/     /*Scope*/ 18, /*->55137*/
/*55119*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*55122*/       OPC_RecordChild1, // #0 = $src
/*55123*/       OPC_RecordChild2, // #1 = $Vn
/*55124*/       OPC_RecordChild3, // #2 = $Vm
/*55125*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55137*/     /*Scope*/ 18, /*->55156*/
/*55138*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*55141*/       OPC_RecordChild1, // #0 = $src
/*55142*/       OPC_RecordChild2, // #1 = $Vn
/*55143*/       OPC_RecordChild3, // #2 = $Vm
/*55144*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55156*/     /*Scope*/ 18, /*->55175*/
/*55157*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*55160*/       OPC_RecordChild1, // #0 = $src
/*55161*/       OPC_RecordChild2, // #1 = $Vn
/*55162*/       OPC_RecordChild3, // #2 = $Vm
/*55163*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55175*/     /*Scope*/ 44, /*->55220*/
/*55176*/       OPC_CheckChild0Integer, 105|128,1/*233*/, 
/*55179*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55180*/       OPC_RecordChild2, // #1 = $hash_e
/*55181*/       OPC_RecordChild3, // #2 = $wk
/*55182*/       OPC_EmitInteger, MVT::i64, 0, 
/*55185*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55188*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55197*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55200*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 233:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55220*/     /*Scope*/ 44, /*->55265*/
/*55221*/       OPC_CheckChild0Integer, 107|128,1/*235*/, 
/*55224*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55225*/       OPC_RecordChild2, // #1 = $hash_e
/*55226*/       OPC_RecordChild3, // #2 = $wk
/*55227*/       OPC_EmitInteger, MVT::i64, 0, 
/*55230*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55233*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55242*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55245*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55255*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 235:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55265*/     /*Scope*/ 44, /*->55310*/
/*55266*/       OPC_CheckChild0Integer, 108|128,1/*236*/, 
/*55269*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55270*/       OPC_RecordChild2, // #1 = $hash_e
/*55271*/       OPC_RecordChild3, // #2 = $wk
/*55272*/       OPC_EmitInteger, MVT::i64, 0, 
/*55275*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55278*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55287*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55290*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 236:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55310*/     /*Scope*/ 72, /*->55383*/
/*55311*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*55314*/       OPC_RecordChild1, // #0 = $Vm
/*55315*/       OPC_Scope, 32, /*->55349*/ // 2 children in Scope
/*55317*/         OPC_CheckChild1Type, MVT::v2i32,
/*55319*/         OPC_RecordChild2, // #1 = $SIMM
/*55320*/         OPC_MoveChild, 2,
/*55322*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55325*/         OPC_MoveParent,
/*55326*/         OPC_CheckType, MVT::v2f32,
/*55328*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55330*/         OPC_EmitConvertToTarget, 1,
/*55332*/         OPC_EmitInteger, MVT::i32, 14, 
/*55335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 255:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55349*/       /*Scope*/ 32, /*->55382*/
/*55350*/         OPC_CheckChild1Type, MVT::v4i32,
/*55352*/         OPC_RecordChild2, // #1 = $SIMM
/*55353*/         OPC_MoveChild, 2,
/*55355*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55358*/         OPC_MoveParent,
/*55359*/         OPC_CheckType, MVT::v4f32,
/*55361*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55363*/         OPC_EmitConvertToTarget, 1,
/*55365*/         OPC_EmitInteger, MVT::i32, 14, 
/*55368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 255:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55382*/       0, /*End of Scope*/
/*55383*/     /*Scope*/ 72, /*->55456*/
/*55384*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*55387*/       OPC_RecordChild1, // #0 = $Vm
/*55388*/       OPC_Scope, 32, /*->55422*/ // 2 children in Scope
/*55390*/         OPC_CheckChild1Type, MVT::v2i32,
/*55392*/         OPC_RecordChild2, // #1 = $SIMM
/*55393*/         OPC_MoveChild, 2,
/*55395*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55398*/         OPC_MoveParent,
/*55399*/         OPC_CheckType, MVT::v2f32,
/*55401*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55403*/         OPC_EmitConvertToTarget, 1,
/*55405*/         OPC_EmitInteger, MVT::i32, 14, 
/*55408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 256:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55422*/       /*Scope*/ 32, /*->55455*/
/*55423*/         OPC_CheckChild1Type, MVT::v4i32,
/*55425*/         OPC_RecordChild2, // #1 = $SIMM
/*55426*/         OPC_MoveChild, 2,
/*55428*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55431*/         OPC_MoveParent,
/*55432*/         OPC_CheckType, MVT::v4f32,
/*55434*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55436*/         OPC_EmitConvertToTarget, 1,
/*55438*/         OPC_EmitInteger, MVT::i32, 14, 
/*55441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 256:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55455*/       0, /*End of Scope*/
/*55456*/     /*Scope*/ 58, /*->55515*/
/*55457*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*55460*/       OPC_RecordChild1, // #0 = $Vn
/*55461*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->55488
/*55464*/         OPC_CheckChild1Type, MVT::v2f32,
/*55466*/         OPC_RecordChild2, // #1 = $Vm
/*55467*/         OPC_CheckChild2Type, MVT::v2f32,
/*55469*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55471*/         OPC_EmitInteger, MVT::i32, 14, 
/*55474*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55477*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 243:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55488*/       /*SwitchType*/ 24, MVT::v4f32,// ->55514
/*55490*/         OPC_CheckChild1Type, MVT::v4f32,
/*55492*/         OPC_RecordChild2, // #1 = $Vm
/*55493*/         OPC_CheckChild2Type, MVT::v4f32,
/*55495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55497*/         OPC_EmitInteger, MVT::i32, 14, 
/*55500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 243:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55514*/       0, // EndSwitchType
/*55515*/     /*Scope*/ 58, /*->55574*/
/*55516*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*55519*/       OPC_RecordChild1, // #0 = $Vn
/*55520*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->55547
/*55523*/         OPC_CheckChild1Type, MVT::v2f32,
/*55525*/         OPC_RecordChild2, // #1 = $Vm
/*55526*/         OPC_CheckChild2Type, MVT::v2f32,
/*55528*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55530*/         OPC_EmitInteger, MVT::i32, 14, 
/*55533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 319:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55547*/       /*SwitchType*/ 24, MVT::v4f32,// ->55573
/*55549*/         OPC_CheckChild1Type, MVT::v4f32,
/*55551*/         OPC_RecordChild2, // #1 = $Vm
/*55552*/         OPC_CheckChild2Type, MVT::v4f32,
/*55554*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55556*/         OPC_EmitInteger, MVT::i32, 14, 
/*55559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 319:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55573*/       0, // EndSwitchType
/*55574*/     /*Scope*/ 58, /*->55633*/
/*55575*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*55578*/       OPC_RecordChild1, // #0 = $Vn
/*55579*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->55606
/*55582*/         OPC_CheckChild1Type, MVT::v2f32,
/*55584*/         OPC_RecordChild2, // #1 = $Vm
/*55585*/         OPC_CheckChild2Type, MVT::v2f32,
/*55587*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55589*/         OPC_EmitInteger, MVT::i32, 14, 
/*55592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55595*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 332:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55606*/       /*SwitchType*/ 24, MVT::v4f32,// ->55632
/*55608*/         OPC_CheckChild1Type, MVT::v4f32,
/*55610*/         OPC_RecordChild2, // #1 = $Vm
/*55611*/         OPC_CheckChild2Type, MVT::v4f32,
/*55613*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55615*/         OPC_EmitInteger, MVT::i32, 14, 
/*55618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 332:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55632*/       0, // EndSwitchType
/*55633*/     /*Scope*/ 22, /*->55656*/
/*55634*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*55637*/       OPC_RecordChild1, // #0 = $Vm
/*55638*/       OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*55640*/       OPC_EmitInteger, MVT::i32, 14, 
/*55643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 257:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*55656*/     /*Scope*/ 34, /*->55691*/
/*55657*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*55660*/       OPC_RecordChild1, // #0 = $Vm
/*55661*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->55676
/*55664*/         OPC_CheckChild1Type, MVT::v2f32,
/*55666*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 324:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*55676*/       /*SwitchType*/ 12, MVT::v4f32,// ->55690
/*55678*/         OPC_CheckChild1Type, MVT::v4f32,
/*55680*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 324:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*55690*/       0, // EndSwitchType
/*55691*/     /*Scope*/ 34, /*->55726*/
/*55692*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*55695*/       OPC_RecordChild1, // #0 = $Vm
/*55696*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->55711
/*55699*/         OPC_CheckChild1Type, MVT::v2f32,
/*55701*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 326:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*55711*/       /*SwitchType*/ 12, MVT::v4f32,// ->55725
/*55713*/         OPC_CheckChild1Type, MVT::v4f32,
/*55715*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 326:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*55725*/       0, // EndSwitchType
/*55726*/     /*Scope*/ 34, /*->55761*/
/*55727*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*55730*/       OPC_RecordChild1, // #0 = $Vm
/*55731*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->55746
/*55734*/         OPC_CheckChild1Type, MVT::v2f32,
/*55736*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 322:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*55746*/       /*SwitchType*/ 12, MVT::v4f32,// ->55760
/*55748*/         OPC_CheckChild1Type, MVT::v4f32,
/*55750*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 322:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*55760*/       0, // EndSwitchType
/*55761*/     /*Scope*/ 34, /*->55796*/
/*55762*/       OPC_CheckChild0Integer, 71|128,2/*327*/, 
/*55765*/       OPC_RecordChild1, // #0 = $Vm
/*55766*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->55781
/*55769*/         OPC_CheckChild1Type, MVT::v2f32,
/*55771*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 327:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*55781*/       /*SwitchType*/ 12, MVT::v4f32,// ->55795
/*55783*/         OPC_CheckChild1Type, MVT::v4f32,
/*55785*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 327:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*55795*/       0, // EndSwitchType
/*55796*/     /*Scope*/ 34, /*->55831*/
/*55797*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*55800*/       OPC_RecordChild1, // #0 = $Vm
/*55801*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->55816
/*55804*/         OPC_CheckChild1Type, MVT::v2f32,
/*55806*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 323:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*55816*/       /*SwitchType*/ 12, MVT::v4f32,// ->55830
/*55818*/         OPC_CheckChild1Type, MVT::v4f32,
/*55820*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 323:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*55830*/       0, // EndSwitchType
/*55831*/     /*Scope*/ 34, /*->55866*/
/*55832*/       OPC_CheckChild0Integer, 69|128,2/*325*/, 
/*55835*/       OPC_RecordChild1, // #0 = $Vm
/*55836*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->55851
/*55839*/         OPC_CheckChild1Type, MVT::v2f32,
/*55841*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 325:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*55851*/       /*SwitchType*/ 12, MVT::v4f32,// ->55865
/*55853*/         OPC_CheckChild1Type, MVT::v4f32,
/*55855*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55857*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 325:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*55865*/       0, // EndSwitchType
/*55866*/     0, /*End of Scope*/
/*55867*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->56158
/*55871*/     OPC_Scope, 6|128,1/*134*/, /*->56008*/ // 2 children in Scope
/*55874*/       OPC_MoveChild, 0,
/*55876*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*55879*/       OPC_RecordChild0, // #0 = $Rm
/*55880*/       OPC_RecordChild1, // #1 = $rot
/*55881*/       OPC_MoveChild, 1,
/*55883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55886*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*55888*/       OPC_CheckType, MVT::i32,
/*55890*/       OPC_MoveParent,
/*55891*/       OPC_MoveParent,
/*55892*/       OPC_MoveChild, 1,
/*55894*/       OPC_Scope, 55, /*->55951*/ // 2 children in Scope
/*55896*/         OPC_CheckValueType, MVT::i8,
/*55898*/         OPC_MoveParent,
/*55899*/         OPC_Scope, 24, /*->55925*/ // 2 children in Scope
/*55901*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55903*/           OPC_EmitConvertToTarget, 1,
/*55905*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55908*/           OPC_EmitInteger, MVT::i32, 14, 
/*55911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55914*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55925*/         /*Scope*/ 24, /*->55950*/
/*55926*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55928*/           OPC_EmitConvertToTarget, 1,
/*55930*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55933*/           OPC_EmitInteger, MVT::i32, 14, 
/*55936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55939*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55950*/         0, /*End of Scope*/
/*55951*/       /*Scope*/ 55, /*->56007*/
/*55952*/         OPC_CheckValueType, MVT::i16,
/*55954*/         OPC_MoveParent,
/*55955*/         OPC_Scope, 24, /*->55981*/ // 2 children in Scope
/*55957*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*55959*/           OPC_EmitConvertToTarget, 1,
/*55961*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55964*/           OPC_EmitInteger, MVT::i32, 14, 
/*55967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55970*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*55981*/         /*Scope*/ 24, /*->56006*/
/*55982*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*55984*/           OPC_EmitConvertToTarget, 1,
/*55986*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*55989*/           OPC_EmitInteger, MVT::i32, 14, 
/*55992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56006*/         0, /*End of Scope*/
/*56007*/       0, /*End of Scope*/
/*56008*/     /*Scope*/ 19|128,1/*147*/, /*->56157*/
/*56010*/       OPC_RecordChild0, // #0 = $Src
/*56011*/       OPC_MoveChild, 1,
/*56013*/       OPC_Scope, 70, /*->56085*/ // 2 children in Scope
/*56015*/         OPC_CheckValueType, MVT::i8,
/*56017*/         OPC_MoveParent,
/*56018*/         OPC_Scope, 22, /*->56042*/ // 3 children in Scope
/*56020*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56022*/           OPC_EmitInteger, MVT::i32, 0, 
/*56025*/           OPC_EmitInteger, MVT::i32, 14, 
/*56028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56031*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*56042*/         /*Scope*/ 18, /*->56061*/
/*56043*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*56045*/           OPC_EmitInteger, MVT::i32, 14, 
/*56048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56051*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*56061*/         /*Scope*/ 22, /*->56084*/
/*56062*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56064*/           OPC_EmitInteger, MVT::i32, 0, 
/*56067*/           OPC_EmitInteger, MVT::i32, 14, 
/*56070*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56073*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*56084*/         0, /*End of Scope*/
/*56085*/       /*Scope*/ 70, /*->56156*/
/*56086*/         OPC_CheckValueType, MVT::i16,
/*56088*/         OPC_MoveParent,
/*56089*/         OPC_Scope, 22, /*->56113*/ // 3 children in Scope
/*56091*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56093*/           OPC_EmitInteger, MVT::i32, 0, 
/*56096*/           OPC_EmitInteger, MVT::i32, 14, 
/*56099*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56102*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*56113*/         /*Scope*/ 18, /*->56132*/
/*56114*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*56116*/           OPC_EmitInteger, MVT::i32, 14, 
/*56119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56122*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*56132*/         /*Scope*/ 22, /*->56155*/
/*56133*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56135*/           OPC_EmitInteger, MVT::i32, 0, 
/*56138*/           OPC_EmitInteger, MVT::i32, 14, 
/*56141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*56155*/         0, /*End of Scope*/
/*56156*/       0, /*End of Scope*/
/*56157*/     0, /*End of Scope*/
/*56158*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->56224
/*56161*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*56162*/     OPC_CaptureGlueInput,
/*56163*/     OPC_RecordChild1, // #1 = $amt1
/*56164*/     OPC_MoveChild, 1,
/*56166*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->56196
/*56170*/       OPC_MoveParent,
/*56171*/       OPC_RecordChild2, // #2 = $amt2
/*56172*/       OPC_MoveChild, 2,
/*56174*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56177*/       OPC_MoveParent,
/*56178*/       OPC_EmitMergeInputChains1_0,
/*56179*/       OPC_EmitInteger, MVT::i32, 14, 
/*56182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*56196*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->56223
/*56199*/       OPC_MoveParent,
/*56200*/       OPC_RecordChild2, // #2 = $amt2
/*56201*/       OPC_MoveChild, 2,
/*56203*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56206*/       OPC_MoveParent,
/*56207*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56209*/       OPC_EmitMergeInputChains1_0,
/*56210*/       OPC_EmitConvertToTarget, 1,
/*56212*/       OPC_EmitConvertToTarget, 2,
/*56214*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*56223*/     0, // EndSwitchOpcode
/*56224*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->56260
/*56227*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*56228*/     OPC_CaptureGlueInput,
/*56229*/     OPC_RecordChild1, // #1 = $dst
/*56230*/     OPC_RecordChild2, // #2 = $src
/*56231*/     OPC_RecordChild3, // #3 = $size
/*56232*/     OPC_MoveChild, 3,
/*56234*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56237*/     OPC_MoveParent,
/*56238*/     OPC_RecordChild4, // #4 = $alignment
/*56239*/     OPC_MoveChild, 4,
/*56241*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56244*/     OPC_MoveParent,
/*56245*/     OPC_EmitMergeInputChains1_0,
/*56246*/     OPC_EmitConvertToTarget, 3,
/*56248*/     OPC_EmitConvertToTarget, 4,
/*56250*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*56260*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->56322
/*56263*/     OPC_RecordChild0, // #0 = $src
/*56264*/     OPC_RecordChild1, // #1 = $Rn
/*56265*/     OPC_RecordChild2, // #2 = $imm
/*56266*/     OPC_MoveChild, 2,
/*56268*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56271*/     OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*56273*/     OPC_MoveParent,
/*56274*/     OPC_Scope, 22, /*->56298*/ // 2 children in Scope
/*56276*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*56278*/       OPC_EmitConvertToTarget, 2,
/*56280*/       OPC_EmitInteger, MVT::i32, 14, 
/*56283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*56298*/     /*Scope*/ 22, /*->56321*/
/*56299*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56301*/       OPC_EmitConvertToTarget, 2,
/*56303*/       OPC_EmitInteger, MVT::i32, 14, 
/*56306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*56321*/     0, /*End of Scope*/
/*56322*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->56495
/*56326*/     OPC_RecordChild0, // #0 = $lhs
/*56327*/     OPC_RecordChild1, // #1 = $rhs
/*56328*/     OPC_Scope, 9|128,1/*137*/, /*->56468*/ // 2 children in Scope
/*56331*/       OPC_MoveChild, 1,
/*56333*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56336*/       OPC_Scope, 30, /*->56368*/ // 4 children in Scope
/*56338*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*56340*/         OPC_MoveParent,
/*56341*/         OPC_CheckType, MVT::i32,
/*56343*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56345*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56348*/         OPC_EmitConvertToTarget, 1,
/*56350*/         OPC_EmitInteger, MVT::i32, 14, 
/*56353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56356*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*56368*/       /*Scope*/ 30, /*->56399*/
/*56369*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*56371*/         OPC_MoveParent,
/*56372*/         OPC_CheckType, MVT::i32,
/*56374*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56376*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56379*/         OPC_EmitConvertToTarget, 1,
/*56381*/         OPC_EmitInteger, MVT::i32, 14, 
/*56384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*56399*/       /*Scope*/ 33, /*->56433*/
/*56400*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*56402*/         OPC_MoveParent,
/*56403*/         OPC_CheckType, MVT::i32,
/*56405*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56407*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56410*/         OPC_EmitConvertToTarget, 1,
/*56412*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*56415*/         OPC_EmitInteger, MVT::i32, 14, 
/*56418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*56433*/       /*Scope*/ 33, /*->56467*/
/*56434*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*56436*/         OPC_MoveParent,
/*56437*/         OPC_CheckType, MVT::i32,
/*56439*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56441*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56444*/         OPC_EmitConvertToTarget, 1,
/*56446*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*56449*/         OPC_EmitInteger, MVT::i32, 14, 
/*56452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*56467*/       0, /*End of Scope*/
/*56468*/     /*Scope*/ 25, /*->56494*/
/*56469*/       OPC_CheckType, MVT::i32,
/*56471*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56473*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56476*/       OPC_EmitInteger, MVT::i32, 14, 
/*56479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*56494*/     0, /*End of Scope*/
/*56495*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->56557
/*56498*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*56499*/     OPC_CaptureGlueInput,
/*56500*/     OPC_RecordChild1, // #1 = $imm
/*56501*/     OPC_MoveChild, 1,
/*56503*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56506*/     OPC_Scope, 26, /*->56534*/ // 2 children in Scope
/*56508*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*56510*/       OPC_CheckType, MVT::i32,
/*56512*/       OPC_MoveParent,
/*56513*/       OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb2()) && (!Subtarget->isMClass())
/*56515*/       OPC_EmitMergeInputChains1_0,
/*56516*/       OPC_EmitConvertToTarget, 1,
/*56518*/       OPC_EmitInteger, MVT::i32, 14, 
/*56521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*56534*/     /*Scope*/ 21, /*->56556*/
/*56535*/       OPC_MoveParent,
/*56536*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56538*/       OPC_EmitMergeInputChains1_0,
/*56539*/       OPC_EmitConvertToTarget, 1,
/*56541*/       OPC_EmitInteger, MVT::i32, 14, 
/*56544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*56556*/     0, /*End of Scope*/
/*56557*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->56604
/*56560*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*56561*/     OPC_RecordChild1, // #1 = $amt
/*56562*/     OPC_MoveChild, 1,
/*56564*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->56586
/*56568*/       OPC_MoveParent,
/*56569*/       OPC_EmitMergeInputChains1_0,
/*56570*/       OPC_EmitInteger, MVT::i32, 14, 
/*56573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*56586*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->56603
/*56589*/       OPC_MoveParent,
/*56590*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56592*/       OPC_EmitMergeInputChains1_0,
/*56593*/       OPC_EmitConvertToTarget, 1,
/*56595*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*56603*/     0, // EndSwitchOpcode
/*56604*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->56730
/*56607*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*56608*/     OPC_CaptureGlueInput,
/*56609*/     OPC_RecordChild1, // #1 = $func
/*56610*/     OPC_Scope, 80, /*->56692*/ // 2 children in Scope
/*56612*/       OPC_MoveChild, 1,
/*56614*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->56653
/*56618*/         OPC_MoveParent,
/*56619*/         OPC_Scope, 11, /*->56632*/ // 2 children in Scope
/*56621*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56623*/           OPC_EmitMergeInputChains1_0,
/*56624*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*56632*/         /*Scope*/ 19, /*->56652*/
/*56633*/           OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*56635*/           OPC_EmitMergeInputChains1_0,
/*56636*/           OPC_EmitInteger, MVT::i32, 14, 
/*56639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56642*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*56652*/         0, /*End of Scope*/
/*56653*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->56691
/*56656*/         OPC_MoveParent,
/*56657*/         OPC_Scope, 11, /*->56670*/ // 2 children in Scope
/*56659*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56661*/           OPC_EmitMergeInputChains1_0,
/*56662*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*56670*/         /*Scope*/ 19, /*->56690*/
/*56671*/           OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass())
/*56673*/           OPC_EmitMergeInputChains1_0,
/*56674*/           OPC_EmitInteger, MVT::i32, 14, 
/*56677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*56690*/         0, /*End of Scope*/
/*56691*/       0, // EndSwitchOpcode
/*56692*/     /*Scope*/ 36, /*->56729*/
/*56693*/       OPC_CheckChild1Type, MVT::i32,
/*56695*/       OPC_Scope, 11, /*->56708*/ // 2 children in Scope
/*56697*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56699*/         OPC_EmitMergeInputChains1_0,
/*56700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*56708*/       /*Scope*/ 19, /*->56728*/
/*56709*/         OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56711*/         OPC_EmitMergeInputChains1_0,
/*56712*/         OPC_EmitInteger, MVT::i32, 14, 
/*56715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*56728*/       0, /*End of Scope*/
/*56729*/     0, /*End of Scope*/
/*56730*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->56786
/*56733*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*56734*/     OPC_CaptureGlueInput,
/*56735*/     OPC_RecordChild1, // #1 = $func
/*56736*/     OPC_Scope, 25, /*->56763*/ // 2 children in Scope
/*56738*/       OPC_MoveChild, 1,
/*56740*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*56743*/       OPC_MoveParent,
/*56744*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56746*/       OPC_EmitMergeInputChains1_0,
/*56747*/       OPC_EmitInteger, MVT::i32, 14, 
/*56750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*56763*/     /*Scope*/ 21, /*->56785*/
/*56764*/       OPC_CheckChild1Type, MVT::i32,
/*56766*/       OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*56768*/       OPC_EmitMergeInputChains1_0,
/*56769*/       OPC_EmitInteger, MVT::i32, 14, 
/*56772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*56785*/     0, /*End of Scope*/
/*56786*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->56870
/*56789*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*56790*/     OPC_CaptureGlueInput,
/*56791*/     OPC_RecordChild1, // #1 = $func
/*56792*/     OPC_Scope, 34, /*->56828*/ // 2 children in Scope
/*56794*/       OPC_MoveChild, 1,
/*56796*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->56812
/*56800*/         OPC_MoveParent,
/*56801*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56803*/         OPC_EmitMergeInputChains1_0,
/*56804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*56812*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->56827
/*56815*/         OPC_MoveParent,
/*56816*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56818*/         OPC_EmitMergeInputChains1_0,
/*56819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*56827*/       0, // EndSwitchOpcode
/*56828*/     /*Scope*/ 40, /*->56869*/
/*56829*/       OPC_CheckChild1Type, MVT::i32,
/*56831*/       OPC_Scope, 11, /*->56844*/ // 3 children in Scope
/*56833*/         OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*56835*/         OPC_EmitMergeInputChains1_0,
/*56836*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*56844*/       /*Scope*/ 11, /*->56856*/
/*56845*/         OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*56847*/         OPC_EmitMergeInputChains1_0,
/*56848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*56856*/       /*Scope*/ 11, /*->56868*/
/*56857*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56859*/         OPC_EmitMergeInputChains1_0,
/*56860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*56868*/       0, /*End of Scope*/
/*56869*/     0, /*End of Scope*/
/*56870*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->56995
/*56873*/     OPC_RecordChild0, // #0 = $src
/*56874*/     OPC_MoveChild, 0,
/*56876*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->56929
/*56880*/       OPC_MoveParent,
/*56881*/       OPC_CheckType, MVT::i32,
/*56883*/       OPC_Scope, 10, /*->56895*/ // 4 children in Scope
/*56885*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56887*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*56895*/       /*Scope*/ 10, /*->56906*/
/*56896*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*56898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56906*/       /*Scope*/ 10, /*->56917*/
/*56907*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*56909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*56917*/       /*Scope*/ 10, /*->56928*/
/*56918*/         OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*56920*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*56928*/       0, /*End of Scope*/
/*56929*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->56994
/*56932*/       OPC_MoveParent,
/*56933*/       OPC_CheckType, MVT::i32,
/*56935*/       OPC_Scope, 18, /*->56955*/ // 3 children in Scope
/*56937*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56939*/         OPC_EmitInteger, MVT::i32, 14, 
/*56942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*56955*/       /*Scope*/ 18, /*->56974*/
/*56956*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56958*/         OPC_EmitInteger, MVT::i32, 14, 
/*56961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*56974*/       /*Scope*/ 18, /*->56993*/
/*56975*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56977*/         OPC_EmitInteger, MVT::i32, 14, 
/*56980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*56993*/       0, /*End of Scope*/
/*56994*/     0, // EndSwitchOpcode
/*56995*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->57053
/*56998*/     OPC_RecordChild0, // #0 = $addr
/*56999*/     OPC_MoveChild, 0,
/*57001*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57004*/     OPC_MoveParent,
/*57005*/     OPC_CheckType, MVT::i32,
/*57007*/     OPC_Scope, 10, /*->57019*/ // 4 children in Scope
/*57009*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57019*/     /*Scope*/ 10, /*->57030*/
/*57020*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57030*/     /*Scope*/ 10, /*->57041*/
/*57031*/       OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57041*/     /*Scope*/ 10, /*->57052*/
/*57042*/       OPC_CheckPatternPredicate, 53, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57052*/     0, /*End of Scope*/
/*57053*/   /*SwitchOpcode*/ 68, TARGET_VAL(ARMISD::WrapperJT),// ->57124
/*57056*/     OPC_RecordChild0, // #0 = $dst
/*57057*/     OPC_MoveChild, 0,
/*57059*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57062*/     OPC_MoveParent,
/*57063*/     OPC_CheckType, MVT::i32,
/*57065*/     OPC_Scope, 18, /*->57085*/ // 3 children in Scope
/*57067*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57069*/       OPC_EmitInteger, MVT::i32, 14, 
/*57072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57075*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*57085*/     /*Scope*/ 18, /*->57104*/
/*57086*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57088*/       OPC_EmitInteger, MVT::i32, 14, 
/*57091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*57104*/     /*Scope*/ 18, /*->57123*/
/*57105*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57107*/       OPC_EmitInteger, MVT::i32, 14, 
/*57110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*57123*/     0, /*End of Scope*/
/*57124*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->57176
/*57127*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*57128*/     OPC_CaptureGlueInput,
/*57129*/     OPC_RecordChild1, // #1 = $dst
/*57130*/     OPC_Scope, 32, /*->57164*/ // 2 children in Scope
/*57132*/       OPC_MoveChild, 1,
/*57134*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->57149
/*57138*/         OPC_CheckType, MVT::i32,
/*57140*/         OPC_MoveParent,
/*57141*/         OPC_EmitMergeInputChains1_0,
/*57142*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57149*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->57163
/*57152*/         OPC_CheckType, MVT::i32,
/*57154*/         OPC_MoveParent,
/*57155*/         OPC_EmitMergeInputChains1_0,
/*57156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57163*/       0, // EndSwitchOpcode
/*57164*/     /*Scope*/ 10, /*->57175*/
/*57165*/       OPC_CheckChild1Type, MVT::i32,
/*57167*/       OPC_EmitMergeInputChains1_0,
/*57168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*57175*/     0, /*End of Scope*/
/*57176*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->57257
/*57179*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*57180*/     OPC_CaptureGlueInput,
/*57181*/     OPC_RecordChild1, // #1 = $func
/*57182*/     OPC_Scope, 50, /*->57234*/ // 2 children in Scope
/*57184*/       OPC_MoveChild, 1,
/*57186*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->57210
/*57190*/         OPC_MoveParent,
/*57191*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*57193*/         OPC_EmitMergeInputChains1_0,
/*57194*/         OPC_EmitInteger, MVT::i32, 14, 
/*57197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57210*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->57233
/*57213*/         OPC_MoveParent,
/*57214*/         OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*57216*/         OPC_EmitMergeInputChains1_0,
/*57217*/         OPC_EmitInteger, MVT::i32, 14, 
/*57220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57223*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57233*/       0, // EndSwitchOpcode
/*57234*/     /*Scope*/ 21, /*->57256*/
/*57235*/       OPC_CheckChild1Type, MVT::i32,
/*57237*/       OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57239*/       OPC_EmitMergeInputChains1_0,
/*57240*/       OPC_EmitInteger, MVT::i32, 14, 
/*57243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*57256*/     0, /*End of Scope*/
/*57257*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::BR2_JT),// ->57284
/*57260*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*57261*/     OPC_RecordChild1, // #1 = $target
/*57262*/     OPC_CheckChild1Type, MVT::i32,
/*57264*/     OPC_RecordChild2, // #2 = $index
/*57265*/     OPC_RecordChild3, // #3 = $jt
/*57266*/     OPC_MoveChild, 3,
/*57268*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57271*/     OPC_MoveParent,
/*57272*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57274*/     OPC_EmitMergeInputChains1_0,
/*57275*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*57284*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->57445
/*57288*/     OPC_RecordChild0, // #0 = $V
/*57289*/     OPC_Scope, 30, /*->57321*/ // 4 children in Scope
/*57291*/       OPC_CheckChild0Type, MVT::v8i8,
/*57293*/       OPC_RecordChild1, // #1 = $lane
/*57294*/       OPC_MoveChild, 1,
/*57296*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57299*/       OPC_MoveParent,
/*57300*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57302*/       OPC_EmitConvertToTarget, 1,
/*57304*/       OPC_EmitInteger, MVT::i32, 14, 
/*57307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57321*/     /*Scope*/ 30, /*->57352*/
/*57322*/       OPC_CheckChild0Type, MVT::v4i16,
/*57324*/       OPC_RecordChild1, // #1 = $lane
/*57325*/       OPC_MoveChild, 1,
/*57327*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57330*/       OPC_MoveParent,
/*57331*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57333*/       OPC_EmitConvertToTarget, 1,
/*57335*/       OPC_EmitInteger, MVT::i32, 14, 
/*57338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57352*/     /*Scope*/ 45, /*->57398*/
/*57353*/       OPC_CheckChild0Type, MVT::v16i8,
/*57355*/       OPC_RecordChild1, // #1 = $lane
/*57356*/       OPC_MoveChild, 1,
/*57358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57361*/       OPC_MoveParent,
/*57362*/       OPC_EmitConvertToTarget, 1,
/*57364*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*57367*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57376*/       OPC_EmitConvertToTarget, 1,
/*57378*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*57381*/       OPC_EmitInteger, MVT::i32, 14, 
/*57384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57398*/     /*Scope*/ 45, /*->57444*/
/*57399*/       OPC_CheckChild0Type, MVT::v8i16,
/*57401*/       OPC_RecordChild1, // #1 = $lane
/*57402*/       OPC_MoveChild, 1,
/*57404*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57407*/       OPC_MoveParent,
/*57408*/       OPC_EmitConvertToTarget, 1,
/*57410*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57413*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*57422*/       OPC_EmitConvertToTarget, 1,
/*57424*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*57427*/       OPC_EmitInteger, MVT::i32, 14, 
/*57430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57444*/     0, /*End of Scope*/
/*57445*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->57606
/*57449*/     OPC_RecordChild0, // #0 = $V
/*57450*/     OPC_Scope, 30, /*->57482*/ // 4 children in Scope
/*57452*/       OPC_CheckChild0Type, MVT::v8i8,
/*57454*/       OPC_RecordChild1, // #1 = $lane
/*57455*/       OPC_MoveChild, 1,
/*57457*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57460*/       OPC_MoveParent,
/*57461*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57463*/       OPC_EmitConvertToTarget, 1,
/*57465*/       OPC_EmitInteger, MVT::i32, 14, 
/*57468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57482*/     /*Scope*/ 30, /*->57513*/
/*57483*/       OPC_CheckChild0Type, MVT::v4i16,
/*57485*/       OPC_RecordChild1, // #1 = $lane
/*57486*/       OPC_MoveChild, 1,
/*57488*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57491*/       OPC_MoveParent,
/*57492*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57494*/       OPC_EmitConvertToTarget, 1,
/*57496*/       OPC_EmitInteger, MVT::i32, 14, 
/*57499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57513*/     /*Scope*/ 45, /*->57559*/
/*57514*/       OPC_CheckChild0Type, MVT::v16i8,
/*57516*/       OPC_RecordChild1, // #1 = $lane
/*57517*/       OPC_MoveChild, 1,
/*57519*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57522*/       OPC_MoveParent,
/*57523*/       OPC_EmitConvertToTarget, 1,
/*57525*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*57528*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57537*/       OPC_EmitConvertToTarget, 1,
/*57539*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*57542*/       OPC_EmitInteger, MVT::i32, 14, 
/*57545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57559*/     /*Scope*/ 45, /*->57605*/
/*57560*/       OPC_CheckChild0Type, MVT::v8i16,
/*57562*/       OPC_RecordChild1, // #1 = $lane
/*57563*/       OPC_MoveChild, 1,
/*57565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57568*/       OPC_MoveParent,
/*57569*/       OPC_EmitConvertToTarget, 1,
/*57571*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57574*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*57583*/       OPC_EmitConvertToTarget, 1,
/*57585*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*57588*/       OPC_EmitInteger, MVT::i32, 14, 
/*57591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*57605*/     0, /*End of Scope*/
/*57606*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->57860
/*57610*/     OPC_RecordChild0, // #0 = $V
/*57611*/     OPC_Scope, 64, /*->57677*/ // 5 children in Scope
/*57613*/       OPC_CheckChild0Type, MVT::v2i32,
/*57615*/       OPC_RecordChild1, // #1 = $lane
/*57616*/       OPC_MoveChild, 1,
/*57618*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57621*/       OPC_MoveParent,
/*57622*/       OPC_CheckType, MVT::i32,
/*57624*/       OPC_Scope, 21, /*->57647*/ // 2 children in Scope
/*57626*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasVFP2()) && (!Subtarget->isSwift())
/*57628*/         OPC_EmitConvertToTarget, 1,
/*57630*/         OPC_EmitInteger, MVT::i32, 14, 
/*57633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*57647*/       /*Scope*/ 28, /*->57676*/
/*57648*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*57650*/         OPC_EmitConvertToTarget, 1,
/*57652*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*57655*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57664*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57667*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*57676*/       0, /*End of Scope*/
/*57677*/     /*Scope*/ 81, /*->57759*/
/*57678*/       OPC_CheckChild0Type, MVT::v4i32,
/*57680*/       OPC_RecordChild1, // #1 = $lane
/*57681*/       OPC_MoveChild, 1,
/*57683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57686*/       OPC_MoveParent,
/*57687*/       OPC_CheckType, MVT::i32,
/*57689*/       OPC_Scope, 38, /*->57729*/ // 2 children in Scope
/*57691*/         OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*57693*/         OPC_EmitConvertToTarget, 1,
/*57695*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*57698*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57707*/         OPC_EmitConvertToTarget, 1,
/*57709*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*57712*/         OPC_EmitInteger, MVT::i32, 14, 
/*57715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*57729*/       /*Scope*/ 28, /*->57758*/
/*57730*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*57732*/         OPC_EmitConvertToTarget, 1,
/*57734*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*57737*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57746*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57749*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*57758*/       0, /*End of Scope*/
/*57759*/     /*Scope*/ 23, /*->57783*/
/*57760*/       OPC_RecordChild1, // #1 = $src2
/*57761*/       OPC_MoveChild, 1,
/*57763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57766*/       OPC_MoveParent,
/*57767*/       OPC_CheckType, MVT::f64,
/*57769*/       OPC_EmitConvertToTarget, 1,
/*57771*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*57774*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*57783*/     /*Scope*/ 37, /*->57821*/
/*57784*/       OPC_CheckChild0Type, MVT::v2f32,
/*57786*/       OPC_RecordChild1, // #1 = $src2
/*57787*/       OPC_MoveChild, 1,
/*57789*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57792*/       OPC_MoveParent,
/*57793*/       OPC_CheckType, MVT::f32,
/*57795*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57798*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*57807*/       OPC_EmitConvertToTarget, 1,
/*57809*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*57812*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57821*/     /*Scope*/ 37, /*->57859*/
/*57822*/       OPC_CheckChild0Type, MVT::v4f32,
/*57824*/       OPC_RecordChild1, // #1 = $src2
/*57825*/       OPC_MoveChild, 1,
/*57827*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57830*/       OPC_MoveParent,
/*57831*/       OPC_CheckType, MVT::f32,
/*57833*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*57836*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*57845*/       OPC_EmitConvertToTarget, 1,
/*57847*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*57850*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*57859*/     0, /*End of Scope*/
/*57860*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_SINT),// ->58225
/*57864*/     OPC_Scope, 56|128,1/*184*/, /*->58051*/ // 2 children in Scope
/*57867*/       OPC_MoveChild, 0,
/*57869*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->57930
/*57873*/         OPC_RecordChild0, // #0 = $a
/*57874*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->57902
/*57877*/           OPC_MoveParent,
/*57878*/           OPC_CheckType, MVT::i32,
/*57880*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*57882*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*57890*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57893*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*57902*/         /*SwitchType*/ 25, MVT::f64,// ->57929
/*57904*/           OPC_MoveParent,
/*57905*/           OPC_CheckType, MVT::i32,
/*57907*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*57909*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTASD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*57917*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57920*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*57929*/         0, // EndSwitchType
/*57930*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->57990
/*57933*/         OPC_RecordChild0, // #0 = $a
/*57934*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->57962
/*57937*/           OPC_MoveParent,
/*57938*/           OPC_CheckType, MVT::i32,
/*57940*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*57942*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*57950*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57953*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*57962*/         /*SwitchType*/ 25, MVT::f64,// ->57989
/*57964*/           OPC_MoveParent,
/*57965*/           OPC_CheckType, MVT::i32,
/*57967*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*57969*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*57977*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*57980*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*57989*/         0, // EndSwitchType
/*57990*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->58050
/*57993*/         OPC_RecordChild0, // #0 = $a
/*57994*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->58022
/*57997*/           OPC_MoveParent,
/*57998*/           OPC_CheckType, MVT::i32,
/*58000*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*58002*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58010*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58013*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*58022*/         /*SwitchType*/ 25, MVT::f64,// ->58049
/*58024*/           OPC_MoveParent,
/*58025*/           OPC_CheckType, MVT::i32,
/*58027*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*58029*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMSD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58037*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58040*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*58049*/         0, // EndSwitchType
/*58050*/       0, // EndSwitchOpcode
/*58051*/     /*Scope*/ 43|128,1/*171*/, /*->58224*/
/*58053*/       OPC_RecordChild0, // #0 = $a
/*58054*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->58179
/*58057*/         OPC_Scope, 32, /*->58091*/ // 2 children in Scope
/*58059*/           OPC_CheckChild0Type, MVT::f64,
/*58061*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*58063*/           OPC_EmitInteger, MVT::i32, 14, 
/*58066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58069*/           OPC_EmitNode, TARGET_VAL(ARM::VTOSIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58079*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58082*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*58091*/         /*Scope*/ 86, /*->58178*/
/*58092*/           OPC_CheckChild0Type, MVT::f32,
/*58094*/           OPC_Scope, 30, /*->58126*/ // 2 children in Scope
/*58096*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58098*/             OPC_EmitInteger, MVT::i32, 14, 
/*58101*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58104*/             OPC_EmitNode, TARGET_VAL(ARM::VTOSIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58114*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58117*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*58126*/           /*Scope*/ 50, /*->58177*/
/*58127*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58129*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*58136*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58139*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*58149*/             OPC_EmitInteger, MVT::i32, 14, 
/*58152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58155*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*58165*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58168*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*58177*/           0, /*End of Scope*/
/*58178*/         0, /*End of Scope*/
/*58179*/       /*SwitchType*/ 20, MVT::v2i32,// ->58201
/*58181*/         OPC_CheckChild0Type, MVT::v2f32,
/*58183*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58185*/         OPC_EmitInteger, MVT::i32, 14, 
/*58188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*58201*/       /*SwitchType*/ 20, MVT::v4i32,// ->58223
/*58203*/         OPC_CheckChild0Type, MVT::v4f32,
/*58205*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58207*/         OPC_EmitInteger, MVT::i32, 14, 
/*58210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58213*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*58223*/       0, // EndSwitchType
/*58224*/     0, /*End of Scope*/
/*58225*/   /*SwitchOpcode*/ 105|128,2/*361*/, TARGET_VAL(ISD::FP_TO_UINT),// ->58590
/*58229*/     OPC_Scope, 56|128,1/*184*/, /*->58416*/ // 2 children in Scope
/*58232*/       OPC_MoveChild, 0,
/*58234*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::FROUND),// ->58295
/*58238*/         OPC_RecordChild0, // #0 = $a
/*58239*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->58267
/*58242*/           OPC_MoveParent,
/*58243*/           OPC_CheckType, MVT::i32,
/*58245*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*58247*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58255*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58258*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*58267*/         /*SwitchType*/ 25, MVT::f64,// ->58294
/*58269*/           OPC_MoveParent,
/*58270*/           OPC_CheckType, MVT::i32,
/*58272*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*58274*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTAUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58282*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58285*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*58294*/         0, // EndSwitchType
/*58295*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FCEIL),// ->58355
/*58298*/         OPC_RecordChild0, // #0 = $a
/*58299*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->58327
/*58302*/           OPC_MoveParent,
/*58303*/           OPC_CheckType, MVT::i32,
/*58305*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*58307*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58315*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58318*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*58327*/         /*SwitchType*/ 25, MVT::f64,// ->58354
/*58329*/           OPC_MoveParent,
/*58330*/           OPC_CheckType, MVT::i32,
/*58332*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*58334*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTPUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58342*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58345*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*58354*/         0, // EndSwitchType
/*58355*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::FFLOOR),// ->58415
/*58358*/         OPC_RecordChild0, // #0 = $a
/*58359*/         OPC_SwitchType /*2 cases */, 25, MVT::f32,// ->58387
/*58362*/           OPC_MoveParent,
/*58363*/           OPC_CheckType, MVT::i32,
/*58365*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*58367*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUS), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58375*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58378*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*58387*/         /*SwitchType*/ 25, MVT::f64,// ->58414
/*58389*/           OPC_MoveParent,
/*58390*/           OPC_CheckType, MVT::i32,
/*58392*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*58394*/           OPC_EmitNode, TARGET_VAL(ARM::VCVTMUD), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58402*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58405*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*58414*/         0, // EndSwitchType
/*58415*/       0, // EndSwitchOpcode
/*58416*/     /*Scope*/ 43|128,1/*171*/, /*->58589*/
/*58418*/       OPC_RecordChild0, // #0 = $a
/*58419*/       OPC_SwitchType /*3 cases */, 122, MVT::i32,// ->58544
/*58422*/         OPC_Scope, 32, /*->58456*/ // 2 children in Scope
/*58424*/           OPC_CheckChild0Type, MVT::f64,
/*58426*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*58428*/           OPC_EmitInteger, MVT::i32, 14, 
/*58431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58434*/           OPC_EmitNode, TARGET_VAL(ARM::VTOUIZD), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58444*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58447*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*58456*/         /*Scope*/ 86, /*->58543*/
/*58457*/           OPC_CheckChild0Type, MVT::f32,
/*58459*/           OPC_Scope, 30, /*->58491*/ // 2 children in Scope
/*58461*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58463*/             OPC_EmitInteger, MVT::i32, 14, 
/*58466*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58469*/             OPC_EmitNode, TARGET_VAL(ARM::VTOUIZS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58479*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58482*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*58491*/           /*Scope*/ 50, /*->58542*/
/*58492*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58494*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*58501*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58504*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*58514*/             OPC_EmitInteger, MVT::i32, 14, 
/*58517*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58520*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*58530*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58533*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*58542*/           0, /*End of Scope*/
/*58543*/         0, /*End of Scope*/
/*58544*/       /*SwitchType*/ 20, MVT::v2i32,// ->58566
/*58546*/         OPC_CheckChild0Type, MVT::v2f32,
/*58548*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58550*/         OPC_EmitInteger, MVT::i32, 14, 
/*58553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*58566*/       /*SwitchType*/ 20, MVT::v4i32,// ->58588
/*58568*/         OPC_CheckChild0Type, MVT::v4f32,
/*58570*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58572*/         OPC_EmitInteger, MVT::i32, 14, 
/*58575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*58588*/       0, // EndSwitchType
/*58589*/     0, /*End of Scope*/
/*58590*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->58920
/*58594*/     OPC_RecordNode, // #0 = $imm
/*58595*/     OPC_CheckType, MVT::i32,
/*58597*/     OPC_Scope, 26, /*->58625*/ // 11 children in Scope
/*58599*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*58601*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58603*/       OPC_EmitConvertToTarget, 0,
/*58605*/       OPC_EmitInteger, MVT::i32, 14, 
/*58608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58614*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*58625*/     /*Scope*/ 26, /*->58652*/
/*58626*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*58628*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58630*/       OPC_EmitConvertToTarget, 0,
/*58632*/       OPC_EmitInteger, MVT::i32, 14, 
/*58635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*58652*/     /*Scope*/ 22, /*->58675*/
/*58653*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*58655*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58657*/       OPC_EmitConvertToTarget, 0,
/*58659*/       OPC_EmitInteger, MVT::i32, 14, 
/*58662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*58675*/     /*Scope*/ 29, /*->58705*/
/*58676*/       OPC_CheckPredicate, 30, // Predicate_mod_imm_not
/*58678*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58680*/       OPC_EmitConvertToTarget, 0,
/*58682*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*58685*/       OPC_EmitInteger, MVT::i32, 14, 
/*58688*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*58705*/     /*Scope*/ 14, /*->58720*/
/*58706*/       OPC_CheckPredicate, 111, // Predicate_arm_i32imm
/*58708*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58710*/       OPC_EmitConvertToTarget, 0,
/*58712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*58720*/     /*Scope*/ 26, /*->58747*/
/*58721*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*58723*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58725*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58728*/       OPC_EmitConvertToTarget, 0,
/*58730*/       OPC_EmitInteger, MVT::i32, 14, 
/*58733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*58747*/     /*Scope*/ 22, /*->58770*/
/*58748*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*58750*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58752*/       OPC_EmitConvertToTarget, 0,
/*58754*/       OPC_EmitInteger, MVT::i32, 14, 
/*58757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*58770*/     /*Scope*/ 29, /*->58800*/
/*58771*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*58773*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58775*/       OPC_EmitConvertToTarget, 0,
/*58777*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*58780*/       OPC_EmitInteger, MVT::i32, 14, 
/*58783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*58800*/     /*Scope*/ 55, /*->58856*/
/*58801*/       OPC_CheckPredicate, 112, // Predicate_thumb_immshifted
/*58803*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58805*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58808*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58811*/       OPC_EmitConvertToTarget, 0,
/*58813*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*58816*/       OPC_EmitInteger, MVT::i32, 14, 
/*58819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58822*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58833*/       OPC_EmitConvertToTarget, 0,
/*58835*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*58838*/       OPC_EmitInteger, MVT::i32, 14, 
/*58841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*58856*/     /*Scope*/ 49, /*->58906*/
/*58857*/       OPC_CheckPredicate, 113, // Predicate_imm0_255_comp
/*58859*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58861*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58864*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58867*/       OPC_EmitConvertToTarget, 0,
/*58869*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*58872*/       OPC_EmitInteger, MVT::i32, 14, 
/*58875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58878*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58889*/       OPC_EmitInteger, MVT::i32, 14, 
/*58892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*58906*/     /*Scope*/ 12, /*->58919*/
/*58907*/       OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58909*/       OPC_EmitConvertToTarget, 0,
/*58911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*58919*/     0, /*End of Scope*/
/*58920*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->58956
/*58923*/     OPC_RecordNode, // #0 = 'trap' chained node
/*58924*/     OPC_Scope, 9, /*->58935*/ // 3 children in Scope
/*58926*/       OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*58928*/       OPC_EmitMergeInputChains1_0,
/*58929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*58935*/     /*Scope*/ 9, /*->58945*/
/*58936*/       OPC_CheckPatternPredicate, 60, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*58938*/       OPC_EmitMergeInputChains1_0,
/*58939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*58945*/     /*Scope*/ 9, /*->58955*/
/*58946*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*58948*/       OPC_EmitMergeInputChains1_0,
/*58949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*58955*/     0, /*End of Scope*/
/*58956*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->59017
/*58959*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*58960*/     OPC_CaptureGlueInput,
/*58961*/     OPC_Scope, 17, /*->58980*/ // 3 children in Scope
/*58963*/       OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*58965*/       OPC_EmitMergeInputChains1_0,
/*58966*/       OPC_EmitInteger, MVT::i32, 14, 
/*58969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*58980*/     /*Scope*/ 17, /*->58998*/
/*58981*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58983*/       OPC_EmitMergeInputChains1_0,
/*58984*/       OPC_EmitInteger, MVT::i32, 14, 
/*58987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*58998*/     /*Scope*/ 17, /*->59016*/
/*58999*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*59001*/       OPC_EmitMergeInputChains1_0,
/*59002*/       OPC_EmitInteger, MVT::i32, 14, 
/*59005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*59016*/     0, /*End of Scope*/
/*59017*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->59067
/*59020*/     OPC_RecordNode, // #0 = 'brind' chained node
/*59021*/     OPC_RecordChild1, // #1 = $dst
/*59022*/     OPC_CheckChild1Type, MVT::i32,
/*59024*/     OPC_Scope, 10, /*->59036*/ // 3 children in Scope
/*59026*/       OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*59028*/       OPC_EmitMergeInputChains1_0,
/*59029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*59036*/     /*Scope*/ 10, /*->59047*/
/*59037*/       OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*59039*/       OPC_EmitMergeInputChains1_0,
/*59040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*59047*/     /*Scope*/ 18, /*->59066*/
/*59048*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*59050*/       OPC_EmitMergeInputChains1_0,
/*59051*/       OPC_EmitInteger, MVT::i32, 14, 
/*59054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*59066*/     0, /*End of Scope*/
/*59067*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->59129
/*59070*/     OPC_RecordNode, // #0 = 'br' chained node
/*59071*/     OPC_RecordChild1, // #1 = $target
/*59072*/     OPC_MoveChild, 1,
/*59074*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*59077*/     OPC_MoveParent,
/*59078*/     OPC_Scope, 10, /*->59090*/ // 3 children in Scope
/*59080*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59082*/       OPC_EmitMergeInputChains1_0,
/*59083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*59090*/     /*Scope*/ 18, /*->59109*/
/*59091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59093*/       OPC_EmitMergeInputChains1_0,
/*59094*/       OPC_EmitInteger, MVT::i32, 14, 
/*59097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*59109*/     /*Scope*/ 18, /*->59128*/
/*59110*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59112*/       OPC_EmitMergeInputChains1_0,
/*59113*/       OPC_EmitInteger, MVT::i32, 14, 
/*59116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*59128*/     0, /*End of Scope*/
/*59129*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->59172
/*59132*/     OPC_CaptureGlueInput,
/*59133*/     OPC_RecordChild0, // #0 = $Rm
/*59134*/     OPC_CheckType, MVT::i32,
/*59136*/     OPC_Scope, 10, /*->59148*/ // 2 children in Scope
/*59138*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*59148*/     /*Scope*/ 22, /*->59171*/
/*59149*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59151*/       OPC_EmitInteger, MVT::i32, 14, 
/*59154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*59171*/     0, /*End of Scope*/
/*59172*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->59212
/*59175*/     OPC_RecordChild0, // #0 = $src
/*59176*/     OPC_CheckType, MVT::i32,
/*59178*/     OPC_Scope, 11, /*->59191*/ // 2 children in Scope
/*59180*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*59191*/     /*Scope*/ 19, /*->59211*/
/*59192*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59194*/       OPC_EmitInteger, MVT::i32, 14, 
/*59197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*59211*/     0, /*End of Scope*/
/*59212*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->59252
/*59215*/     OPC_RecordChild0, // #0 = $src
/*59216*/     OPC_CheckType, MVT::i32,
/*59218*/     OPC_Scope, 11, /*->59231*/ // 2 children in Scope
/*59220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*59231*/     /*Scope*/ 19, /*->59251*/
/*59232*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59234*/       OPC_EmitInteger, MVT::i32, 14, 
/*59237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59240*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*59251*/     0, /*End of Scope*/
/*59252*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->59301
/*59255*/     OPC_RecordChild0, // #0 = $Rn
/*59256*/     OPC_RecordChild1, // #1 = $Rm
/*59257*/     OPC_CheckType, MVT::i32,
/*59259*/     OPC_Scope, 19, /*->59280*/ // 2 children in Scope
/*59261*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59263*/       OPC_EmitInteger, MVT::i32, 14, 
/*59266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59269*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59280*/     /*Scope*/ 19, /*->59300*/
/*59281*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*59283*/       OPC_EmitInteger, MVT::i32, 14, 
/*59286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59300*/     0, /*End of Scope*/
/*59301*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->59350
/*59304*/     OPC_RecordChild0, // #0 = $Rn
/*59305*/     OPC_RecordChild1, // #1 = $Rm
/*59306*/     OPC_CheckType, MVT::i32,
/*59308*/     OPC_Scope, 19, /*->59329*/ // 2 children in Scope
/*59310*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*59312*/       OPC_EmitInteger, MVT::i32, 14, 
/*59315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59329*/     /*Scope*/ 19, /*->59349*/
/*59330*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*59332*/       OPC_EmitInteger, MVT::i32, 14, 
/*59335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59349*/     0, /*End of Scope*/
/*59350*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->59399
/*59353*/     OPC_RecordChild0, // #0 = $Rn
/*59354*/     OPC_RecordChild1, // #1 = $Rm
/*59355*/     OPC_CheckType, MVT::i32,
/*59357*/     OPC_Scope, 19, /*->59378*/ // 2 children in Scope
/*59359*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*59361*/       OPC_EmitInteger, MVT::i32, 14, 
/*59364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59378*/     /*Scope*/ 19, /*->59398*/
/*59379*/       OPC_CheckPatternPredicate, 62, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*59381*/       OPC_EmitInteger, MVT::i32, 14, 
/*59384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59398*/     0, /*End of Scope*/
/*59399*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->59568
/*59403*/     OPC_RecordChild0, // #0 = $Rm
/*59404*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->59447
/*59407*/       OPC_Scope, 18, /*->59427*/ // 2 children in Scope
/*59409*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*59411*/         OPC_EmitInteger, MVT::i32, 14, 
/*59414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*59427*/       /*Scope*/ 18, /*->59446*/
/*59428*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59430*/         OPC_EmitInteger, MVT::i32, 14, 
/*59433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*59446*/       0, /*End of Scope*/
/*59447*/     /*SwitchType*/ 18, MVT::v8i8,// ->59467
/*59449*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59451*/       OPC_EmitInteger, MVT::i32, 14, 
/*59454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*59467*/     /*SwitchType*/ 18, MVT::v4i16,// ->59487
/*59469*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59471*/       OPC_EmitInteger, MVT::i32, 14, 
/*59474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59477*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*59487*/     /*SwitchType*/ 18, MVT::v2i32,// ->59507
/*59489*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59491*/       OPC_EmitInteger, MVT::i32, 14, 
/*59494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*59507*/     /*SwitchType*/ 18, MVT::v16i8,// ->59527
/*59509*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59511*/       OPC_EmitInteger, MVT::i32, 14, 
/*59514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*59527*/     /*SwitchType*/ 18, MVT::v8i16,// ->59547
/*59529*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59531*/       OPC_EmitInteger, MVT::i32, 14, 
/*59534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*59547*/     /*SwitchType*/ 18, MVT::v4i32,// ->59567
/*59549*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59551*/       OPC_EmitInteger, MVT::i32, 14, 
/*59554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*59567*/     0, // EndSwitchType
/*59568*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::RBIT),// ->59614
/*59571*/     OPC_RecordChild0, // #0 = $Rm
/*59572*/     OPC_CheckType, MVT::i32,
/*59574*/     OPC_Scope, 18, /*->59594*/ // 2 children in Scope
/*59576*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*59578*/       OPC_EmitInteger, MVT::i32, 14, 
/*59581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*59594*/     /*Scope*/ 18, /*->59613*/
/*59595*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59597*/       OPC_EmitInteger, MVT::i32, 14, 
/*59600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*59613*/     0, /*End of Scope*/
/*59614*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->59679
/*59617*/     OPC_RecordChild0, // #0 = $Rm
/*59618*/     OPC_CheckType, MVT::i32,
/*59620*/     OPC_Scope, 18, /*->59640*/ // 3 children in Scope
/*59622*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59624*/       OPC_EmitInteger, MVT::i32, 14, 
/*59627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*59640*/     /*Scope*/ 18, /*->59659*/
/*59641*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*59643*/       OPC_EmitInteger, MVT::i32, 14, 
/*59646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*59659*/     /*Scope*/ 18, /*->59678*/
/*59660*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59662*/       OPC_EmitInteger, MVT::i32, 14, 
/*59665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*59678*/     0, /*End of Scope*/
/*59679*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->59706
/*59682*/     OPC_CheckType, MVT::i32,
/*59684*/     OPC_Scope, 9, /*->59695*/ // 2 children in Scope
/*59686*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*59695*/     /*Scope*/ 9, /*->59705*/
/*59696*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*59698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*59705*/     0, /*End of Scope*/
/*59706*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->59744
/*59709*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*59710*/     OPC_RecordChild1, // #1 = $src
/*59711*/     OPC_CheckChild1Type, MVT::i32,
/*59713*/     OPC_RecordChild2, // #2 = $scratch
/*59714*/     OPC_CheckChild2Type, MVT::i32,
/*59716*/     OPC_Scope, 12, /*->59730*/ // 2 children in Scope
/*59718*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59720*/       OPC_EmitMergeInputChains1_0,
/*59721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*59730*/     /*Scope*/ 12, /*->59743*/
/*59731*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb())
/*59733*/       OPC_EmitMergeInputChains1_0,
/*59734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*59743*/     0, /*End of Scope*/
/*59744*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->59789
/*59747*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*59748*/     OPC_RecordChild1, // #1 = $zero
/*59749*/     OPC_CheckChild1Type, MVT::i32,
/*59751*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59753*/     OPC_EmitMergeInputChains1_0,
/*59754*/     OPC_EmitInteger, MVT::i32, 15, 
/*59757*/     OPC_EmitInteger, MVT::i32, 0, 
/*59760*/     OPC_EmitInteger, MVT::i32, 7, 
/*59763*/     OPC_EmitInteger, MVT::i32, 10, 
/*59766*/     OPC_EmitInteger, MVT::i32, 5, 
/*59769*/     OPC_EmitInteger, MVT::i32, 14, 
/*59772*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59775*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*59789*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->59820
/*59792*/     OPC_CaptureGlueInput,
/*59793*/     OPC_RecordChild0, // #0 = $Rn
/*59794*/     OPC_RecordChild1, // #1 = $Rm
/*59795*/     OPC_CheckType, MVT::i32,
/*59797*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59799*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59802*/     OPC_EmitInteger, MVT::i32, 14, 
/*59805*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59808*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59820*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->59851
/*59823*/     OPC_CaptureGlueInput,
/*59824*/     OPC_RecordChild0, // #0 = $Rn
/*59825*/     OPC_RecordChild1, // #1 = $Rm
/*59826*/     OPC_CheckType, MVT::i32,
/*59828*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59830*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59833*/     OPC_EmitInteger, MVT::i32, 14, 
/*59836*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59839*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59851*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->59881
/*59854*/     OPC_RecordChild0, // #0 = $lhs
/*59855*/     OPC_RecordChild1, // #1 = $rhs
/*59856*/     OPC_CheckType, MVT::i32,
/*59858*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59860*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59863*/     OPC_EmitInteger, MVT::i32, 14, 
/*59866*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59869*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*59881*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->59931
/*59884*/     OPC_RecordChild0, // #0 = $Dd
/*59885*/     OPC_Scope, 21, /*->59908*/ // 2 children in Scope
/*59887*/       OPC_CheckChild0Type, MVT::f64,
/*59889*/       OPC_RecordChild1, // #1 = $Dm
/*59890*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59892*/       OPC_EmitInteger, MVT::i32, 14, 
/*59895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*59908*/     /*Scope*/ 21, /*->59930*/
/*59909*/       OPC_CheckChild0Type, MVT::f32,
/*59911*/       OPC_RecordChild1, // #1 = $Sm
/*59912*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59914*/       OPC_EmitInteger, MVT::i32, 14, 
/*59917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*59930*/     0, /*End of Scope*/
/*59931*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->59977
/*59934*/     OPC_RecordChild0, // #0 = $Dd
/*59935*/     OPC_Scope, 19, /*->59956*/ // 2 children in Scope
/*59937*/       OPC_CheckChild0Type, MVT::f64,
/*59939*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59941*/       OPC_EmitInteger, MVT::i32, 14, 
/*59944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*59956*/     /*Scope*/ 19, /*->59976*/
/*59957*/       OPC_CheckChild0Type, MVT::f32,
/*59959*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59961*/       OPC_EmitInteger, MVT::i32, 14, 
/*59964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*59976*/     0, /*End of Scope*/
/*59977*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->61717
/*59981*/     OPC_Scope, 23, /*->60006*/ // 3 children in Scope
/*59983*/       OPC_RecordChild0, // #0 = $Sn
/*59984*/       OPC_CheckChild0Type, MVT::f32,
/*59986*/       OPC_CheckType, MVT::i32,
/*59988*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59990*/       OPC_EmitInteger, MVT::i32, 14, 
/*59993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*60006*/     /*Scope*/ 34, /*->60041*/
/*60007*/       OPC_MoveChild, 0,
/*60009*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*60012*/       OPC_RecordChild0, // #0 = $src
/*60013*/       OPC_CheckChild0Type, MVT::v2i32,
/*60015*/       OPC_RecordChild1, // #1 = $lane
/*60016*/       OPC_MoveChild, 1,
/*60018*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60021*/       OPC_MoveParent,
/*60022*/       OPC_CheckType, MVT::i32,
/*60024*/       OPC_MoveParent,
/*60025*/       OPC_CheckType, MVT::f32,
/*60027*/       OPC_EmitConvertToTarget, 1,
/*60029*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*60032*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*60041*/     /*Scope*/ 9|128,13/*1673*/, /*->61716*/
/*60043*/       OPC_RecordChild0, // #0 = $src
/*60044*/       OPC_Scope, 125, /*->60171*/ // 13 children in Scope
/*60046*/         OPC_CheckChild0Type, MVT::v1i64,
/*60048*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->60054
/*60051*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*60054*/         /*SwitchType*/ 27, MVT::v2i32,// ->60083
/*60056*/           OPC_Scope, 5, /*->60063*/ // 2 children in Scope
/*60058*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60060*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60063*/           /*Scope*/ 18, /*->60082*/
/*60064*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60066*/             OPC_EmitInteger, MVT::i32, 14, 
/*60069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*60082*/           0, /*End of Scope*/
/*60083*/         /*SwitchType*/ 27, MVT::v4i16,// ->60112
/*60085*/           OPC_Scope, 5, /*->60092*/ // 2 children in Scope
/*60087*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60089*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60092*/           /*Scope*/ 18, /*->60111*/
/*60093*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60095*/             OPC_EmitInteger, MVT::i32, 14, 
/*60098*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60101*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*60111*/           0, /*End of Scope*/
/*60112*/         /*SwitchType*/ 27, MVT::v8i8,// ->60141
/*60114*/           OPC_Scope, 5, /*->60121*/ // 2 children in Scope
/*60116*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60118*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60121*/           /*Scope*/ 18, /*->60140*/
/*60122*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60124*/             OPC_EmitInteger, MVT::i32, 14, 
/*60127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60130*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*60140*/           0, /*End of Scope*/
/*60141*/         /*SwitchType*/ 27, MVT::v2f32,// ->60170
/*60143*/           OPC_Scope, 5, /*->60150*/ // 2 children in Scope
/*60145*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60147*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60150*/           /*Scope*/ 18, /*->60169*/
/*60151*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60153*/             OPC_EmitInteger, MVT::i32, 14, 
/*60156*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60159*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*60169*/           0, /*End of Scope*/
/*60170*/         0, // EndSwitchType
/*60171*/       /*Scope*/ 125, /*->60297*/
/*60172*/         OPC_CheckChild0Type, MVT::v2i32,
/*60174*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60204
/*60177*/           OPC_Scope, 5, /*->60184*/ // 2 children in Scope
/*60179*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60181*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60184*/           /*Scope*/ 18, /*->60203*/
/*60185*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60187*/             OPC_EmitInteger, MVT::i32, 14, 
/*60190*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60193*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*60203*/           0, /*End of Scope*/
/*60204*/         /*SwitchType*/ 27, MVT::v1i64,// ->60233
/*60206*/           OPC_Scope, 5, /*->60213*/ // 2 children in Scope
/*60208*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60210*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60213*/           /*Scope*/ 18, /*->60232*/
/*60214*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60216*/             OPC_EmitInteger, MVT::i32, 14, 
/*60219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60222*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*60232*/           0, /*End of Scope*/
/*60233*/         /*SwitchType*/ 27, MVT::v4i16,// ->60262
/*60235*/           OPC_Scope, 5, /*->60242*/ // 2 children in Scope
/*60237*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60239*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60242*/           /*Scope*/ 18, /*->60261*/
/*60243*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60245*/             OPC_EmitInteger, MVT::i32, 14, 
/*60248*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60251*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*60261*/           0, /*End of Scope*/
/*60262*/         /*SwitchType*/ 27, MVT::v8i8,// ->60291
/*60264*/           OPC_Scope, 5, /*->60271*/ // 2 children in Scope
/*60266*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60268*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60271*/           /*Scope*/ 18, /*->60290*/
/*60272*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60274*/             OPC_EmitInteger, MVT::i32, 14, 
/*60277*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60280*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*60290*/           0, /*End of Scope*/
/*60291*/         /*SwitchType*/ 3, MVT::v2f32,// ->60296
/*60293*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*60296*/         0, // EndSwitchType
/*60297*/       /*Scope*/ 21|128,1/*149*/, /*->60448*/
/*60299*/         OPC_CheckChild0Type, MVT::v4i16,
/*60301*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60331
/*60304*/           OPC_Scope, 5, /*->60311*/ // 2 children in Scope
/*60306*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60308*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60311*/           /*Scope*/ 18, /*->60330*/
/*60312*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60314*/             OPC_EmitInteger, MVT::i32, 14, 
/*60317*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60320*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*60330*/           0, /*End of Scope*/
/*60331*/         /*SwitchType*/ 27, MVT::v1i64,// ->60360
/*60333*/           OPC_Scope, 5, /*->60340*/ // 2 children in Scope
/*60335*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60337*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60340*/           /*Scope*/ 18, /*->60359*/
/*60341*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60343*/             OPC_EmitInteger, MVT::i32, 14, 
/*60346*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60349*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*60359*/           0, /*End of Scope*/
/*60360*/         /*SwitchType*/ 27, MVT::v2i32,// ->60389
/*60362*/           OPC_Scope, 5, /*->60369*/ // 2 children in Scope
/*60364*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60366*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60369*/           /*Scope*/ 18, /*->60388*/
/*60370*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60372*/             OPC_EmitInteger, MVT::i32, 14, 
/*60375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60378*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*60388*/           0, /*End of Scope*/
/*60389*/         /*SwitchType*/ 27, MVT::v8i8,// ->60418
/*60391*/           OPC_Scope, 5, /*->60398*/ // 2 children in Scope
/*60393*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60395*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60398*/           /*Scope*/ 18, /*->60417*/
/*60399*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60401*/             OPC_EmitInteger, MVT::i32, 14, 
/*60404*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60407*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*60417*/           0, /*End of Scope*/
/*60418*/         /*SwitchType*/ 27, MVT::v2f32,// ->60447
/*60420*/           OPC_Scope, 5, /*->60427*/ // 2 children in Scope
/*60422*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60424*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60427*/           /*Scope*/ 18, /*->60446*/
/*60428*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60430*/             OPC_EmitInteger, MVT::i32, 14, 
/*60433*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60436*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*60446*/           0, /*End of Scope*/
/*60447*/         0, // EndSwitchType
/*60448*/       /*Scope*/ 21|128,1/*149*/, /*->60599*/
/*60450*/         OPC_CheckChild0Type, MVT::v8i8,
/*60452*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60482
/*60455*/           OPC_Scope, 5, /*->60462*/ // 2 children in Scope
/*60457*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60459*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60462*/           /*Scope*/ 18, /*->60481*/
/*60463*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60465*/             OPC_EmitInteger, MVT::i32, 14, 
/*60468*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60471*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*60481*/           0, /*End of Scope*/
/*60482*/         /*SwitchType*/ 27, MVT::v1i64,// ->60511
/*60484*/           OPC_Scope, 5, /*->60491*/ // 2 children in Scope
/*60486*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60488*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60491*/           /*Scope*/ 18, /*->60510*/
/*60492*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60494*/             OPC_EmitInteger, MVT::i32, 14, 
/*60497*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60500*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*60510*/           0, /*End of Scope*/
/*60511*/         /*SwitchType*/ 27, MVT::v2i32,// ->60540
/*60513*/           OPC_Scope, 5, /*->60520*/ // 2 children in Scope
/*60515*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60517*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60520*/           /*Scope*/ 18, /*->60539*/
/*60521*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60523*/             OPC_EmitInteger, MVT::i32, 14, 
/*60526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60529*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*60539*/           0, /*End of Scope*/
/*60540*/         /*SwitchType*/ 27, MVT::v4i16,// ->60569
/*60542*/           OPC_Scope, 5, /*->60549*/ // 2 children in Scope
/*60544*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60546*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60549*/           /*Scope*/ 18, /*->60568*/
/*60550*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60552*/             OPC_EmitInteger, MVT::i32, 14, 
/*60555*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60558*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*60568*/           0, /*End of Scope*/
/*60569*/         /*SwitchType*/ 27, MVT::v2f32,// ->60598
/*60571*/           OPC_Scope, 5, /*->60578*/ // 2 children in Scope
/*60573*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60575*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60578*/           /*Scope*/ 18, /*->60597*/
/*60579*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60581*/             OPC_EmitInteger, MVT::i32, 14, 
/*60584*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60587*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*60597*/           0, /*End of Scope*/
/*60598*/         0, // EndSwitchType
/*60599*/       /*Scope*/ 125, /*->60725*/
/*60600*/         OPC_CheckChild0Type, MVT::v2f32,
/*60602*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60632
/*60605*/           OPC_Scope, 5, /*->60612*/ // 2 children in Scope
/*60607*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60609*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60612*/           /*Scope*/ 18, /*->60631*/
/*60613*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60615*/             OPC_EmitInteger, MVT::i32, 14, 
/*60618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60621*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*60631*/           0, /*End of Scope*/
/*60632*/         /*SwitchType*/ 27, MVT::v1i64,// ->60661
/*60634*/           OPC_Scope, 5, /*->60641*/ // 2 children in Scope
/*60636*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60638*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60641*/           /*Scope*/ 18, /*->60660*/
/*60642*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60644*/             OPC_EmitInteger, MVT::i32, 14, 
/*60647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*60660*/           0, /*End of Scope*/
/*60661*/         /*SwitchType*/ 3, MVT::v2i32,// ->60666
/*60663*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*60666*/         /*SwitchType*/ 27, MVT::v4i16,// ->60695
/*60668*/           OPC_Scope, 5, /*->60675*/ // 2 children in Scope
/*60670*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60672*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60675*/           /*Scope*/ 18, /*->60694*/
/*60676*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60678*/             OPC_EmitInteger, MVT::i32, 14, 
/*60681*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60684*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*60694*/           0, /*End of Scope*/
/*60695*/         /*SwitchType*/ 27, MVT::v8i8,// ->60724
/*60697*/           OPC_Scope, 5, /*->60704*/ // 2 children in Scope
/*60699*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60701*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60704*/           /*Scope*/ 18, /*->60723*/
/*60705*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60707*/             OPC_EmitInteger, MVT::i32, 14, 
/*60710*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60713*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*60723*/           0, /*End of Scope*/
/*60724*/         0, // EndSwitchType
/*60725*/       /*Scope*/ 57, /*->60783*/
/*60726*/         OPC_CheckChild0Type, MVT::i32,
/*60728*/         OPC_CheckType, MVT::f32,
/*60730*/         OPC_Scope, 18, /*->60750*/ // 2 children in Scope
/*60732*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*60734*/           OPC_EmitInteger, MVT::i32, 14, 
/*60737*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60740*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*60750*/         /*Scope*/ 31, /*->60782*/
/*60751*/           OPC_CheckPatternPredicate, 64, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*60753*/           OPC_EmitInteger, MVT::i32, 14, 
/*60756*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60759*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*60770*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60773*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*60782*/         0, /*End of Scope*/
/*60783*/       /*Scope*/ 125, /*->60909*/
/*60784*/         OPC_CheckChild0Type, MVT::f64,
/*60786*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->60792
/*60789*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*60792*/         /*SwitchType*/ 27, MVT::v2i32,// ->60821
/*60794*/           OPC_Scope, 5, /*->60801*/ // 2 children in Scope
/*60796*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60798*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60801*/           /*Scope*/ 18, /*->60820*/
/*60802*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60804*/             OPC_EmitInteger, MVT::i32, 14, 
/*60807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60810*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*60820*/           0, /*End of Scope*/
/*60821*/         /*SwitchType*/ 27, MVT::v4i16,// ->60850
/*60823*/           OPC_Scope, 5, /*->60830*/ // 2 children in Scope
/*60825*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60827*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60830*/           /*Scope*/ 18, /*->60849*/
/*60831*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60833*/             OPC_EmitInteger, MVT::i32, 14, 
/*60836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60839*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*60849*/           0, /*End of Scope*/
/*60850*/         /*SwitchType*/ 27, MVT::v8i8,// ->60879
/*60852*/           OPC_Scope, 5, /*->60859*/ // 2 children in Scope
/*60854*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60856*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60859*/           /*Scope*/ 18, /*->60878*/
/*60860*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60862*/             OPC_EmitInteger, MVT::i32, 14, 
/*60865*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60868*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*60878*/           0, /*End of Scope*/
/*60879*/         /*SwitchType*/ 27, MVT::v2f32,// ->60908
/*60881*/           OPC_Scope, 5, /*->60888*/ // 2 children in Scope
/*60883*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60885*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60888*/           /*Scope*/ 18, /*->60907*/
/*60889*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60891*/             OPC_EmitInteger, MVT::i32, 14, 
/*60894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60897*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*60907*/           0, /*End of Scope*/
/*60908*/         0, // EndSwitchType
/*60909*/       /*Scope*/ 125, /*->61035*/
/*60910*/         OPC_CheckChild0Type, MVT::v4i32,
/*60912*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->60942
/*60915*/           OPC_Scope, 5, /*->60922*/ // 2 children in Scope
/*60917*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60919*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*60922*/           /*Scope*/ 18, /*->60941*/
/*60923*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60925*/             OPC_EmitInteger, MVT::i32, 14, 
/*60928*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60931*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*60941*/           0, /*End of Scope*/
/*60942*/         /*SwitchType*/ 27, MVT::v8i16,// ->60971
/*60944*/           OPC_Scope, 5, /*->60951*/ // 2 children in Scope
/*60946*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60948*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*60951*/           /*Scope*/ 18, /*->60970*/
/*60952*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60954*/             OPC_EmitInteger, MVT::i32, 14, 
/*60957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*60970*/           0, /*End of Scope*/
/*60971*/         /*SwitchType*/ 27, MVT::v16i8,// ->61000
/*60973*/           OPC_Scope, 5, /*->60980*/ // 2 children in Scope
/*60975*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*60977*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*60980*/           /*Scope*/ 18, /*->60999*/
/*60981*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*60983*/             OPC_EmitInteger, MVT::i32, 14, 
/*60986*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60989*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*60999*/           0, /*End of Scope*/
/*61000*/         /*SwitchType*/ 3, MVT::v4f32,// ->61005
/*61002*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*61005*/         /*SwitchType*/ 27, MVT::v2f64,// ->61034
/*61007*/           OPC_Scope, 5, /*->61014*/ // 2 children in Scope
/*61009*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61011*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61014*/           /*Scope*/ 18, /*->61033*/
/*61015*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61017*/             OPC_EmitInteger, MVT::i32, 14, 
/*61020*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61023*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*61033*/           0, /*End of Scope*/
/*61034*/         0, // EndSwitchType
/*61035*/       /*Scope*/ 21|128,1/*149*/, /*->61186*/
/*61037*/         OPC_CheckChild0Type, MVT::v8i16,
/*61039*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->61069
/*61042*/           OPC_Scope, 5, /*->61049*/ // 2 children in Scope
/*61044*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61046*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61049*/           /*Scope*/ 18, /*->61068*/
/*61050*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61052*/             OPC_EmitInteger, MVT::i32, 14, 
/*61055*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61058*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*61068*/           0, /*End of Scope*/
/*61069*/         /*SwitchType*/ 27, MVT::v4i32,// ->61098
/*61071*/           OPC_Scope, 5, /*->61078*/ // 2 children in Scope
/*61073*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61075*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61078*/           /*Scope*/ 18, /*->61097*/
/*61079*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61081*/             OPC_EmitInteger, MVT::i32, 14, 
/*61084*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61087*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*61097*/           0, /*End of Scope*/
/*61098*/         /*SwitchType*/ 27, MVT::v16i8,// ->61127
/*61100*/           OPC_Scope, 5, /*->61107*/ // 2 children in Scope
/*61102*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61104*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61107*/           /*Scope*/ 18, /*->61126*/
/*61108*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61110*/             OPC_EmitInteger, MVT::i32, 14, 
/*61113*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61116*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*61126*/           0, /*End of Scope*/
/*61127*/         /*SwitchType*/ 27, MVT::v4f32,// ->61156
/*61129*/           OPC_Scope, 5, /*->61136*/ // 2 children in Scope
/*61131*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61133*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61136*/           /*Scope*/ 18, /*->61155*/
/*61137*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61139*/             OPC_EmitInteger, MVT::i32, 14, 
/*61142*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61145*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*61155*/           0, /*End of Scope*/
/*61156*/         /*SwitchType*/ 27, MVT::v2f64,// ->61185
/*61158*/           OPC_Scope, 5, /*->61165*/ // 2 children in Scope
/*61160*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61162*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61165*/           /*Scope*/ 18, /*->61184*/
/*61166*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61168*/             OPC_EmitInteger, MVT::i32, 14, 
/*61171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61174*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*61184*/           0, /*End of Scope*/
/*61185*/         0, // EndSwitchType
/*61186*/       /*Scope*/ 21|128,1/*149*/, /*->61337*/
/*61188*/         OPC_CheckChild0Type, MVT::v16i8,
/*61190*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->61220
/*61193*/           OPC_Scope, 5, /*->61200*/ // 2 children in Scope
/*61195*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61197*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61200*/           /*Scope*/ 18, /*->61219*/
/*61201*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61203*/             OPC_EmitInteger, MVT::i32, 14, 
/*61206*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61209*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*61219*/           0, /*End of Scope*/
/*61220*/         /*SwitchType*/ 27, MVT::v4i32,// ->61249
/*61222*/           OPC_Scope, 5, /*->61229*/ // 2 children in Scope
/*61224*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61226*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61229*/           /*Scope*/ 18, /*->61248*/
/*61230*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61232*/             OPC_EmitInteger, MVT::i32, 14, 
/*61235*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61238*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*61248*/           0, /*End of Scope*/
/*61249*/         /*SwitchType*/ 27, MVT::v8i16,// ->61278
/*61251*/           OPC_Scope, 5, /*->61258*/ // 2 children in Scope
/*61253*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61255*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61258*/           /*Scope*/ 18, /*->61277*/
/*61259*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61261*/             OPC_EmitInteger, MVT::i32, 14, 
/*61264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*61277*/           0, /*End of Scope*/
/*61278*/         /*SwitchType*/ 27, MVT::v4f32,// ->61307
/*61280*/           OPC_Scope, 5, /*->61287*/ // 2 children in Scope
/*61282*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61284*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61287*/           /*Scope*/ 18, /*->61306*/
/*61288*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61290*/             OPC_EmitInteger, MVT::i32, 14, 
/*61293*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61296*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*61306*/           0, /*End of Scope*/
/*61307*/         /*SwitchType*/ 27, MVT::v2f64,// ->61336
/*61309*/           OPC_Scope, 5, /*->61316*/ // 2 children in Scope
/*61311*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61313*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61316*/           /*Scope*/ 18, /*->61335*/
/*61317*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61319*/             OPC_EmitInteger, MVT::i32, 14, 
/*61322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61325*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*61335*/           0, /*End of Scope*/
/*61336*/         0, // EndSwitchType
/*61337*/       /*Scope*/ 125, /*->61463*/
/*61338*/         OPC_CheckChild0Type, MVT::v2f64,
/*61340*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->61346
/*61343*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*61346*/         /*SwitchType*/ 27, MVT::v4i32,// ->61375
/*61348*/           OPC_Scope, 5, /*->61355*/ // 2 children in Scope
/*61350*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61352*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61355*/           /*Scope*/ 18, /*->61374*/
/*61356*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61358*/             OPC_EmitInteger, MVT::i32, 14, 
/*61361*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61364*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*61374*/           0, /*End of Scope*/
/*61375*/         /*SwitchType*/ 27, MVT::v8i16,// ->61404
/*61377*/           OPC_Scope, 5, /*->61384*/ // 2 children in Scope
/*61379*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61381*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61384*/           /*Scope*/ 18, /*->61403*/
/*61385*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61387*/             OPC_EmitInteger, MVT::i32, 14, 
/*61390*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61393*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*61403*/           0, /*End of Scope*/
/*61404*/         /*SwitchType*/ 27, MVT::v16i8,// ->61433
/*61406*/           OPC_Scope, 5, /*->61413*/ // 2 children in Scope
/*61408*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61410*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61413*/           /*Scope*/ 18, /*->61432*/
/*61414*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61416*/             OPC_EmitInteger, MVT::i32, 14, 
/*61419*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61422*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*61432*/           0, /*End of Scope*/
/*61433*/         /*SwitchType*/ 27, MVT::v4f32,// ->61462
/*61435*/           OPC_Scope, 5, /*->61442*/ // 2 children in Scope
/*61437*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61439*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61442*/           /*Scope*/ 18, /*->61461*/
/*61443*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61445*/             OPC_EmitInteger, MVT::i32, 14, 
/*61448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61451*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*61461*/           0, /*End of Scope*/
/*61462*/         0, // EndSwitchType
/*61463*/       /*Scope*/ 125, /*->61589*/
/*61464*/         OPC_CheckChild0Type, MVT::v4f32,
/*61466*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->61496
/*61469*/           OPC_Scope, 5, /*->61476*/ // 2 children in Scope
/*61471*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61473*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61476*/           /*Scope*/ 18, /*->61495*/
/*61477*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61479*/             OPC_EmitInteger, MVT::i32, 14, 
/*61482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61485*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*61495*/           0, /*End of Scope*/
/*61496*/         /*SwitchType*/ 3, MVT::v4i32,// ->61501
/*61498*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*61501*/         /*SwitchType*/ 27, MVT::v8i16,// ->61530
/*61503*/           OPC_Scope, 5, /*->61510*/ // 2 children in Scope
/*61505*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61507*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61510*/           /*Scope*/ 18, /*->61529*/
/*61511*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61513*/             OPC_EmitInteger, MVT::i32, 14, 
/*61516*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61519*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*61529*/           0, /*End of Scope*/
/*61530*/         /*SwitchType*/ 27, MVT::v16i8,// ->61559
/*61532*/           OPC_Scope, 5, /*->61539*/ // 2 children in Scope
/*61534*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61536*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61539*/           /*Scope*/ 18, /*->61558*/
/*61540*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61542*/             OPC_EmitInteger, MVT::i32, 14, 
/*61545*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61548*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*61558*/           0, /*End of Scope*/
/*61559*/         /*SwitchType*/ 27, MVT::v2f64,// ->61588
/*61561*/           OPC_Scope, 5, /*->61568*/ // 2 children in Scope
/*61563*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61565*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61568*/           /*Scope*/ 18, /*->61587*/
/*61569*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61571*/             OPC_EmitInteger, MVT::i32, 14, 
/*61574*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61577*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*61587*/           0, /*End of Scope*/
/*61588*/         0, // EndSwitchType
/*61589*/       /*Scope*/ 125, /*->61715*/
/*61590*/         OPC_CheckChild0Type, MVT::v2i64,
/*61592*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->61622
/*61595*/           OPC_Scope, 5, /*->61602*/ // 2 children in Scope
/*61597*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61599*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61602*/           /*Scope*/ 18, /*->61621*/
/*61603*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61605*/             OPC_EmitInteger, MVT::i32, 14, 
/*61608*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61611*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*61621*/           0, /*End of Scope*/
/*61622*/         /*SwitchType*/ 27, MVT::v8i16,// ->61651
/*61624*/           OPC_Scope, 5, /*->61631*/ // 2 children in Scope
/*61626*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61628*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61631*/           /*Scope*/ 18, /*->61650*/
/*61632*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61634*/             OPC_EmitInteger, MVT::i32, 14, 
/*61637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61640*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*61650*/           0, /*End of Scope*/
/*61651*/         /*SwitchType*/ 27, MVT::v16i8,// ->61680
/*61653*/           OPC_Scope, 5, /*->61660*/ // 2 children in Scope
/*61655*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61657*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61660*/           /*Scope*/ 18, /*->61679*/
/*61661*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61663*/             OPC_EmitInteger, MVT::i32, 14, 
/*61666*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61669*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*61679*/           0, /*End of Scope*/
/*61680*/         /*SwitchType*/ 27, MVT::v4f32,// ->61709
/*61682*/           OPC_Scope, 5, /*->61689*/ // 2 children in Scope
/*61684*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isLittleEndian())
/*61686*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61689*/           /*Scope*/ 18, /*->61708*/
/*61690*/             OPC_CheckPatternPredicate, 20, // (MF->getDataLayout().isBigEndian())
/*61692*/             OPC_EmitInteger, MVT::i32, 14, 
/*61695*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61698*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*61708*/           0, /*End of Scope*/
/*61709*/         /*SwitchType*/ 3, MVT::v2f64,// ->61714
/*61711*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*61714*/         0, // EndSwitchType
/*61715*/       0, /*End of Scope*/
/*61716*/     0, /*End of Scope*/
/*61717*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->61738
/*61720*/     OPC_CaptureGlueInput,
/*61721*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61723*/     OPC_EmitInteger, MVT::i32, 14, 
/*61726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*61738*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->61808
/*61741*/     OPC_RecordChild0, // #0 = $a
/*61742*/     OPC_CheckType, MVT::i32,
/*61744*/     OPC_Scope, 30, /*->61776*/ // 2 children in Scope
/*61746*/       OPC_CheckChild0Type, MVT::f32,
/*61748*/       OPC_EmitInteger, MVT::i32, 14, 
/*61751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61754*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61764*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61767*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*61776*/     /*Scope*/ 30, /*->61807*/
/*61777*/       OPC_CheckChild0Type, MVT::f64,
/*61779*/       OPC_EmitInteger, MVT::i32, 14, 
/*61782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61785*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61795*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61798*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*61807*/     0, /*End of Scope*/
/*61808*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->61820
/*61811*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*61812*/     OPC_EmitMergeInputChains1_0,
/*61813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*61820*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->61899
/*61823*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*61824*/     OPC_RecordChild1, // #1 = $src
/*61825*/     OPC_CheckChild1Type, MVT::i32,
/*61827*/     OPC_RecordChild2, // #2 = $val
/*61828*/     OPC_CheckChild2Type, MVT::i32,
/*61830*/     OPC_CheckType, MVT::i32,
/*61832*/     OPC_Scope, 12, /*->61846*/ // 5 children in Scope
/*61834*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*61836*/       OPC_EmitMergeInputChains1_0,
/*61837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*61846*/     /*Scope*/ 12, /*->61859*/
/*61847*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*61849*/       OPC_EmitMergeInputChains1_0,
/*61850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*61859*/     /*Scope*/ 12, /*->61872*/
/*61860*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61862*/       OPC_EmitMergeInputChains1_0,
/*61863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61872*/     /*Scope*/ 12, /*->61885*/
/*61873*/       OPC_CheckPatternPredicate, 67, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*61875*/       OPC_EmitMergeInputChains1_0,
/*61876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61885*/     /*Scope*/ 12, /*->61898*/
/*61886*/       OPC_CheckPatternPredicate, 68, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*61888*/       OPC_EmitMergeInputChains1_0,
/*61889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61898*/     0, /*End of Scope*/
/*61899*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->61910
/*61902*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*61903*/     OPC_EmitMergeInputChains1_0,
/*61904*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*61910*/   /*SwitchOpcode*/ 6|128,3/*390*/, TARGET_VAL(ISD::SINT_TO_FP),// ->62304
/*61914*/     OPC_Scope, 71|128,1/*199*/, /*->62116*/ // 2 children in Scope
/*61917*/       OPC_MoveChild, 0,
/*61919*/       OPC_SwitchOpcode /*2 cases */, 96, TARGET_VAL(ISD::LOAD),// ->62019
/*61923*/         OPC_RecordMemRef,
/*61924*/         OPC_RecordNode, // #0 = 'ld' chained node
/*61925*/         OPC_RecordChild1, // #1 = $a
/*61926*/         OPC_CheckChild1Type, MVT::i32,
/*61928*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*61930*/         OPC_CheckPredicate, 63, // Predicate_load
/*61932*/         OPC_CheckType, MVT::i32,
/*61934*/         OPC_MoveParent,
/*61935*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->61977
/*61938*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*61940*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*61943*/           OPC_EmitMergeInputChains1_0,
/*61944*/           OPC_EmitInteger, MVT::i32, 14, 
/*61947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61950*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*61961*/           OPC_EmitInteger, MVT::i32, 14, 
/*61964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*61977*/         /*SwitchType*/ 39, MVT::f32,// ->62018
/*61979*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*61981*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*61984*/           OPC_EmitMergeInputChains1_0,
/*61985*/           OPC_EmitInteger, MVT::i32, 14, 
/*61988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61991*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62002*/           OPC_EmitInteger, MVT::i32, 14, 
/*62005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*62018*/         0, // EndSwitchType
/*62019*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->62115
/*62022*/         OPC_RecordChild0, // #0 = $src
/*62023*/         OPC_Scope, 44, /*->62069*/ // 2 children in Scope
/*62025*/           OPC_CheckChild0Type, MVT::v2i32,
/*62027*/           OPC_RecordChild1, // #1 = $lane
/*62028*/           OPC_MoveChild, 1,
/*62030*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62033*/           OPC_MoveParent,
/*62034*/           OPC_MoveParent,
/*62035*/           OPC_CheckType, MVT::f64,
/*62037*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*62039*/           OPC_EmitConvertToTarget, 1,
/*62041*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*62044*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62053*/           OPC_EmitInteger, MVT::i32, 14, 
/*62056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62059*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62069*/         /*Scope*/ 44, /*->62114*/
/*62070*/           OPC_CheckChild0Type, MVT::v4i32,
/*62072*/           OPC_RecordChild1, // #1 = $lane
/*62073*/           OPC_MoveChild, 1,
/*62075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62078*/           OPC_MoveParent,
/*62079*/           OPC_MoveParent,
/*62080*/           OPC_CheckType, MVT::f64,
/*62082*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*62084*/           OPC_EmitConvertToTarget, 1,
/*62086*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*62089*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62098*/           OPC_EmitInteger, MVT::i32, 14, 
/*62101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62104*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62114*/         0, /*End of Scope*/
/*62115*/       0, // EndSwitchOpcode
/*62116*/     /*Scope*/ 57|128,1/*185*/, /*->62303*/
/*62118*/       OPC_RecordChild0, // #0 = $a
/*62119*/       OPC_Scope, 6|128,1/*134*/, /*->62256*/ // 3 children in Scope
/*62122*/         OPC_CheckChild0Type, MVT::i32,
/*62124*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->62157
/*62127*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62129*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62132*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62141*/           OPC_EmitInteger, MVT::i32, 14, 
/*62144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62147*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62157*/         /*SwitchType*/ 96, MVT::f32,// ->62255
/*62159*/           OPC_Scope, 30, /*->62191*/ // 2 children in Scope
/*62161*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62163*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62166*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62175*/             OPC_EmitInteger, MVT::i32, 14, 
/*62178*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62181*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62191*/           /*Scope*/ 62, /*->62254*/
/*62192*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62194*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*62201*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62204*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*62213*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62216*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*62226*/             OPC_EmitInteger, MVT::i32, 14, 
/*62229*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62232*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*62242*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62245*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*62254*/           0, /*End of Scope*/
/*62255*/         0, // EndSwitchType
/*62256*/       /*Scope*/ 22, /*->62279*/
/*62257*/         OPC_CheckChild0Type, MVT::v2i32,
/*62259*/         OPC_CheckType, MVT::v2f32,
/*62261*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62263*/         OPC_EmitInteger, MVT::i32, 14, 
/*62266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*62279*/       /*Scope*/ 22, /*->62302*/
/*62280*/         OPC_CheckChild0Type, MVT::v4i32,
/*62282*/         OPC_CheckType, MVT::v4f32,
/*62284*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62286*/         OPC_EmitInteger, MVT::i32, 14, 
/*62289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*62302*/       0, /*End of Scope*/
/*62303*/     0, /*End of Scope*/
/*62304*/   /*SwitchOpcode*/ 6|128,3/*390*/, TARGET_VAL(ISD::UINT_TO_FP),// ->62698
/*62308*/     OPC_Scope, 71|128,1/*199*/, /*->62510*/ // 2 children in Scope
/*62311*/       OPC_MoveChild, 0,
/*62313*/       OPC_SwitchOpcode /*2 cases */, 96, TARGET_VAL(ISD::LOAD),// ->62413
/*62317*/         OPC_RecordMemRef,
/*62318*/         OPC_RecordNode, // #0 = 'ld' chained node
/*62319*/         OPC_RecordChild1, // #1 = $a
/*62320*/         OPC_CheckChild1Type, MVT::i32,
/*62322*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*62324*/         OPC_CheckPredicate, 63, // Predicate_load
/*62326*/         OPC_CheckType, MVT::i32,
/*62328*/         OPC_MoveParent,
/*62329*/         OPC_SwitchType /*2 cases */, 39, MVT::f64,// ->62371
/*62332*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62334*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62337*/           OPC_EmitMergeInputChains1_0,
/*62338*/           OPC_EmitInteger, MVT::i32, 14, 
/*62341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62344*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62355*/           OPC_EmitInteger, MVT::i32, 14, 
/*62358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62361*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*62371*/         /*SwitchType*/ 39, MVT::f32,// ->62412
/*62373*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62375*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62378*/           OPC_EmitMergeInputChains1_0,
/*62379*/           OPC_EmitInteger, MVT::i32, 14, 
/*62382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62385*/           OPC_EmitNode, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62396*/           OPC_EmitInteger, MVT::i32, 14, 
/*62399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62402*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*62412*/         0, // EndSwitchType
/*62413*/       /*SwitchOpcode*/ 93, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->62509
/*62416*/         OPC_RecordChild0, // #0 = $src
/*62417*/         OPC_Scope, 44, /*->62463*/ // 2 children in Scope
/*62419*/           OPC_CheckChild0Type, MVT::v2i32,
/*62421*/           OPC_RecordChild1, // #1 = $lane
/*62422*/           OPC_MoveChild, 1,
/*62424*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62427*/           OPC_MoveParent,
/*62428*/           OPC_MoveParent,
/*62429*/           OPC_CheckType, MVT::f64,
/*62431*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*62433*/           OPC_EmitConvertToTarget, 1,
/*62435*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*62438*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62447*/           OPC_EmitInteger, MVT::i32, 14, 
/*62450*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62453*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62463*/         /*Scope*/ 44, /*->62508*/
/*62464*/           OPC_CheckChild0Type, MVT::v4i32,
/*62466*/           OPC_RecordChild1, // #1 = $lane
/*62467*/           OPC_MoveChild, 1,
/*62469*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62472*/           OPC_MoveParent,
/*62473*/           OPC_MoveParent,
/*62474*/           OPC_CheckType, MVT::f64,
/*62476*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*62478*/           OPC_EmitConvertToTarget, 1,
/*62480*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*62483*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62492*/           OPC_EmitInteger, MVT::i32, 14, 
/*62495*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62498*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62508*/         0, /*End of Scope*/
/*62509*/       0, // EndSwitchOpcode
/*62510*/     /*Scope*/ 57|128,1/*185*/, /*->62697*/
/*62512*/       OPC_RecordChild0, // #0 = $a
/*62513*/       OPC_Scope, 6|128,1/*134*/, /*->62650*/ // 3 children in Scope
/*62516*/         OPC_CheckChild0Type, MVT::i32,
/*62518*/         OPC_SwitchType /*2 cases */, 30, MVT::f64,// ->62551
/*62521*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62523*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62526*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62535*/           OPC_EmitInteger, MVT::i32, 14, 
/*62538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62551*/         /*SwitchType*/ 96, MVT::f32,// ->62649
/*62553*/           OPC_Scope, 30, /*->62585*/ // 2 children in Scope
/*62555*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62557*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62560*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62569*/             OPC_EmitInteger, MVT::i32, 14, 
/*62572*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62575*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                          1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62585*/           /*Scope*/ 62, /*->62648*/
/*62586*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62588*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*62595*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62598*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*62607*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62610*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*62620*/             OPC_EmitInteger, MVT::i32, 14, 
/*62623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62626*/             OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*62636*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62639*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*62648*/           0, /*End of Scope*/
/*62649*/         0, // EndSwitchType
/*62650*/       /*Scope*/ 22, /*->62673*/
/*62651*/         OPC_CheckChild0Type, MVT::v2i32,
/*62653*/         OPC_CheckType, MVT::v2f32,
/*62655*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62657*/         OPC_EmitInteger, MVT::i32, 14, 
/*62660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*62673*/       /*Scope*/ 22, /*->62696*/
/*62674*/         OPC_CheckChild0Type, MVT::v4i32,
/*62676*/         OPC_CheckType, MVT::v4f32,
/*62678*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62680*/         OPC_EmitInteger, MVT::i32, 14, 
/*62683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*62696*/       0, /*End of Scope*/
/*62697*/     0, /*End of Scope*/
/*62698*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->64872
/*62702*/     OPC_Scope, 113, /*->62817*/ // 16 children in Scope
/*62704*/       OPC_MoveChild, 0,
/*62706*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62709*/       OPC_MoveChild, 0,
/*62711*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62714*/       OPC_RecordChild0, // #0 = $Dn
/*62715*/       OPC_RecordChild1, // #1 = $Dm
/*62716*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62718*/       OPC_MoveParent,
/*62719*/       OPC_MoveParent,
/*62720*/       OPC_RecordChild1, // #2 = $Ddin
/*62721*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62723*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->62770
/*62726*/         OPC_Scope, 20, /*->62748*/ // 2 children in Scope
/*62728*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62730*/           OPC_EmitInteger, MVT::i32, 14, 
/*62733*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62736*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62748*/         /*Scope*/ 20, /*->62769*/
/*62749*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62751*/           OPC_EmitInteger, MVT::i32, 14, 
/*62754*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62757*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62769*/         0, /*End of Scope*/
/*62770*/       /*SwitchType*/ 44, MVT::f32,// ->62816
/*62772*/         OPC_Scope, 20, /*->62794*/ // 2 children in Scope
/*62774*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62776*/           OPC_EmitInteger, MVT::i32, 14, 
/*62779*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62782*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62794*/         /*Scope*/ 20, /*->62815*/
/*62795*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62797*/           OPC_EmitInteger, MVT::i32, 14, 
/*62800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62815*/         0, /*End of Scope*/
/*62816*/       0, // EndSwitchType
/*62817*/     /*Scope*/ 113, /*->62931*/
/*62818*/       OPC_RecordChild0, // #0 = $Ddin
/*62819*/       OPC_MoveChild, 1,
/*62821*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62824*/       OPC_MoveChild, 0,
/*62826*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62829*/       OPC_RecordChild0, // #1 = $Dn
/*62830*/       OPC_RecordChild1, // #2 = $Dm
/*62831*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62833*/       OPC_MoveParent,
/*62834*/       OPC_MoveParent,
/*62835*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62837*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->62884
/*62840*/         OPC_Scope, 20, /*->62862*/ // 2 children in Scope
/*62842*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62844*/           OPC_EmitInteger, MVT::i32, 14, 
/*62847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62862*/         /*Scope*/ 20, /*->62883*/
/*62863*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62865*/           OPC_EmitInteger, MVT::i32, 14, 
/*62868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62871*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62883*/         0, /*End of Scope*/
/*62884*/       /*SwitchType*/ 44, MVT::f32,// ->62930
/*62886*/         OPC_Scope, 20, /*->62908*/ // 2 children in Scope
/*62888*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62890*/           OPC_EmitInteger, MVT::i32, 14, 
/*62893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62896*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62908*/         /*Scope*/ 20, /*->62929*/
/*62909*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62911*/           OPC_EmitInteger, MVT::i32, 14, 
/*62914*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62917*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62929*/         0, /*End of Scope*/
/*62930*/       0, // EndSwitchType
/*62931*/     /*Scope*/ 59, /*->62991*/
/*62932*/       OPC_MoveChild, 0,
/*62934*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62937*/       OPC_RecordChild0, // #0 = $Dn
/*62938*/       OPC_RecordChild1, // #1 = $Dm
/*62939*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62941*/       OPC_MoveParent,
/*62942*/       OPC_RecordChild1, // #2 = $Ddin
/*62943*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62945*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62968
/*62948*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62950*/         OPC_EmitInteger, MVT::i32, 14, 
/*62953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62968*/       /*SwitchType*/ 20, MVT::f32,// ->62990
/*62970*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62972*/         OPC_EmitInteger, MVT::i32, 14, 
/*62975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62990*/       0, // EndSwitchType
/*62991*/     /*Scope*/ 59, /*->63051*/
/*62992*/       OPC_RecordChild0, // #0 = $dstin
/*62993*/       OPC_MoveChild, 1,
/*62995*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62998*/       OPC_RecordChild0, // #1 = $a
/*62999*/       OPC_RecordChild1, // #2 = $b
/*63000*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63002*/       OPC_MoveParent,
/*63003*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63005*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63028
/*63008*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63010*/         OPC_EmitInteger, MVT::i32, 14, 
/*63013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63028*/       /*SwitchType*/ 20, MVT::f32,// ->63050
/*63030*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63032*/         OPC_EmitInteger, MVT::i32, 14, 
/*63035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63050*/       0, // EndSwitchType
/*63051*/     /*Scope*/ 59, /*->63111*/
/*63052*/       OPC_MoveChild, 0,
/*63054*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63057*/       OPC_RecordChild0, // #0 = $Dn
/*63058*/       OPC_RecordChild1, // #1 = $Dm
/*63059*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63061*/       OPC_MoveParent,
/*63062*/       OPC_RecordChild1, // #2 = $Ddin
/*63063*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63065*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63088
/*63068*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63070*/         OPC_EmitInteger, MVT::i32, 14, 
/*63073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63088*/       /*SwitchType*/ 20, MVT::f32,// ->63110
/*63090*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63092*/         OPC_EmitInteger, MVT::i32, 14, 
/*63095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63110*/       0, // EndSwitchType
/*63111*/     /*Scope*/ 97|128,2/*353*/, /*->63466*/
/*63113*/       OPC_RecordChild0, // #0 = $dstin
/*63114*/       OPC_MoveChild, 1,
/*63116*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63119*/       OPC_RecordChild0, // #1 = $a
/*63120*/       OPC_RecordChild1, // #2 = $b
/*63121*/       OPC_Scope, 51, /*->63174*/ // 2 children in Scope
/*63123*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63125*/         OPC_MoveParent,
/*63126*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63128*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->63151
/*63131*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63133*/           OPC_EmitInteger, MVT::i32, 14, 
/*63136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63139*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63151*/         /*SwitchType*/ 20, MVT::f32,// ->63173
/*63153*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63155*/           OPC_EmitInteger, MVT::i32, 14, 
/*63158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63161*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63173*/         0, // EndSwitchType
/*63174*/       /*Scope*/ 33|128,2/*289*/, /*->63465*/
/*63176*/         OPC_MoveParent,
/*63177*/         OPC_CheckType, MVT::f32,
/*63179*/         OPC_Scope, 12|128,1/*140*/, /*->63322*/ // 2 children in Scope
/*63182*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63184*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63191*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63194*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63203*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63206*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63216*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63223*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63226*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63235*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63238*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63248*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63255*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63258*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63267*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63270*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63280*/           OPC_EmitInteger, MVT::i32, 14, 
/*63283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63286*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63298*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63301*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63310*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63313*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63322*/         /*Scope*/ 12|128,1/*140*/, /*->63464*/
/*63324*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63326*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63333*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63336*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63345*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63348*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63358*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63365*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63368*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63377*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63380*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63390*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63397*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63400*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63409*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63412*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63422*/           OPC_EmitInteger, MVT::i32, 14, 
/*63425*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63428*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63440*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63443*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63452*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63455*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63464*/         0, /*End of Scope*/
/*63465*/       0, /*End of Scope*/
/*63466*/     /*Scope*/ 41|128,2/*297*/, /*->63765*/
/*63468*/       OPC_MoveChild, 0,
/*63470*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63473*/       OPC_RecordChild0, // #0 = $a
/*63474*/       OPC_RecordChild1, // #1 = $b
/*63475*/       OPC_MoveParent,
/*63476*/       OPC_RecordChild1, // #2 = $acc
/*63477*/       OPC_CheckType, MVT::f32,
/*63479*/       OPC_Scope, 12|128,1/*140*/, /*->63622*/ // 2 children in Scope
/*63482*/         OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63484*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63491*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63494*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63503*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63506*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*63516*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63523*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63526*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63535*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63538*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*63548*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63555*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63558*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63567*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63570*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*63580*/         OPC_EmitInteger, MVT::i32, 14, 
/*63583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63586*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63598*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63601*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63610*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63613*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63622*/       /*Scope*/ 12|128,1/*140*/, /*->63764*/
/*63624*/         OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63626*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63633*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63636*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63645*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63648*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*63658*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63665*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63668*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63677*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63680*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*63690*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63697*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63700*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63709*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63712*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*63722*/         OPC_EmitInteger, MVT::i32, 14, 
/*63725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63728*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63740*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63743*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63752*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63755*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63764*/       0, /*End of Scope*/
/*63765*/     /*Scope*/ 38|128,2/*294*/, /*->64061*/
/*63767*/       OPC_RecordChild0, // #0 = $Dn
/*63768*/       OPC_Scope, 29|128,1/*157*/, /*->63928*/ // 2 children in Scope
/*63771*/         OPC_RecordChild1, // #1 = $Dm
/*63772*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63794
/*63775*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*63777*/           OPC_EmitInteger, MVT::i32, 14, 
/*63780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63783*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*63794*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->63927
/*63797*/           OPC_Scope, 19, /*->63818*/ // 2 children in Scope
/*63799*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*63801*/             OPC_EmitInteger, MVT::i32, 14, 
/*63804*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63807*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*63818*/           /*Scope*/ 107, /*->63926*/
/*63819*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63821*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*63828*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63831*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*63840*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63843*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*63853*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*63860*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63863*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*63872*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63875*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*63885*/             OPC_EmitInteger, MVT::i32, 14, 
/*63888*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63891*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*63902*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63905*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*63914*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63917*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63926*/           0, /*End of Scope*/
/*63927*/         0, // EndSwitchType
/*63928*/       /*Scope*/ 2|128,1/*130*/, /*->64060*/
/*63930*/         OPC_MoveChild, 1,
/*63932*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63935*/         OPC_Scope, 74, /*->64011*/ // 2 children in Scope
/*63937*/           OPC_RecordChild0, // #1 = $Vn
/*63938*/           OPC_MoveChild, 1,
/*63940*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63943*/           OPC_RecordChild0, // #2 = $Vm
/*63944*/           OPC_CheckChild0Type, MVT::v2f32,
/*63946*/           OPC_RecordChild1, // #3 = $lane
/*63947*/           OPC_MoveChild, 1,
/*63949*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63952*/           OPC_MoveParent,
/*63953*/           OPC_MoveParent,
/*63954*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63956*/           OPC_MoveParent,
/*63957*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63959*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->63985
/*63962*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63964*/             OPC_EmitConvertToTarget, 3,
/*63966*/             OPC_EmitInteger, MVT::i32, 14, 
/*63969*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63972*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63985*/           /*SwitchType*/ 23, MVT::v4f32,// ->64010
/*63987*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63989*/             OPC_EmitConvertToTarget, 3,
/*63991*/             OPC_EmitInteger, MVT::i32, 14, 
/*63994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63997*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64010*/           0, // EndSwitchType
/*64011*/         /*Scope*/ 47, /*->64059*/
/*64012*/           OPC_MoveChild, 0,
/*64014*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64017*/           OPC_RecordChild0, // #1 = $Vm
/*64018*/           OPC_CheckChild0Type, MVT::v2f32,
/*64020*/           OPC_RecordChild1, // #2 = $lane
/*64021*/           OPC_MoveChild, 1,
/*64023*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64026*/           OPC_MoveParent,
/*64027*/           OPC_MoveParent,
/*64028*/           OPC_RecordChild1, // #3 = $Vn
/*64029*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64031*/           OPC_MoveParent,
/*64032*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64034*/           OPC_CheckType, MVT::v2f32,
/*64036*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64038*/           OPC_EmitConvertToTarget, 2,
/*64040*/           OPC_EmitInteger, MVT::i32, 14, 
/*64043*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64046*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64059*/         0, /*End of Scope*/
/*64060*/       0, /*End of Scope*/
/*64061*/     /*Scope*/ 105, /*->64167*/
/*64062*/       OPC_MoveChild, 0,
/*64064*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64067*/       OPC_Scope, 48, /*->64117*/ // 2 children in Scope
/*64069*/         OPC_RecordChild0, // #0 = $Vn
/*64070*/         OPC_MoveChild, 1,
/*64072*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64075*/         OPC_RecordChild0, // #1 = $Vm
/*64076*/         OPC_CheckChild0Type, MVT::v2f32,
/*64078*/         OPC_RecordChild1, // #2 = $lane
/*64079*/         OPC_MoveChild, 1,
/*64081*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64084*/         OPC_MoveParent,
/*64085*/         OPC_MoveParent,
/*64086*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64088*/         OPC_MoveParent,
/*64089*/         OPC_RecordChild1, // #3 = $src1
/*64090*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64092*/         OPC_CheckType, MVT::v2f32,
/*64094*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64096*/         OPC_EmitConvertToTarget, 2,
/*64098*/         OPC_EmitInteger, MVT::i32, 14, 
/*64101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64117*/       /*Scope*/ 48, /*->64166*/
/*64118*/         OPC_MoveChild, 0,
/*64120*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64123*/         OPC_RecordChild0, // #0 = $Vm
/*64124*/         OPC_CheckChild0Type, MVT::v2f32,
/*64126*/         OPC_RecordChild1, // #1 = $lane
/*64127*/         OPC_MoveChild, 1,
/*64129*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64132*/         OPC_MoveParent,
/*64133*/         OPC_MoveParent,
/*64134*/         OPC_RecordChild1, // #2 = $Vn
/*64135*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64137*/         OPC_MoveParent,
/*64138*/         OPC_RecordChild1, // #3 = $src1
/*64139*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64141*/         OPC_CheckType, MVT::v2f32,
/*64143*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64145*/         OPC_EmitConvertToTarget, 1,
/*64147*/         OPC_EmitInteger, MVT::i32, 14, 
/*64150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64166*/       0, /*End of Scope*/
/*64167*/     /*Scope*/ 53, /*->64221*/
/*64168*/       OPC_RecordChild0, // #0 = $src1
/*64169*/       OPC_MoveChild, 1,
/*64171*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64174*/       OPC_MoveChild, 0,
/*64176*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64179*/       OPC_RecordChild0, // #1 = $Vm
/*64180*/       OPC_CheckChild0Type, MVT::v2f32,
/*64182*/       OPC_RecordChild1, // #2 = $lane
/*64183*/       OPC_MoveChild, 1,
/*64185*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64188*/       OPC_MoveParent,
/*64189*/       OPC_MoveParent,
/*64190*/       OPC_RecordChild1, // #3 = $Vn
/*64191*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64193*/       OPC_MoveParent,
/*64194*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64196*/       OPC_CheckType, MVT::v4f32,
/*64198*/       OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64200*/       OPC_EmitConvertToTarget, 2,
/*64202*/       OPC_EmitInteger, MVT::i32, 14, 
/*64205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64221*/     /*Scope*/ 105, /*->64327*/
/*64222*/       OPC_MoveChild, 0,
/*64224*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64227*/       OPC_Scope, 48, /*->64277*/ // 2 children in Scope
/*64229*/         OPC_RecordChild0, // #0 = $Vn
/*64230*/         OPC_MoveChild, 1,
/*64232*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64235*/         OPC_RecordChild0, // #1 = $Vm
/*64236*/         OPC_CheckChild0Type, MVT::v2f32,
/*64238*/         OPC_RecordChild1, // #2 = $lane
/*64239*/         OPC_MoveChild, 1,
/*64241*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64244*/         OPC_MoveParent,
/*64245*/         OPC_MoveParent,
/*64246*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64248*/         OPC_MoveParent,
/*64249*/         OPC_RecordChild1, // #3 = $src1
/*64250*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64252*/         OPC_CheckType, MVT::v4f32,
/*64254*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64256*/         OPC_EmitConvertToTarget, 2,
/*64258*/         OPC_EmitInteger, MVT::i32, 14, 
/*64261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64277*/       /*Scope*/ 48, /*->64326*/
/*64278*/         OPC_MoveChild, 0,
/*64280*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64283*/         OPC_RecordChild0, // #0 = $Vm
/*64284*/         OPC_CheckChild0Type, MVT::v2f32,
/*64286*/         OPC_RecordChild1, // #1 = $lane
/*64287*/         OPC_MoveChild, 1,
/*64289*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64292*/         OPC_MoveParent,
/*64293*/         OPC_MoveParent,
/*64294*/         OPC_RecordChild1, // #2 = $Vn
/*64295*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64297*/         OPC_MoveParent,
/*64298*/         OPC_RecordChild1, // #3 = $src1
/*64299*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64301*/         OPC_CheckType, MVT::v4f32,
/*64303*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64305*/         OPC_EmitConvertToTarget, 1,
/*64307*/         OPC_EmitInteger, MVT::i32, 14, 
/*64310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64313*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64326*/       0, /*End of Scope*/
/*64327*/     /*Scope*/ 10|128,1/*138*/, /*->64467*/
/*64329*/       OPC_RecordChild0, // #0 = $src1
/*64330*/       OPC_MoveChild, 1,
/*64332*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64335*/       OPC_Scope, 64, /*->64401*/ // 2 children in Scope
/*64337*/         OPC_RecordChild0, // #1 = $src2
/*64338*/         OPC_MoveChild, 1,
/*64340*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64343*/         OPC_RecordChild0, // #2 = $src3
/*64344*/         OPC_CheckChild0Type, MVT::v4f32,
/*64346*/         OPC_RecordChild1, // #3 = $lane
/*64347*/         OPC_MoveChild, 1,
/*64349*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64352*/         OPC_MoveParent,
/*64353*/         OPC_MoveParent,
/*64354*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64356*/         OPC_MoveParent,
/*64357*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64359*/         OPC_CheckType, MVT::v4f32,
/*64361*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64363*/         OPC_EmitConvertToTarget, 3,
/*64365*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64368*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*64377*/         OPC_EmitConvertToTarget, 3,
/*64379*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64382*/         OPC_EmitInteger, MVT::i32, 14, 
/*64385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64401*/       /*Scope*/ 64, /*->64466*/
/*64402*/         OPC_MoveChild, 0,
/*64404*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64407*/         OPC_RecordChild0, // #1 = $src3
/*64408*/         OPC_CheckChild0Type, MVT::v4f32,
/*64410*/         OPC_RecordChild1, // #2 = $lane
/*64411*/         OPC_MoveChild, 1,
/*64413*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64416*/         OPC_MoveParent,
/*64417*/         OPC_MoveParent,
/*64418*/         OPC_RecordChild1, // #3 = $src2
/*64419*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64421*/         OPC_MoveParent,
/*64422*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64424*/         OPC_CheckType, MVT::v4f32,
/*64426*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64428*/         OPC_EmitConvertToTarget, 2,
/*64430*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64433*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*64442*/         OPC_EmitConvertToTarget, 2,
/*64444*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64447*/         OPC_EmitInteger, MVT::i32, 14, 
/*64450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64466*/       0, /*End of Scope*/
/*64467*/     /*Scope*/ 11|128,1/*139*/, /*->64608*/
/*64469*/       OPC_MoveChild, 0,
/*64471*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64474*/       OPC_Scope, 65, /*->64541*/ // 2 children in Scope
/*64476*/         OPC_RecordChild0, // #0 = $src2
/*64477*/         OPC_MoveChild, 1,
/*64479*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64482*/         OPC_RecordChild0, // #1 = $src3
/*64483*/         OPC_CheckChild0Type, MVT::v4f32,
/*64485*/         OPC_RecordChild1, // #2 = $lane
/*64486*/         OPC_MoveChild, 1,
/*64488*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64491*/         OPC_MoveParent,
/*64492*/         OPC_MoveParent,
/*64493*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64495*/         OPC_MoveParent,
/*64496*/         OPC_RecordChild1, // #3 = $src1
/*64497*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64499*/         OPC_CheckType, MVT::v4f32,
/*64501*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64503*/         OPC_EmitConvertToTarget, 2,
/*64505*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64508*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*64517*/         OPC_EmitConvertToTarget, 2,
/*64519*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64522*/         OPC_EmitInteger, MVT::i32, 14, 
/*64525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64528*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64541*/       /*Scope*/ 65, /*->64607*/
/*64542*/         OPC_MoveChild, 0,
/*64544*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64547*/         OPC_RecordChild0, // #0 = $src3
/*64548*/         OPC_CheckChild0Type, MVT::v4f32,
/*64550*/         OPC_RecordChild1, // #1 = $lane
/*64551*/         OPC_MoveChild, 1,
/*64553*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64556*/         OPC_MoveParent,
/*64557*/         OPC_MoveParent,
/*64558*/         OPC_RecordChild1, // #2 = $src2
/*64559*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64561*/         OPC_MoveParent,
/*64562*/         OPC_RecordChild1, // #3 = $src1
/*64563*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64565*/         OPC_CheckType, MVT::v4f32,
/*64567*/         OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64569*/         OPC_EmitConvertToTarget, 1,
/*64571*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64574*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*64583*/         OPC_EmitConvertToTarget, 1,
/*64585*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64588*/         OPC_EmitInteger, MVT::i32, 14, 
/*64591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64607*/       0, /*End of Scope*/
/*64608*/     /*Scope*/ 107, /*->64716*/
/*64609*/       OPC_RecordChild0, // #0 = $src1
/*64610*/       OPC_MoveChild, 1,
/*64612*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64615*/       OPC_RecordChild0, // #1 = $Vn
/*64616*/       OPC_RecordChild1, // #2 = $Vm
/*64617*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64619*/       OPC_MoveParent,
/*64620*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64622*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->64669
/*64625*/         OPC_Scope, 20, /*->64647*/ // 2 children in Scope
/*64627*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64629*/           OPC_EmitInteger, MVT::i32, 14, 
/*64632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64635*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64647*/         /*Scope*/ 20, /*->64668*/
/*64648*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64650*/           OPC_EmitInteger, MVT::i32, 14, 
/*64653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64656*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64668*/         0, /*End of Scope*/
/*64669*/       /*SwitchType*/ 44, MVT::v4f32,// ->64715
/*64671*/         OPC_Scope, 20, /*->64693*/ // 2 children in Scope
/*64673*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64675*/           OPC_EmitInteger, MVT::i32, 14, 
/*64678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64693*/         /*Scope*/ 20, /*->64714*/
/*64694*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64696*/           OPC_EmitInteger, MVT::i32, 14, 
/*64699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64714*/         0, /*End of Scope*/
/*64715*/       0, // EndSwitchType
/*64716*/     /*Scope*/ 107, /*->64824*/
/*64717*/       OPC_MoveChild, 0,
/*64719*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64722*/       OPC_RecordChild0, // #0 = $Vn
/*64723*/       OPC_RecordChild1, // #1 = $Vm
/*64724*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64726*/       OPC_MoveParent,
/*64727*/       OPC_RecordChild1, // #2 = $src1
/*64728*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*64730*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->64777
/*64733*/         OPC_Scope, 20, /*->64755*/ // 2 children in Scope
/*64735*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64737*/           OPC_EmitInteger, MVT::i32, 14, 
/*64740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64743*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64755*/         /*Scope*/ 20, /*->64776*/
/*64756*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64758*/           OPC_EmitInteger, MVT::i32, 14, 
/*64761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64764*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64776*/         0, /*End of Scope*/
/*64777*/       /*SwitchType*/ 44, MVT::v4f32,// ->64823
/*64779*/         OPC_Scope, 20, /*->64801*/ // 2 children in Scope
/*64781*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64783*/           OPC_EmitInteger, MVT::i32, 14, 
/*64786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64789*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64801*/         /*Scope*/ 20, /*->64822*/
/*64802*/           OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64804*/           OPC_EmitInteger, MVT::i32, 14, 
/*64807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64810*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64822*/         0, /*End of Scope*/
/*64823*/       0, // EndSwitchType
/*64824*/     /*Scope*/ 46, /*->64871*/
/*64825*/       OPC_RecordChild0, // #0 = $Vn
/*64826*/       OPC_RecordChild1, // #1 = $Vm
/*64827*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->64849
/*64830*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64832*/         OPC_EmitInteger, MVT::i32, 14, 
/*64835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64849*/       /*SwitchType*/ 19, MVT::v4f32,// ->64870
/*64851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64853*/         OPC_EmitInteger, MVT::i32, 14, 
/*64856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64870*/       0, // EndSwitchType
/*64871*/     0, /*End of Scope*/
/*64872*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->66131
/*64876*/     OPC_Scope, 113, /*->64991*/ // 6 children in Scope
/*64878*/       OPC_MoveChild, 0,
/*64880*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64883*/       OPC_MoveChild, 0,
/*64885*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64888*/       OPC_RecordChild0, // #0 = $Dn
/*64889*/       OPC_RecordChild1, // #1 = $Dm
/*64890*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64892*/       OPC_MoveParent,
/*64893*/       OPC_MoveParent,
/*64894*/       OPC_RecordChild1, // #2 = $Ddin
/*64895*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64897*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64944
/*64900*/         OPC_Scope, 20, /*->64922*/ // 2 children in Scope
/*64902*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64904*/           OPC_EmitInteger, MVT::i32, 14, 
/*64907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64910*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64922*/         /*Scope*/ 20, /*->64943*/
/*64923*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64925*/           OPC_EmitInteger, MVT::i32, 14, 
/*64928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64931*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64943*/         0, /*End of Scope*/
/*64944*/       /*SwitchType*/ 44, MVT::f32,// ->64990
/*64946*/         OPC_Scope, 20, /*->64968*/ // 2 children in Scope
/*64948*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64950*/           OPC_EmitInteger, MVT::i32, 14, 
/*64953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64956*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64968*/         /*Scope*/ 20, /*->64989*/
/*64969*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64971*/           OPC_EmitInteger, MVT::i32, 14, 
/*64974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64977*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64989*/         0, /*End of Scope*/
/*64990*/       0, // EndSwitchType
/*64991*/     /*Scope*/ 59, /*->65051*/
/*64992*/       OPC_RecordChild0, // #0 = $dstin
/*64993*/       OPC_MoveChild, 1,
/*64995*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64998*/       OPC_RecordChild0, // #1 = $a
/*64999*/       OPC_RecordChild1, // #2 = $b
/*65000*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65002*/       OPC_MoveParent,
/*65003*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65005*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65028
/*65008*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65010*/         OPC_EmitInteger, MVT::i32, 14, 
/*65013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*65028*/       /*SwitchType*/ 20, MVT::f32,// ->65050
/*65030*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65032*/         OPC_EmitInteger, MVT::i32, 14, 
/*65035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*65050*/       0, // EndSwitchType
/*65051*/     /*Scope*/ 59, /*->65111*/
/*65052*/       OPC_MoveChild, 0,
/*65054*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65057*/       OPC_RecordChild0, // #0 = $Dn
/*65058*/       OPC_RecordChild1, // #1 = $Dm
/*65059*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65061*/       OPC_MoveParent,
/*65062*/       OPC_RecordChild1, // #2 = $Ddin
/*65063*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65065*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65088
/*65068*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65070*/         OPC_EmitInteger, MVT::i32, 14, 
/*65073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65076*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65088*/       /*SwitchType*/ 20, MVT::f32,// ->65110
/*65090*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65092*/         OPC_EmitInteger, MVT::i32, 14, 
/*65095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65110*/       0, // EndSwitchType
/*65111*/     /*Scope*/ 59, /*->65171*/
/*65112*/       OPC_RecordChild0, // #0 = $dstin
/*65113*/       OPC_MoveChild, 1,
/*65115*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65118*/       OPC_RecordChild0, // #1 = $a
/*65119*/       OPC_RecordChild1, // #2 = $b
/*65120*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65122*/       OPC_MoveParent,
/*65123*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65125*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65148
/*65128*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65130*/         OPC_EmitInteger, MVT::i32, 14, 
/*65133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65136*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*65148*/       /*SwitchType*/ 20, MVT::f32,// ->65170
/*65150*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65152*/         OPC_EmitInteger, MVT::i32, 14, 
/*65155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*65170*/       0, // EndSwitchType
/*65171*/     /*Scope*/ 59, /*->65231*/
/*65172*/       OPC_MoveChild, 0,
/*65174*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65177*/       OPC_RecordChild0, // #0 = $Dn
/*65178*/       OPC_RecordChild1, // #1 = $Dm
/*65179*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65181*/       OPC_MoveParent,
/*65182*/       OPC_RecordChild1, // #2 = $Ddin
/*65183*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65185*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65208
/*65188*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65190*/         OPC_EmitInteger, MVT::i32, 14, 
/*65193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65196*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65208*/       /*SwitchType*/ 20, MVT::f32,// ->65230
/*65210*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65212*/         OPC_EmitInteger, MVT::i32, 14, 
/*65215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65230*/       0, // EndSwitchType
/*65231*/     /*Scope*/ 1|128,7/*897*/, /*->66130*/
/*65233*/       OPC_RecordChild0, // #0 = $acc
/*65234*/       OPC_Scope, 40|128,2/*296*/, /*->65533*/ // 4 children in Scope
/*65237*/         OPC_MoveChild, 1,
/*65239*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65242*/         OPC_RecordChild0, // #1 = $a
/*65243*/         OPC_RecordChild1, // #2 = $b
/*65244*/         OPC_MoveParent,
/*65245*/         OPC_CheckType, MVT::f32,
/*65247*/         OPC_Scope, 12|128,1/*140*/, /*->65390*/ // 2 children in Scope
/*65250*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65252*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65259*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65262*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65271*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65274*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*65284*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65291*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65294*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65303*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65306*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*65316*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65323*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65326*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65335*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65338*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*65348*/           OPC_EmitInteger, MVT::i32, 14, 
/*65351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65354*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65366*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65369*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65378*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65381*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65390*/         /*Scope*/ 12|128,1/*140*/, /*->65532*/
/*65392*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65394*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65401*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65404*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65413*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65416*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*65426*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65433*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65436*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65445*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65448*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*65458*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65465*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65468*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65477*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65480*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*65490*/           OPC_EmitInteger, MVT::i32, 14, 
/*65493*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65496*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65508*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65511*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65520*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65523*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65532*/         0, /*End of Scope*/
/*65533*/       /*Scope*/ 29|128,1/*157*/, /*->65692*/
/*65535*/         OPC_RecordChild1, // #1 = $Dm
/*65536*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65558
/*65539*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65541*/           OPC_EmitInteger, MVT::i32, 14, 
/*65544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65558*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->65691
/*65561*/           OPC_Scope, 19, /*->65582*/ // 2 children in Scope
/*65563*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65565*/             OPC_EmitInteger, MVT::i32, 14, 
/*65568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65582*/           /*Scope*/ 107, /*->65690*/
/*65583*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65585*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65592*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65595*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65604*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65607*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65617*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65624*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65627*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65636*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65639*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65649*/             OPC_EmitInteger, MVT::i32, 14, 
/*65652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65655*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65666*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65669*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65678*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65681*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65690*/           0, /*End of Scope*/
/*65691*/         0, // EndSwitchType
/*65692*/       /*Scope*/ 5|128,3/*389*/, /*->66083*/
/*65694*/         OPC_MoveChild, 1,
/*65696*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65699*/         OPC_Scope, 74, /*->65775*/ // 5 children in Scope
/*65701*/           OPC_RecordChild0, // #1 = $Vn
/*65702*/           OPC_MoveChild, 1,
/*65704*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65707*/           OPC_RecordChild0, // #2 = $Vm
/*65708*/           OPC_CheckChild0Type, MVT::v2f32,
/*65710*/           OPC_RecordChild1, // #3 = $lane
/*65711*/           OPC_MoveChild, 1,
/*65713*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65716*/           OPC_MoveParent,
/*65717*/           OPC_MoveParent,
/*65718*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65720*/           OPC_MoveParent,
/*65721*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65723*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->65749
/*65726*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65728*/             OPC_EmitConvertToTarget, 3,
/*65730*/             OPC_EmitInteger, MVT::i32, 14, 
/*65733*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65736*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65749*/           /*SwitchType*/ 23, MVT::v4f32,// ->65774
/*65751*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65753*/             OPC_EmitConvertToTarget, 3,
/*65755*/             OPC_EmitInteger, MVT::i32, 14, 
/*65758*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65761*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65774*/           0, // EndSwitchType
/*65775*/         /*Scope*/ 74, /*->65850*/
/*65776*/           OPC_MoveChild, 0,
/*65778*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65781*/           OPC_RecordChild0, // #1 = $Vm
/*65782*/           OPC_CheckChild0Type, MVT::v2f32,
/*65784*/           OPC_RecordChild1, // #2 = $lane
/*65785*/           OPC_MoveChild, 1,
/*65787*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65790*/           OPC_MoveParent,
/*65791*/           OPC_MoveParent,
/*65792*/           OPC_RecordChild1, // #3 = $Vn
/*65793*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65795*/           OPC_MoveParent,
/*65796*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65798*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->65824
/*65801*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65803*/             OPC_EmitConvertToTarget, 2,
/*65805*/             OPC_EmitInteger, MVT::i32, 14, 
/*65808*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65811*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65824*/           /*SwitchType*/ 23, MVT::v4f32,// ->65849
/*65826*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65828*/             OPC_EmitConvertToTarget, 2,
/*65830*/             OPC_EmitInteger, MVT::i32, 14, 
/*65833*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65836*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65849*/           0, // EndSwitchType
/*65850*/         /*Scope*/ 64, /*->65915*/
/*65851*/           OPC_RecordChild0, // #1 = $src2
/*65852*/           OPC_MoveChild, 1,
/*65854*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65857*/           OPC_RecordChild0, // #2 = $src3
/*65858*/           OPC_CheckChild0Type, MVT::v4f32,
/*65860*/           OPC_RecordChild1, // #3 = $lane
/*65861*/           OPC_MoveChild, 1,
/*65863*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65866*/           OPC_MoveParent,
/*65867*/           OPC_MoveParent,
/*65868*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65870*/           OPC_MoveParent,
/*65871*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65873*/           OPC_CheckType, MVT::v4f32,
/*65875*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65877*/           OPC_EmitConvertToTarget, 3,
/*65879*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65882*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65891*/           OPC_EmitConvertToTarget, 3,
/*65893*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65896*/           OPC_EmitInteger, MVT::i32, 14, 
/*65899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65902*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65915*/         /*Scope*/ 64, /*->65980*/
/*65916*/           OPC_MoveChild, 0,
/*65918*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65921*/           OPC_RecordChild0, // #1 = $src3
/*65922*/           OPC_CheckChild0Type, MVT::v4f32,
/*65924*/           OPC_RecordChild1, // #2 = $lane
/*65925*/           OPC_MoveChild, 1,
/*65927*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65930*/           OPC_MoveParent,
/*65931*/           OPC_MoveParent,
/*65932*/           OPC_RecordChild1, // #3 = $src2
/*65933*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65935*/           OPC_MoveParent,
/*65936*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65938*/           OPC_CheckType, MVT::v4f32,
/*65940*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65942*/           OPC_EmitConvertToTarget, 2,
/*65944*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65947*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65956*/           OPC_EmitConvertToTarget, 2,
/*65958*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65961*/           OPC_EmitInteger, MVT::i32, 14, 
/*65964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65980*/         /*Scope*/ 101, /*->66082*/
/*65981*/           OPC_RecordChild0, // #1 = $Vn
/*65982*/           OPC_RecordChild1, // #2 = $Vm
/*65983*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65985*/           OPC_MoveParent,
/*65986*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65988*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->66035
/*65991*/             OPC_Scope, 20, /*->66013*/ // 2 children in Scope
/*65993*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65995*/               OPC_EmitInteger, MVT::i32, 14, 
/*65998*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66001*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66013*/             /*Scope*/ 20, /*->66034*/
/*66014*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66016*/               OPC_EmitInteger, MVT::i32, 14, 
/*66019*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66022*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66034*/             0, /*End of Scope*/
/*66035*/           /*SwitchType*/ 44, MVT::v4f32,// ->66081
/*66037*/             OPC_Scope, 20, /*->66059*/ // 2 children in Scope
/*66039*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*66041*/               OPC_EmitInteger, MVT::i32, 14, 
/*66044*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66047*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66059*/             /*Scope*/ 20, /*->66080*/
/*66060*/               OPC_CheckPatternPredicate, 77, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66062*/               OPC_EmitInteger, MVT::i32, 14, 
/*66065*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66068*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66080*/             0, /*End of Scope*/
/*66081*/           0, // EndSwitchType
/*66082*/         0, /*End of Scope*/
/*66083*/       /*Scope*/ 45, /*->66129*/
/*66084*/         OPC_RecordChild1, // #1 = $Vm
/*66085*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->66107
/*66088*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66090*/           OPC_EmitInteger, MVT::i32, 14, 
/*66093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66096*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66107*/         /*SwitchType*/ 19, MVT::v4f32,// ->66128
/*66109*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66111*/           OPC_EmitInteger, MVT::i32, 14, 
/*66114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66128*/         0, // EndSwitchType
/*66129*/       0, /*End of Scope*/
/*66130*/     0, /*End of Scope*/
/*66131*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->66522
/*66135*/     OPC_Scope, 112, /*->66249*/ // 4 children in Scope
/*66137*/       OPC_MoveChild, 0,
/*66139*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66142*/       OPC_RecordChild0, // #0 = $Dn
/*66143*/       OPC_MoveParent,
/*66144*/       OPC_RecordChild1, // #1 = $Dm
/*66145*/       OPC_Scope, 53, /*->66200*/ // 2 children in Scope
/*66147*/         OPC_MoveChild, 2,
/*66149*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66152*/         OPC_RecordChild0, // #2 = $Ddin
/*66153*/         OPC_MoveParent,
/*66154*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66177
/*66157*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66159*/           OPC_EmitInteger, MVT::i32, 14, 
/*66162*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66165*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66177*/         /*SwitchType*/ 20, MVT::f32,// ->66199
/*66179*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66181*/           OPC_EmitInteger, MVT::i32, 14, 
/*66184*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66187*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66199*/         0, // EndSwitchType
/*66200*/       /*Scope*/ 47, /*->66248*/
/*66201*/         OPC_RecordChild2, // #2 = $Ddin
/*66202*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66225
/*66205*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66207*/           OPC_EmitInteger, MVT::i32, 14, 
/*66210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66213*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66225*/         /*SwitchType*/ 20, MVT::f32,// ->66247
/*66227*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66229*/           OPC_EmitInteger, MVT::i32, 14, 
/*66232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66247*/         0, // EndSwitchType
/*66248*/       0, /*End of Scope*/
/*66249*/     /*Scope*/ 36|128,1/*164*/, /*->66415*/
/*66251*/       OPC_RecordChild0, // #0 = $Dn
/*66252*/       OPC_Scope, 54, /*->66308*/ // 2 children in Scope
/*66254*/         OPC_MoveChild, 1,
/*66256*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66259*/         OPC_RecordChild0, // #1 = $Dm
/*66260*/         OPC_MoveParent,
/*66261*/         OPC_RecordChild2, // #2 = $Ddin
/*66262*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66285
/*66265*/           OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66267*/           OPC_EmitInteger, MVT::i32, 14, 
/*66270*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66273*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66285*/         /*SwitchType*/ 20, MVT::f32,// ->66307
/*66287*/           OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66289*/           OPC_EmitInteger, MVT::i32, 14, 
/*66292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66307*/         0, // EndSwitchType
/*66308*/       /*Scope*/ 105, /*->66414*/
/*66309*/         OPC_RecordChild1, // #1 = $Dm
/*66310*/         OPC_Scope, 53, /*->66365*/ // 2 children in Scope
/*66312*/           OPC_MoveChild, 2,
/*66314*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66317*/           OPC_RecordChild0, // #2 = $Ddin
/*66318*/           OPC_MoveParent,
/*66319*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66342
/*66322*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66324*/             OPC_EmitInteger, MVT::i32, 14, 
/*66327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66342*/           /*SwitchType*/ 20, MVT::f32,// ->66364
/*66344*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66346*/             OPC_EmitInteger, MVT::i32, 14, 
/*66349*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66352*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66364*/           0, // EndSwitchType
/*66365*/         /*Scope*/ 47, /*->66413*/
/*66366*/           OPC_RecordChild2, // #2 = $Ddin
/*66367*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66390
/*66370*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66372*/             OPC_EmitInteger, MVT::i32, 14, 
/*66375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66378*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66390*/           /*SwitchType*/ 20, MVT::f32,// ->66412
/*66392*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66394*/             OPC_EmitInteger, MVT::i32, 14, 
/*66397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66400*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66412*/           0, // EndSwitchType
/*66413*/         0, /*End of Scope*/
/*66414*/       0, /*End of Scope*/
/*66415*/     /*Scope*/ 55, /*->66471*/
/*66416*/       OPC_MoveChild, 0,
/*66418*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66421*/       OPC_RecordChild0, // #0 = $Vn
/*66422*/       OPC_MoveParent,
/*66423*/       OPC_RecordChild1, // #1 = $Vm
/*66424*/       OPC_RecordChild2, // #2 = $src1
/*66425*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->66448
/*66428*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66430*/         OPC_EmitInteger, MVT::i32, 14, 
/*66433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66448*/       /*SwitchType*/ 20, MVT::v4f32,// ->66470
/*66450*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66452*/         OPC_EmitInteger, MVT::i32, 14, 
/*66455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66470*/       0, // EndSwitchType
/*66471*/     /*Scope*/ 49, /*->66521*/
/*66472*/       OPC_RecordChild0, // #0 = $Vn
/*66473*/       OPC_RecordChild1, // #1 = $Vm
/*66474*/       OPC_RecordChild2, // #2 = $src1
/*66475*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->66498
/*66478*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66480*/         OPC_EmitInteger, MVT::i32, 14, 
/*66483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66498*/       /*SwitchType*/ 20, MVT::v4f32,// ->66520
/*66500*/         OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66502*/         OPC_EmitInteger, MVT::i32, 14, 
/*66505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66520*/       0, // EndSwitchType
/*66521*/     0, /*End of Scope*/
/*66522*/   /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::FNEG),// ->66920
/*66526*/     OPC_Scope, 99|128,1/*227*/, /*->66756*/ // 2 children in Scope
/*66529*/       OPC_MoveChild, 0,
/*66531*/       OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->66705
/*66536*/         OPC_Scope, 56, /*->66594*/ // 2 children in Scope
/*66538*/           OPC_MoveChild, 0,
/*66540*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66543*/           OPC_RecordChild0, // #0 = $Dn
/*66544*/           OPC_MoveParent,
/*66545*/           OPC_RecordChild1, // #1 = $Dm
/*66546*/           OPC_RecordChild2, // #2 = $Ddin
/*66547*/           OPC_MoveParent,
/*66548*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66571
/*66551*/             OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66553*/             OPC_EmitInteger, MVT::i32, 14, 
/*66556*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66559*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66571*/           /*SwitchType*/ 20, MVT::f32,// ->66593
/*66573*/             OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66575*/             OPC_EmitInteger, MVT::i32, 14, 
/*66578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66581*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66593*/           0, // EndSwitchType
/*66594*/         /*Scope*/ 109, /*->66704*/
/*66595*/           OPC_RecordChild0, // #0 = $Dn
/*66596*/           OPC_Scope, 55, /*->66653*/ // 2 children in Scope
/*66598*/             OPC_MoveChild, 1,
/*66600*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66603*/             OPC_RecordChild0, // #1 = $Dm
/*66604*/             OPC_MoveParent,
/*66605*/             OPC_RecordChild2, // #2 = $Ddin
/*66606*/             OPC_MoveParent,
/*66607*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66630
/*66610*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66612*/               OPC_EmitInteger, MVT::i32, 14, 
/*66615*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66618*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66630*/             /*SwitchType*/ 20, MVT::f32,// ->66652
/*66632*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66634*/               OPC_EmitInteger, MVT::i32, 14, 
/*66637*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66640*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66652*/             0, // EndSwitchType
/*66653*/           /*Scope*/ 49, /*->66703*/
/*66654*/             OPC_RecordChild1, // #1 = $Dm
/*66655*/             OPC_RecordChild2, // #2 = $Ddin
/*66656*/             OPC_MoveParent,
/*66657*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->66680
/*66660*/               OPC_CheckPatternPredicate, 78, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*66662*/               OPC_EmitInteger, MVT::i32, 14, 
/*66665*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66668*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66680*/             /*SwitchType*/ 20, MVT::f32,// ->66702
/*66682*/               OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP4())
/*66684*/               OPC_EmitInteger, MVT::i32, 14, 
/*66687*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66690*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66702*/             0, // EndSwitchType
/*66703*/           0, /*End of Scope*/
/*66704*/         0, /*End of Scope*/
/*66705*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->66755
/*66708*/         OPC_RecordChild0, // #0 = $Dn
/*66709*/         OPC_RecordChild1, // #1 = $Dm
/*66710*/         OPC_MoveParent,
/*66711*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66733
/*66714*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66716*/           OPC_EmitInteger, MVT::i32, 14, 
/*66719*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66722*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66733*/         /*SwitchType*/ 19, MVT::f32,// ->66754
/*66735*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*66737*/           OPC_EmitInteger, MVT::i32, 14, 
/*66740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66743*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66754*/         0, // EndSwitchType
/*66755*/       0, // EndSwitchOpcode
/*66756*/     /*Scope*/ 33|128,1/*161*/, /*->66919*/
/*66758*/       OPC_RecordChild0, // #0 = $Dm
/*66759*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->66780
/*66762*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66764*/         OPC_EmitInteger, MVT::i32, 14, 
/*66767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*66780*/       /*SwitchType*/ 96, MVT::f32,// ->66878
/*66782*/         OPC_Scope, 18, /*->66802*/ // 2 children in Scope
/*66784*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66786*/           OPC_EmitInteger, MVT::i32, 14, 
/*66789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66792*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*66802*/         /*Scope*/ 74, /*->66877*/
/*66803*/           OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66805*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66812*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66815*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66824*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66827*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66837*/           OPC_EmitInteger, MVT::i32, 14, 
/*66840*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66843*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66853*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66856*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66865*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66868*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66877*/         0, /*End of Scope*/
/*66878*/       /*SwitchType*/ 18, MVT::v2f32,// ->66898
/*66880*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66882*/         OPC_EmitInteger, MVT::i32, 14, 
/*66885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66888*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*66898*/       /*SwitchType*/ 18, MVT::v4f32,// ->66918
/*66900*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66902*/         OPC_EmitInteger, MVT::i32, 14, 
/*66905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66908*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*66918*/       0, // EndSwitchType
/*66919*/     0, /*End of Scope*/
/*66920*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->67689
/*66924*/     OPC_Scope, 52, /*->66978*/ // 8 children in Scope
/*66926*/       OPC_MoveChild, 0,
/*66928*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66931*/       OPC_RecordChild0, // #0 = $a
/*66932*/       OPC_MoveParent,
/*66933*/       OPC_RecordChild1, // #1 = $b
/*66934*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66956
/*66937*/         OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*66939*/         OPC_EmitInteger, MVT::i32, 14, 
/*66942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66945*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*66956*/       /*SwitchType*/ 19, MVT::f32,// ->66977
/*66958*/         OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*66960*/         OPC_EmitInteger, MVT::i32, 14, 
/*66963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*66977*/       0, // EndSwitchType
/*66978*/     /*Scope*/ 25|128,2/*281*/, /*->67261*/
/*66980*/       OPC_RecordChild0, // #0 = $b
/*66981*/       OPC_Scope, 51, /*->67034*/ // 3 children in Scope
/*66983*/         OPC_MoveChild, 1,
/*66985*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66988*/         OPC_RecordChild0, // #1 = $a
/*66989*/         OPC_MoveParent,
/*66990*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67012
/*66993*/           OPC_CheckPatternPredicate, 80, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*66995*/           OPC_EmitInteger, MVT::i32, 14, 
/*66998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67001*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*67012*/         /*SwitchType*/ 19, MVT::f32,// ->67033
/*67014*/           OPC_CheckPatternPredicate, 81, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*67016*/           OPC_EmitInteger, MVT::i32, 14, 
/*67019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*67033*/         0, // EndSwitchType
/*67034*/       /*Scope*/ 29|128,1/*157*/, /*->67193*/
/*67036*/         OPC_RecordChild1, // #1 = $Dm
/*67037*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67059
/*67040*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67042*/           OPC_EmitInteger, MVT::i32, 14, 
/*67045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67059*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->67192
/*67062*/           OPC_Scope, 19, /*->67083*/ // 2 children in Scope
/*67064*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67066*/             OPC_EmitInteger, MVT::i32, 14, 
/*67069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67072*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67083*/           /*Scope*/ 107, /*->67191*/
/*67084*/             OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67086*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67093*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67096*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67105*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67108*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67118*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67125*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67128*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67137*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67140*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67150*/             OPC_EmitInteger, MVT::i32, 14, 
/*67153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67156*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67167*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67170*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67179*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67182*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67191*/           0, /*End of Scope*/
/*67192*/         0, // EndSwitchType
/*67193*/       /*Scope*/ 66, /*->67260*/
/*67194*/         OPC_MoveChild, 1,
/*67196*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67199*/         OPC_RecordChild0, // #1 = $Vm
/*67200*/         OPC_CheckChild0Type, MVT::v2f32,
/*67202*/         OPC_RecordChild1, // #2 = $lane
/*67203*/         OPC_MoveChild, 1,
/*67205*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67208*/         OPC_MoveParent,
/*67209*/         OPC_MoveParent,
/*67210*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67235
/*67213*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67215*/           OPC_EmitConvertToTarget, 2,
/*67217*/           OPC_EmitInteger, MVT::i32, 14, 
/*67220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67235*/         /*SwitchType*/ 22, MVT::v4f32,// ->67259
/*67237*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67239*/           OPC_EmitConvertToTarget, 2,
/*67241*/           OPC_EmitInteger, MVT::i32, 14, 
/*67244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67247*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67259*/         0, // EndSwitchType
/*67260*/       0, /*End of Scope*/
/*67261*/     /*Scope*/ 67, /*->67329*/
/*67262*/       OPC_MoveChild, 0,
/*67264*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67267*/       OPC_RecordChild0, // #0 = $Vm
/*67268*/       OPC_CheckChild0Type, MVT::v2f32,
/*67270*/       OPC_RecordChild1, // #1 = $lane
/*67271*/       OPC_MoveChild, 1,
/*67273*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67276*/       OPC_MoveParent,
/*67277*/       OPC_MoveParent,
/*67278*/       OPC_RecordChild1, // #2 = $Vn
/*67279*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67304
/*67282*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67284*/         OPC_EmitConvertToTarget, 1,
/*67286*/         OPC_EmitInteger, MVT::i32, 14, 
/*67289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67304*/       /*SwitchType*/ 22, MVT::v4f32,// ->67328
/*67306*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67308*/         OPC_EmitConvertToTarget, 1,
/*67310*/         OPC_EmitInteger, MVT::i32, 14, 
/*67313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67328*/       0, // EndSwitchType
/*67329*/     /*Scope*/ 56, /*->67386*/
/*67330*/       OPC_RecordChild0, // #0 = $src1
/*67331*/       OPC_MoveChild, 1,
/*67333*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67336*/       OPC_RecordChild0, // #1 = $src2
/*67337*/       OPC_CheckChild0Type, MVT::v4f32,
/*67339*/       OPC_RecordChild1, // #2 = $lane
/*67340*/       OPC_MoveChild, 1,
/*67342*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67345*/       OPC_MoveParent,
/*67346*/       OPC_MoveParent,
/*67347*/       OPC_CheckType, MVT::v4f32,
/*67349*/       OPC_EmitConvertToTarget, 2,
/*67351*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*67354*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*67363*/       OPC_EmitConvertToTarget, 2,
/*67365*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*67368*/       OPC_EmitInteger, MVT::i32, 14, 
/*67371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67386*/     /*Scope*/ 56, /*->67443*/
/*67387*/       OPC_MoveChild, 0,
/*67389*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67392*/       OPC_RecordChild0, // #0 = $src2
/*67393*/       OPC_CheckChild0Type, MVT::v4f32,
/*67395*/       OPC_RecordChild1, // #1 = $lane
/*67396*/       OPC_MoveChild, 1,
/*67398*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67401*/       OPC_MoveParent,
/*67402*/       OPC_MoveParent,
/*67403*/       OPC_RecordChild1, // #2 = $src1
/*67404*/       OPC_CheckType, MVT::v4f32,
/*67406*/       OPC_EmitConvertToTarget, 1,
/*67408*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*67411*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*67420*/       OPC_EmitConvertToTarget, 1,
/*67422*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*67425*/       OPC_EmitInteger, MVT::i32, 14, 
/*67428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67443*/     /*Scope*/ 98, /*->67542*/
/*67444*/       OPC_RecordChild0, // #0 = $Rn
/*67445*/       OPC_MoveChild, 1,
/*67447*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*67450*/       OPC_RecordChild0, // #1 = $Rm
/*67451*/       OPC_CheckChild0Type, MVT::f32,
/*67453*/       OPC_MoveParent,
/*67454*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->67498
/*67457*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67464*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67467*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*67477*/         OPC_EmitInteger, MVT::i32, 0, 
/*67480*/         OPC_EmitInteger, MVT::i32, 14, 
/*67483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*67498*/       /*SwitchType*/ 41, MVT::v4f32,// ->67541
/*67500*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67507*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67510*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*67520*/         OPC_EmitInteger, MVT::i32, 0, 
/*67523*/         OPC_EmitInteger, MVT::i32, 14, 
/*67526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*67541*/       0, // EndSwitchType
/*67542*/     /*Scope*/ 98, /*->67641*/
/*67543*/       OPC_MoveChild, 0,
/*67545*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*67548*/       OPC_RecordChild0, // #0 = $Rm
/*67549*/       OPC_CheckChild0Type, MVT::f32,
/*67551*/       OPC_MoveParent,
/*67552*/       OPC_RecordChild1, // #1 = $Rn
/*67553*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->67597
/*67556*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67563*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67566*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*67576*/         OPC_EmitInteger, MVT::i32, 0, 
/*67579*/         OPC_EmitInteger, MVT::i32, 14, 
/*67582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*67597*/       /*SwitchType*/ 41, MVT::v4f32,// ->67640
/*67599*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67606*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67609*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*67619*/         OPC_EmitInteger, MVT::i32, 0, 
/*67622*/         OPC_EmitInteger, MVT::i32, 14, 
/*67625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*67640*/       0, // EndSwitchType
/*67641*/     /*Scope*/ 46, /*->67688*/
/*67642*/       OPC_RecordChild0, // #0 = $Vn
/*67643*/       OPC_RecordChild1, // #1 = $Vm
/*67644*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67666
/*67647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67649*/         OPC_EmitInteger, MVT::i32, 14, 
/*67652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67666*/       /*SwitchType*/ 19, MVT::v4f32,// ->67687
/*67668*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67670*/         OPC_EmitInteger, MVT::i32, 14, 
/*67673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67687*/       0, // EndSwitchType
/*67688*/     0, /*End of Scope*/
/*67689*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->67749
/*67692*/     OPC_RecordNode, // #0 = $imm
/*67693*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->67721
/*67696*/       OPC_CheckPredicate, 117, // Predicate_vfp_f64imm
/*67698*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*67700*/       OPC_EmitConvertToTarget, 0,
/*67702*/       OPC_EmitNodeXForm, 19, 1, // anonymous_4118
/*67705*/       OPC_EmitInteger, MVT::i32, 14, 
/*67708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4118>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4118:f64 (fpimm:f64):$imm))
/*67721*/     /*SwitchType*/ 25, MVT::f32,// ->67748
/*67723*/       OPC_CheckPredicate, 118, // Predicate_vfp_f32imm
/*67725*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasVFP3())
/*67727*/       OPC_EmitConvertToTarget, 0,
/*67729*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4117
/*67732*/       OPC_EmitInteger, MVT::i32, 14, 
/*67735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4117>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4117:f32 (fpimm:f32):$imm))
/*67748*/     0, // EndSwitchType
/*67749*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->67798
/*67752*/     OPC_RecordChild0, // #0 = $Dn
/*67753*/     OPC_RecordChild1, // #1 = $Dm
/*67754*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67776
/*67757*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67759*/       OPC_EmitInteger, MVT::i32, 14, 
/*67762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67776*/     /*SwitchType*/ 19, MVT::f32,// ->67797
/*67778*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*67780*/       OPC_EmitInteger, MVT::i32, 14, 
/*67783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67797*/     0, // EndSwitchType
/*67798*/   /*SwitchOpcode*/ 56, TARGET_VAL(ISD::FMAXNUM),// ->67857
/*67801*/     OPC_RecordChild0, // #0 = $Sn
/*67802*/     OPC_RecordChild1, // #1 = $Sm
/*67803*/     OPC_SwitchType /*4 cases */, 11, MVT::f32,// ->67817
/*67806*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*67808*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67817*/     /*SwitchType*/ 11, MVT::f64,// ->67830
/*67819*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*67821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67830*/     /*SwitchType*/ 11, MVT::v2f32,// ->67843
/*67832*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*67834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67843*/     /*SwitchType*/ 11, MVT::v4f32,// ->67856
/*67845*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*67847*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67856*/     0, // EndSwitchType
/*67857*/   /*SwitchOpcode*/ 56, TARGET_VAL(ISD::FMINNUM),// ->67916
/*67860*/     OPC_RecordChild0, // #0 = $Sn
/*67861*/     OPC_RecordChild1, // #1 = $Sm
/*67862*/     OPC_SwitchType /*4 cases */, 11, MVT::f32,// ->67876
/*67865*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*67867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67876*/     /*SwitchType*/ 11, MVT::f64,// ->67889
/*67878*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*67880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67889*/     /*SwitchType*/ 11, MVT::v2f32,// ->67902
/*67891*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*67893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67902*/     /*SwitchType*/ 11, MVT::v4f32,// ->67915
/*67904*/       OPC_CheckPatternPredicate, 45, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*67906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67915*/     0, // EndSwitchType
/*67916*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::FABS),// ->68081
/*67920*/     OPC_RecordChild0, // #0 = $Dm
/*67921*/     OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->67942
/*67924*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67926*/       OPC_EmitInteger, MVT::i32, 14, 
/*67929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VABSD:f64 DPR:f64:$Dm)
/*67942*/     /*SwitchType*/ 96, MVT::f32,// ->68040
/*67944*/       OPC_Scope, 18, /*->67964*/ // 2 children in Scope
/*67946*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67948*/         OPC_EmitInteger, MVT::i32, 14, 
/*67951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VABSS:f32 SPR:f32:$Sm)
/*67964*/       /*Scope*/ 74, /*->68039*/
/*67965*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67967*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67974*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67977*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67986*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67989*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67999*/         OPC_EmitInteger, MVT::i32, 14, 
/*68002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68005*/         OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68015*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68018*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68027*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68030*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68039*/       0, /*End of Scope*/
/*68040*/     /*SwitchType*/ 18, MVT::v2f32,// ->68060
/*68042*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68044*/       OPC_EmitInteger, MVT::i32, 14, 
/*68047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*68060*/     /*SwitchType*/ 18, MVT::v4f32,// ->68080
/*68062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68064*/       OPC_EmitInteger, MVT::i32, 14, 
/*68067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*68080*/     0, // EndSwitchType
/*68081*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->68105
/*68084*/     OPC_RecordChild0, // #0 = $Sm
/*68085*/     OPC_CheckType, MVT::f64,
/*68087*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68089*/     OPC_EmitInteger, MVT::i32, 14, 
/*68092*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68095*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*68105*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->68129
/*68108*/     OPC_RecordChild0, // #0 = $Dm
/*68109*/     OPC_CheckType, MVT::f32,
/*68111*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68113*/     OPC_EmitInteger, MVT::i32, 14, 
/*68116*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*68129*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FTRUNC),// ->68175
/*68132*/     OPC_RecordChild0, // #0 = $Sm
/*68133*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->68154
/*68136*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*68138*/       OPC_EmitInteger, MVT::i32, 14, 
/*68141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*68154*/     /*SwitchType*/ 18, MVT::f64,// ->68174
/*68156*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*68158*/       OPC_EmitInteger, MVT::i32, 14, 
/*68161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*68174*/     0, // EndSwitchType
/*68175*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FNEARBYINT),// ->68221
/*68178*/     OPC_RecordChild0, // #0 = $Sm
/*68179*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->68200
/*68182*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*68184*/       OPC_EmitInteger, MVT::i32, 14, 
/*68187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68190*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*68200*/     /*SwitchType*/ 18, MVT::f64,// ->68220
/*68202*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*68204*/       OPC_EmitInteger, MVT::i32, 14, 
/*68207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTRD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*68220*/     0, // EndSwitchType
/*68221*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FRINT),// ->68267
/*68224*/     OPC_RecordChild0, // #0 = $Sm
/*68225*/     OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->68246
/*68228*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*68230*/       OPC_EmitInteger, MVT::i32, 14, 
/*68233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*68246*/     /*SwitchType*/ 18, MVT::f64,// ->68266
/*68248*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*68250*/       OPC_EmitInteger, MVT::i32, 14, 
/*68253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*68266*/     0, // EndSwitchType
/*68267*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FROUND),// ->68297
/*68270*/     OPC_RecordChild0, // #0 = $Sm
/*68271*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->68284
/*68274*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*68276*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*68284*/     /*SwitchType*/ 10, MVT::f64,// ->68296
/*68286*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*68288*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*68296*/     0, // EndSwitchType
/*68297*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FCEIL),// ->68327
/*68300*/     OPC_RecordChild0, // #0 = $Sm
/*68301*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->68314
/*68304*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*68306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*68314*/     /*SwitchType*/ 10, MVT::f64,// ->68326
/*68316*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*68318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*68326*/     0, // EndSwitchType
/*68327*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::FFLOOR),// ->68357
/*68330*/     OPC_RecordChild0, // #0 = $Sm
/*68331*/     OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->68344
/*68334*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasFPARMv8())
/*68336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMS), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*68344*/     /*SwitchType*/ 10, MVT::f64,// ->68356
/*68346*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*68348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMD), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*68356*/     0, // EndSwitchType
/*68357*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->68403
/*68360*/     OPC_RecordChild0, // #0 = $Dm
/*68361*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68382
/*68364*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*68366*/       OPC_EmitInteger, MVT::i32, 14, 
/*68369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*68382*/     /*SwitchType*/ 18, MVT::f32,// ->68402
/*68384*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68386*/       OPC_EmitInteger, MVT::i32, 14, 
/*68389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*68402*/     0, // EndSwitchType
/*68403*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->68427
/*68406*/     OPC_RecordChild0, // #0 = $Rt
/*68407*/     OPC_RecordChild1, // #1 = $Rt2
/*68408*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*68410*/     OPC_EmitInteger, MVT::i32, 14, 
/*68413*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*68427*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->68495
/*68430*/     OPC_RecordChild0, // #0 = $a
/*68431*/     OPC_CheckChild0Type, MVT::i32,
/*68433*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->68464
/*68436*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*68439*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*68448*/       OPC_EmitInteger, MVT::i32, 14, 
/*68451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*68464*/     /*SwitchType*/ 28, MVT::f64,// ->68494
/*68466*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*68469*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*68478*/       OPC_EmitInteger, MVT::i32, 14, 
/*68481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*68494*/     0, // EndSwitchType
/*68495*/   /*SwitchOpcode*/ 27|128,1/*155*/, TARGET_VAL(ISD::FMAXNAN),// ->68654
/*68499*/     OPC_RecordChild0, // #0 = $a
/*68500*/     OPC_RecordChild1, // #1 = $b
/*68501*/     OPC_SwitchType /*3 cases */, 107, MVT::f32,// ->68611
/*68504*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68506*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68513*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68516*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68525*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68528*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68538*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68545*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68548*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68557*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68560*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68570*/       OPC_EmitInteger, MVT::i32, 14, 
/*68573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68576*/       OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68587*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68590*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68599*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68602*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68611*/     /*SwitchType*/ 19, MVT::v2f32,// ->68632
/*68613*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68615*/       OPC_EmitInteger, MVT::i32, 14, 
/*68618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68632*/     /*SwitchType*/ 19, MVT::v4f32,// ->68653
/*68634*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68636*/       OPC_EmitInteger, MVT::i32, 14, 
/*68639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68653*/     0, // EndSwitchType
/*68654*/   /*SwitchOpcode*/ 27|128,1/*155*/, TARGET_VAL(ISD::FMINNAN),// ->68813
/*68658*/     OPC_RecordChild0, // #0 = $a
/*68659*/     OPC_RecordChild1, // #1 = $b
/*68660*/     OPC_SwitchType /*3 cases */, 107, MVT::f32,// ->68770
/*68663*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68665*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68672*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68675*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68684*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68687*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68697*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68704*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68707*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68716*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68719*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68729*/       OPC_EmitInteger, MVT::i32, 14, 
/*68732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68735*/       OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68746*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68749*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68758*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68761*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68770*/     /*SwitchType*/ 19, MVT::v2f32,// ->68791
/*68772*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68774*/       OPC_EmitInteger, MVT::i32, 14, 
/*68777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68791*/     /*SwitchType*/ 19, MVT::v4f32,// ->68812
/*68793*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68795*/       OPC_EmitInteger, MVT::i32, 14, 
/*68798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68812*/     0, // EndSwitchType
/*68813*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->69023
/*68817*/     OPC_Scope, 32, /*->68851*/ // 2 children in Scope
/*68819*/       OPC_MoveChild, 0,
/*68821*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*68824*/       OPC_MoveParent,
/*68825*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*68827*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->68839
/*68830*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*68832*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*68839*/       /*SwitchType*/ 9, MVT::v4i32,// ->68850
/*68841*/         OPC_CheckPatternPredicate, 84, // (Subtarget->hasZeroCycleZeroing())
/*68843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*68850*/       0, // EndSwitchType
/*68851*/     /*Scope*/ 41|128,1/*169*/, /*->69022*/
/*68853*/       OPC_RecordChild0, // #0 = $SIMM
/*68854*/       OPC_MoveChild, 0,
/*68856*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*68859*/       OPC_MoveParent,
/*68860*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->68881
/*68863*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68865*/         OPC_EmitInteger, MVT::i32, 14, 
/*68868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*68881*/       /*SwitchType*/ 18, MVT::v16i8,// ->68901
/*68883*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68885*/         OPC_EmitInteger, MVT::i32, 14, 
/*68888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68891*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*68901*/       /*SwitchType*/ 18, MVT::v4i16,// ->68921
/*68903*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68905*/         OPC_EmitInteger, MVT::i32, 14, 
/*68908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*68921*/       /*SwitchType*/ 18, MVT::v8i16,// ->68941
/*68923*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68925*/         OPC_EmitInteger, MVT::i32, 14, 
/*68928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*68941*/       /*SwitchType*/ 18, MVT::v2i32,// ->68961
/*68943*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68945*/         OPC_EmitInteger, MVT::i32, 14, 
/*68948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*68961*/       /*SwitchType*/ 18, MVT::v4i32,// ->68981
/*68963*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68965*/         OPC_EmitInteger, MVT::i32, 14, 
/*68968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*68981*/       /*SwitchType*/ 18, MVT::v1i64,// ->69001
/*68983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68985*/         OPC_EmitInteger, MVT::i32, 14, 
/*68988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*69001*/       /*SwitchType*/ 18, MVT::v2i64,// ->69021
/*69003*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69005*/         OPC_EmitInteger, MVT::i32, 14, 
/*69008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*69021*/       0, // EndSwitchType
/*69022*/     0, /*End of Scope*/
/*69023*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->69746
/*69027*/     OPC_RecordChild0, // #0 = $src
/*69028*/     OPC_Scope, 11|128,2/*267*/, /*->69298*/ // 4 children in Scope
/*69031*/       OPC_MoveChild, 1,
/*69033*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*69036*/       OPC_RecordMemRef,
/*69037*/       OPC_RecordNode, // #1 = 'ld' chained node
/*69038*/       OPC_CheckFoldableChainNode,
/*69039*/       OPC_RecordChild1, // #2 = $Rn
/*69040*/       OPC_CheckChild1Type, MVT::i32,
/*69042*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*69044*/       OPC_CheckType, MVT::i32,
/*69046*/       OPC_Scope, 84, /*->69132*/ // 4 children in Scope
/*69048*/         OPC_CheckPredicate, 32, // Predicate_extload
/*69050*/         OPC_Scope, 39, /*->69091*/ // 2 children in Scope
/*69052*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*69054*/           OPC_MoveParent,
/*69055*/           OPC_RecordChild2, // #3 = $lane
/*69056*/           OPC_MoveChild, 2,
/*69058*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69061*/           OPC_MoveParent,
/*69062*/           OPC_CheckType, MVT::v8i8,
/*69064*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69066*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*69069*/           OPC_EmitMergeInputChains1_1,
/*69070*/           OPC_EmitConvertToTarget, 3,
/*69072*/           OPC_EmitInteger, MVT::i32, 14, 
/*69075*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69078*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*69091*/         /*Scope*/ 39, /*->69131*/
/*69092*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*69094*/           OPC_MoveParent,
/*69095*/           OPC_RecordChild2, // #3 = $lane
/*69096*/           OPC_MoveChild, 2,
/*69098*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69101*/           OPC_MoveParent,
/*69102*/           OPC_CheckType, MVT::v4i16,
/*69104*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69106*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*69109*/           OPC_EmitMergeInputChains1_1,
/*69110*/           OPC_EmitConvertToTarget, 3,
/*69112*/           OPC_EmitInteger, MVT::i32, 14, 
/*69115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*69131*/         0, /*End of Scope*/
/*69132*/       /*Scope*/ 39, /*->69172*/
/*69133*/         OPC_CheckPredicate, 63, // Predicate_load
/*69135*/         OPC_MoveParent,
/*69136*/         OPC_RecordChild2, // #3 = $lane
/*69137*/         OPC_MoveChild, 2,
/*69139*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69142*/         OPC_MoveParent,
/*69143*/         OPC_CheckType, MVT::v2i32,
/*69145*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69147*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*69150*/         OPC_EmitMergeInputChains1_1,
/*69151*/         OPC_EmitConvertToTarget, 3,
/*69153*/         OPC_EmitInteger, MVT::i32, 14, 
/*69156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*69172*/       /*Scope*/ 84, /*->69257*/
/*69173*/         OPC_CheckPredicate, 32, // Predicate_extload
/*69175*/         OPC_Scope, 39, /*->69216*/ // 2 children in Scope
/*69177*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*69179*/           OPC_MoveParent,
/*69180*/           OPC_RecordChild2, // #3 = $lane
/*69181*/           OPC_MoveChild, 2,
/*69183*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69186*/           OPC_MoveParent,
/*69187*/           OPC_CheckType, MVT::v16i8,
/*69189*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69191*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*69194*/           OPC_EmitMergeInputChains1_1,
/*69195*/           OPC_EmitConvertToTarget, 3,
/*69197*/           OPC_EmitInteger, MVT::i32, 14, 
/*69200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69203*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*69216*/         /*Scope*/ 39, /*->69256*/
/*69217*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*69219*/           OPC_MoveParent,
/*69220*/           OPC_RecordChild2, // #3 = $lane
/*69221*/           OPC_MoveChild, 2,
/*69223*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69226*/           OPC_MoveParent,
/*69227*/           OPC_CheckType, MVT::v8i16,
/*69229*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69231*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*69234*/           OPC_EmitMergeInputChains1_1,
/*69235*/           OPC_EmitConvertToTarget, 3,
/*69237*/           OPC_EmitInteger, MVT::i32, 14, 
/*69240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69243*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*69256*/         0, /*End of Scope*/
/*69257*/       /*Scope*/ 39, /*->69297*/
/*69258*/         OPC_CheckPredicate, 63, // Predicate_load
/*69260*/         OPC_MoveParent,
/*69261*/         OPC_RecordChild2, // #3 = $lane
/*69262*/         OPC_MoveChild, 2,
/*69264*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69267*/         OPC_MoveParent,
/*69268*/         OPC_CheckType, MVT::v4i32,
/*69270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69272*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*69275*/         OPC_EmitMergeInputChains1_1,
/*69276*/         OPC_EmitConvertToTarget, 3,
/*69278*/         OPC_EmitInteger, MVT::i32, 14, 
/*69281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69284*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*69297*/       0, /*End of Scope*/
/*69298*/     /*Scope*/ 21|128,2/*277*/, /*->69577*/
/*69300*/       OPC_RecordChild1, // #1 = $R
/*69301*/       OPC_Scope, 59, /*->69362*/ // 4 children in Scope
/*69303*/         OPC_CheckChild1Type, MVT::i32,
/*69305*/         OPC_RecordChild2, // #2 = $lane
/*69306*/         OPC_MoveChild, 2,
/*69308*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69311*/         OPC_MoveParent,
/*69312*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->69337
/*69315*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69317*/           OPC_EmitConvertToTarget, 2,
/*69319*/           OPC_EmitInteger, MVT::i32, 14, 
/*69322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69325*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*69337*/         /*SwitchType*/ 22, MVT::v4i16,// ->69361
/*69339*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69341*/           OPC_EmitConvertToTarget, 2,
/*69343*/           OPC_EmitInteger, MVT::i32, 14, 
/*69346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69349*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*69361*/         0, // EndSwitchType
/*69362*/       /*Scope*/ 31, /*->69394*/
/*69363*/         OPC_RecordChild2, // #2 = $lane
/*69364*/         OPC_MoveChild, 2,
/*69366*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69369*/         OPC_MoveParent,
/*69370*/         OPC_CheckType, MVT::v2i32,
/*69372*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*69374*/         OPC_EmitConvertToTarget, 2,
/*69376*/         OPC_EmitInteger, MVT::i32, 14, 
/*69379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*69394*/       /*Scope*/ 119, /*->69514*/
/*69395*/         OPC_CheckChild1Type, MVT::i32,
/*69397*/         OPC_RecordChild2, // #2 = $lane
/*69398*/         OPC_MoveChild, 2,
/*69400*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69403*/         OPC_MoveParent,
/*69404*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->69459
/*69407*/           OPC_EmitConvertToTarget, 2,
/*69409*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*69412*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*69421*/           OPC_EmitConvertToTarget, 2,
/*69423*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*69426*/           OPC_EmitInteger, MVT::i32, 14, 
/*69429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69432*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*69444*/           OPC_EmitConvertToTarget, 2,
/*69446*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*69449*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*69459*/         /*SwitchType*/ 52, MVT::v8i16,// ->69513
/*69461*/           OPC_EmitConvertToTarget, 2,
/*69463*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*69466*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*69475*/           OPC_EmitConvertToTarget, 2,
/*69477*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*69480*/           OPC_EmitInteger, MVT::i32, 14, 
/*69483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69486*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*69498*/           OPC_EmitConvertToTarget, 2,
/*69500*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*69503*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*69513*/         0, // EndSwitchType
/*69514*/       /*Scope*/ 61, /*->69576*/
/*69515*/         OPC_RecordChild2, // #2 = $lane
/*69516*/         OPC_MoveChild, 2,
/*69518*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69521*/         OPC_MoveParent,
/*69522*/         OPC_CheckType, MVT::v4i32,
/*69524*/         OPC_EmitConvertToTarget, 2,
/*69526*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*69529*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*69538*/         OPC_EmitConvertToTarget, 2,
/*69540*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*69543*/         OPC_EmitInteger, MVT::i32, 14, 
/*69546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69549*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*69561*/         OPC_EmitConvertToTarget, 2,
/*69563*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*69566*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*69576*/       0, /*End of Scope*/
/*69577*/     /*Scope*/ 81, /*->69659*/
/*69578*/       OPC_MoveChild, 1,
/*69580*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*69583*/       OPC_RecordMemRef,
/*69584*/       OPC_RecordNode, // #1 = 'ld' chained node
/*69585*/       OPC_CheckFoldableChainNode,
/*69586*/       OPC_RecordChild1, // #2 = $addr
/*69587*/       OPC_CheckChild1Type, MVT::i32,
/*69589*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*69591*/       OPC_CheckPredicate, 63, // Predicate_load
/*69593*/       OPC_CheckType, MVT::f32,
/*69595*/       OPC_MoveParent,
/*69596*/       OPC_RecordChild2, // #3 = $lane
/*69597*/       OPC_MoveChild, 2,
/*69599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69602*/       OPC_MoveParent,
/*69603*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->69631
/*69606*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*69609*/         OPC_EmitMergeInputChains1_1,
/*69610*/         OPC_EmitConvertToTarget, 3,
/*69612*/         OPC_EmitInteger, MVT::i32, 14, 
/*69615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*69631*/       /*SwitchType*/ 25, MVT::v4f32,// ->69658
/*69633*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*69636*/         OPC_EmitMergeInputChains1_1,
/*69637*/         OPC_EmitConvertToTarget, 3,
/*69639*/         OPC_EmitInteger, MVT::i32, 14, 
/*69642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*69658*/       0, // EndSwitchType
/*69659*/     /*Scope*/ 85, /*->69745*/
/*69660*/       OPC_RecordChild1, // #1 = $src2
/*69661*/       OPC_RecordChild2, // #2 = $src3
/*69662*/       OPC_MoveChild, 2,
/*69664*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69667*/       OPC_MoveParent,
/*69668*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->69686
/*69671*/         OPC_EmitConvertToTarget, 2,
/*69673*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*69676*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*69686*/       /*SwitchType*/ 27, MVT::v2f32,// ->69715
/*69688*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69691*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*69700*/         OPC_EmitConvertToTarget, 2,
/*69702*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*69705*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*69715*/       /*SwitchType*/ 27, MVT::v4f32,// ->69744
/*69717*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*69720*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*69729*/         OPC_EmitConvertToTarget, 2,
/*69731*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*69734*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*69744*/       0, // EndSwitchType
/*69745*/     0, /*End of Scope*/
/*69746*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->70335
/*69750*/     OPC_Scope, 72|128,1/*200*/, /*->69953*/ // 4 children in Scope
/*69753*/       OPC_MoveChild, 0,
/*69755*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*69758*/       OPC_RecordMemRef,
/*69759*/       OPC_RecordNode, // #0 = 'ld' chained node
/*69760*/       OPC_RecordChild1, // #1 = $Rn
/*69761*/       OPC_CheckChild1Type, MVT::i32,
/*69763*/       OPC_CheckPredicate, 31, // Predicate_unindexedload
/*69765*/       OPC_CheckType, MVT::i32,
/*69767*/       OPC_Scope, 62, /*->69831*/ // 4 children in Scope
/*69769*/         OPC_CheckPredicate, 32, // Predicate_extload
/*69771*/         OPC_Scope, 28, /*->69801*/ // 2 children in Scope
/*69773*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*69775*/           OPC_MoveParent,
/*69776*/           OPC_CheckType, MVT::v8i8,
/*69778*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69780*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69783*/           OPC_EmitMergeInputChains1_0,
/*69784*/           OPC_EmitInteger, MVT::i32, 14, 
/*69787*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69790*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*69801*/         /*Scope*/ 28, /*->69830*/
/*69802*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*69804*/           OPC_MoveParent,
/*69805*/           OPC_CheckType, MVT::v4i16,
/*69807*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69809*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69812*/           OPC_EmitMergeInputChains1_0,
/*69813*/           OPC_EmitInteger, MVT::i32, 14, 
/*69816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69819*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*69830*/         0, /*End of Scope*/
/*69831*/       /*Scope*/ 28, /*->69860*/
/*69832*/         OPC_CheckPredicate, 63, // Predicate_load
/*69834*/         OPC_MoveParent,
/*69835*/         OPC_CheckType, MVT::v2i32,
/*69837*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69839*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69842*/         OPC_EmitMergeInputChains1_0,
/*69843*/         OPC_EmitInteger, MVT::i32, 14, 
/*69846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*69860*/       /*Scope*/ 62, /*->69923*/
/*69861*/         OPC_CheckPredicate, 32, // Predicate_extload
/*69863*/         OPC_Scope, 28, /*->69893*/ // 2 children in Scope
/*69865*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*69867*/           OPC_MoveParent,
/*69868*/           OPC_CheckType, MVT::v16i8,
/*69870*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69872*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69875*/           OPC_EmitMergeInputChains1_0,
/*69876*/           OPC_EmitInteger, MVT::i32, 14, 
/*69879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*69893*/         /*Scope*/ 28, /*->69922*/
/*69894*/           OPC_CheckPredicate, 33, // Predicate_extloadi16
/*69896*/           OPC_MoveParent,
/*69897*/           OPC_CheckType, MVT::v8i16,
/*69899*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69901*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69904*/           OPC_EmitMergeInputChains1_0,
/*69905*/           OPC_EmitInteger, MVT::i32, 14, 
/*69908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*69922*/         0, /*End of Scope*/
/*69923*/       /*Scope*/ 28, /*->69952*/
/*69924*/         OPC_CheckPredicate, 63, // Predicate_load
/*69926*/         OPC_MoveParent,
/*69927*/         OPC_CheckType, MVT::v4i32,
/*69929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69931*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69934*/         OPC_EmitMergeInputChains1_0,
/*69935*/         OPC_EmitInteger, MVT::i32, 14, 
/*69938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*69952*/       0, /*End of Scope*/
/*69953*/     /*Scope*/ 20|128,1/*148*/, /*->70103*/
/*69955*/       OPC_RecordChild0, // #0 = $R
/*69956*/       OPC_CheckChild0Type, MVT::i32,
/*69958*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->69979
/*69961*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69963*/         OPC_EmitInteger, MVT::i32, 14, 
/*69966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*69979*/       /*SwitchType*/ 18, MVT::v4i16,// ->69999
/*69981*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69983*/         OPC_EmitInteger, MVT::i32, 14, 
/*69986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*69999*/       /*SwitchType*/ 41, MVT::v2i32,// ->70042
/*70001*/         OPC_Scope, 18, /*->70021*/ // 2 children in Scope
/*70003*/           OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*70005*/           OPC_EmitInteger, MVT::i32, 14, 
/*70008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70011*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*70021*/         /*Scope*/ 19, /*->70041*/
/*70022*/           OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*70024*/           OPC_EmitInteger, MVT::i32, 14, 
/*70027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70030*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*70041*/         0, /*End of Scope*/
/*70042*/       /*SwitchType*/ 18, MVT::v16i8,// ->70062
/*70044*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70046*/         OPC_EmitInteger, MVT::i32, 14, 
/*70049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70052*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*70062*/       /*SwitchType*/ 18, MVT::v8i16,// ->70082
/*70064*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70066*/         OPC_EmitInteger, MVT::i32, 14, 
/*70069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70072*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*70082*/       /*SwitchType*/ 18, MVT::v4i32,// ->70102
/*70084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70086*/         OPC_EmitInteger, MVT::i32, 14, 
/*70089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*70102*/       0, // EndSwitchType
/*70103*/     /*Scope*/ 11|128,1/*139*/, /*->70244*/
/*70105*/       OPC_MoveChild, 0,
/*70107*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->70171
/*70111*/         OPC_RecordMemRef,
/*70112*/         OPC_RecordNode, // #0 = 'ld' chained node
/*70113*/         OPC_RecordChild1, // #1 = $addr
/*70114*/         OPC_CheckChild1Type, MVT::i32,
/*70116*/         OPC_CheckPredicate, 31, // Predicate_unindexedload
/*70118*/         OPC_CheckPredicate, 63, // Predicate_load
/*70120*/         OPC_CheckType, MVT::f32,
/*70122*/         OPC_MoveParent,
/*70123*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->70147
/*70126*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*70129*/           OPC_EmitMergeInputChains1_0,
/*70130*/           OPC_EmitInteger, MVT::i32, 14, 
/*70133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*70147*/         /*SwitchType*/ 21, MVT::v4f32,// ->70170
/*70149*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*70152*/           OPC_EmitMergeInputChains1_0,
/*70153*/           OPC_EmitInteger, MVT::i32, 14, 
/*70156*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70159*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*70170*/         0, // EndSwitchType
/*70171*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->70243
/*70174*/         OPC_RecordChild0, // #0 = $R
/*70175*/         OPC_CheckChild0Type, MVT::i32,
/*70177*/         OPC_CheckType, MVT::f32,
/*70179*/         OPC_MoveParent,
/*70180*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->70224
/*70183*/           OPC_Scope, 18, /*->70203*/ // 2 children in Scope
/*70185*/             OPC_CheckPatternPredicate, 56, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*70187*/             OPC_EmitInteger, MVT::i32, 14, 
/*70190*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70193*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*70203*/           /*Scope*/ 19, /*->70223*/
/*70204*/             OPC_CheckPatternPredicate, 55, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*70206*/             OPC_EmitInteger, MVT::i32, 14, 
/*70209*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70212*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*70223*/           0, /*End of Scope*/
/*70224*/         /*SwitchType*/ 16, MVT::v4f32,// ->70242
/*70226*/           OPC_EmitInteger, MVT::i32, 14, 
/*70229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*70242*/         0, // EndSwitchType
/*70243*/       0, // EndSwitchOpcode
/*70244*/     /*Scope*/ 89, /*->70334*/
/*70245*/       OPC_RecordChild0, // #0 = $src
/*70246*/       OPC_CheckChild0Type, MVT::f32,
/*70248*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->70291
/*70251*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*70258*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70261*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*70271*/         OPC_EmitInteger, MVT::i32, 0, 
/*70274*/         OPC_EmitInteger, MVT::i32, 14, 
/*70277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*70291*/       /*SwitchType*/ 40, MVT::v4f32,// ->70333
/*70293*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*70300*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70303*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*70313*/         OPC_EmitInteger, MVT::i32, 0, 
/*70316*/         OPC_EmitInteger, MVT::i32, 14, 
/*70319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*70333*/       0, // EndSwitchType
/*70334*/     0, /*End of Scope*/
/*70335*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->70785
/*70339*/     OPC_Scope, 116|128,2/*372*/, /*->70714*/ // 2 children in Scope
/*70342*/       OPC_MoveChild, 0,
/*70344*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->70611
/*70349*/         OPC_Scope, 36|128,1/*164*/, /*->70516*/ // 2 children in Scope
/*70352*/           OPC_MoveChild, 0,
/*70354*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->70435
/*70358*/             OPC_RecordChild0, // #0 = $Vn
/*70359*/             OPC_RecordChild1, // #1 = $Vm
/*70360*/             OPC_MoveParent,
/*70361*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->70386
/*70364*/               OPC_CheckChild1Integer, 8, 
/*70366*/               OPC_MoveParent,
/*70367*/               OPC_CheckType, MVT::v8i8,
/*70369*/               OPC_EmitInteger, MVT::i32, 14, 
/*70372*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70375*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*70386*/             /*SwitchType*/ 22, MVT::v4i32,// ->70410
/*70388*/               OPC_CheckChild1Integer, 16, 
/*70390*/               OPC_MoveParent,
/*70391*/               OPC_CheckType, MVT::v4i16,
/*70393*/               OPC_EmitInteger, MVT::i32, 14, 
/*70396*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70399*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*70410*/             /*SwitchType*/ 22, MVT::v2i64,// ->70434
/*70412*/               OPC_CheckChild1Integer, 32, 
/*70414*/               OPC_MoveParent,
/*70415*/               OPC_CheckType, MVT::v2i32,
/*70417*/               OPC_EmitInteger, MVT::i32, 14, 
/*70420*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70423*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*70434*/             0, // EndSwitchType
/*70435*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->70515
/*70438*/             OPC_RecordChild0, // #0 = $Vn
/*70439*/             OPC_RecordChild1, // #1 = $Vm
/*70440*/             OPC_MoveParent,
/*70441*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->70466
/*70444*/               OPC_CheckChild1Integer, 8, 
/*70446*/               OPC_MoveParent,
/*70447*/               OPC_CheckType, MVT::v8i8,
/*70449*/               OPC_EmitInteger, MVT::i32, 14, 
/*70452*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70455*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*70466*/             /*SwitchType*/ 22, MVT::v4i32,// ->70490
/*70468*/               OPC_CheckChild1Integer, 16, 
/*70470*/               OPC_MoveParent,
/*70471*/               OPC_CheckType, MVT::v4i16,
/*70473*/               OPC_EmitInteger, MVT::i32, 14, 
/*70476*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70479*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*70490*/             /*SwitchType*/ 22, MVT::v2i64,// ->70514
/*70492*/               OPC_CheckChild1Integer, 32, 
/*70494*/               OPC_MoveParent,
/*70495*/               OPC_CheckType, MVT::v2i32,
/*70497*/               OPC_EmitInteger, MVT::i32, 14, 
/*70500*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70503*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*70514*/             0, // EndSwitchType
/*70515*/           0, // EndSwitchOpcode
/*70516*/         /*Scope*/ 93, /*->70610*/
/*70517*/           OPC_RecordChild0, // #0 = $Vn
/*70518*/           OPC_RecordChild1, // #1 = $amt
/*70519*/           OPC_MoveChild, 1,
/*70521*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70524*/           OPC_Scope, 27, /*->70553*/ // 3 children in Scope
/*70526*/             OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70528*/             OPC_MoveParent,
/*70529*/             OPC_CheckType, MVT::v8i16,
/*70531*/             OPC_MoveParent,
/*70532*/             OPC_CheckType, MVT::v8i8,
/*70534*/             OPC_EmitConvertToTarget, 1,
/*70536*/             OPC_EmitInteger, MVT::i32, 14, 
/*70539*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70542*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*70553*/           /*Scope*/ 27, /*->70581*/
/*70554*/             OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70556*/             OPC_MoveParent,
/*70557*/             OPC_CheckType, MVT::v4i32,
/*70559*/             OPC_MoveParent,
/*70560*/             OPC_CheckType, MVT::v4i16,
/*70562*/             OPC_EmitConvertToTarget, 1,
/*70564*/             OPC_EmitInteger, MVT::i32, 14, 
/*70567*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70570*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*70581*/           /*Scope*/ 27, /*->70609*/
/*70582*/             OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70584*/             OPC_MoveParent,
/*70585*/             OPC_CheckType, MVT::v2i64,
/*70587*/             OPC_MoveParent,
/*70588*/             OPC_CheckType, MVT::v2i32,
/*70590*/             OPC_EmitConvertToTarget, 1,
/*70592*/             OPC_EmitInteger, MVT::i32, 14, 
/*70595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70598*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*70609*/           0, /*End of Scope*/
/*70610*/         0, /*End of Scope*/
/*70611*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->70713
/*70614*/         OPC_RecordChild0, // #0 = $Vm
/*70615*/         OPC_RecordChild1, // #1 = $SIMM
/*70616*/         OPC_MoveChild, 1,
/*70618*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70621*/         OPC_Scope, 29, /*->70652*/ // 3 children in Scope
/*70623*/           OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*70625*/           OPC_MoveParent,
/*70626*/           OPC_CheckType, MVT::v8i16,
/*70628*/           OPC_MoveParent,
/*70629*/           OPC_CheckType, MVT::v8i8,
/*70631*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70633*/           OPC_EmitConvertToTarget, 1,
/*70635*/           OPC_EmitInteger, MVT::i32, 14, 
/*70638*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70641*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70652*/         /*Scope*/ 29, /*->70682*/
/*70653*/           OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*70655*/           OPC_MoveParent,
/*70656*/           OPC_CheckType, MVT::v4i32,
/*70658*/           OPC_MoveParent,
/*70659*/           OPC_CheckType, MVT::v4i16,
/*70661*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70663*/           OPC_EmitConvertToTarget, 1,
/*70665*/           OPC_EmitInteger, MVT::i32, 14, 
/*70668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70671*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70682*/         /*Scope*/ 29, /*->70712*/
/*70683*/           OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70685*/           OPC_MoveParent,
/*70686*/           OPC_CheckType, MVT::v2i64,
/*70688*/           OPC_MoveParent,
/*70689*/           OPC_CheckType, MVT::v2i32,
/*70691*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70693*/           OPC_EmitConvertToTarget, 1,
/*70695*/           OPC_EmitInteger, MVT::i32, 14, 
/*70698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70701*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70712*/         0, /*End of Scope*/
/*70713*/       0, // EndSwitchOpcode
/*70714*/     /*Scope*/ 69, /*->70784*/
/*70715*/       OPC_RecordChild0, // #0 = $Vm
/*70716*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->70739
/*70719*/         OPC_CheckChild0Type, MVT::v8i16,
/*70721*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70723*/         OPC_EmitInteger, MVT::i32, 14, 
/*70726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*70739*/       /*SwitchType*/ 20, MVT::v4i16,// ->70761
/*70741*/         OPC_CheckChild0Type, MVT::v4i32,
/*70743*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70745*/         OPC_EmitInteger, MVT::i32, 14, 
/*70748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*70761*/       /*SwitchType*/ 20, MVT::v2i32,// ->70783
/*70763*/         OPC_CheckChild0Type, MVT::v2i64,
/*70765*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70767*/         OPC_EmitInteger, MVT::i32, 14, 
/*70770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*70783*/       0, // EndSwitchType
/*70784*/     0, /*End of Scope*/
/*70785*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->71391
/*70789*/     OPC_Scope, 18|128,3/*402*/, /*->71194*/ // 2 children in Scope
/*70792*/       OPC_MoveChild, 0,
/*70794*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->70994
/*70799*/         OPC_RecordChild0, // #0 = $Rn
/*70800*/         OPC_Scope, 63, /*->70865*/ // 3 children in Scope
/*70802*/           OPC_CheckChild0Type, MVT::v8i8,
/*70804*/           OPC_MoveParent,
/*70805*/           OPC_Scope, 24, /*->70831*/ // 2 children in Scope
/*70807*/             OPC_CheckChild1Integer, 8, 
/*70809*/             OPC_CheckType, MVT::v8i16,
/*70811*/             OPC_EmitInteger, MVT::i32, 8, 
/*70814*/             OPC_EmitInteger, MVT::i32, 14, 
/*70817*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70820*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*70831*/           /*Scope*/ 32, /*->70864*/
/*70832*/             OPC_RecordChild1, // #1 = $SIMM
/*70833*/             OPC_MoveChild, 1,
/*70835*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70838*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*70840*/             OPC_MoveParent,
/*70841*/             OPC_CheckType, MVT::v8i16,
/*70843*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70845*/             OPC_EmitConvertToTarget, 1,
/*70847*/             OPC_EmitInteger, MVT::i32, 14, 
/*70850*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70853*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70864*/           0, /*End of Scope*/
/*70865*/         /*Scope*/ 63, /*->70929*/
/*70866*/           OPC_CheckChild0Type, MVT::v4i16,
/*70868*/           OPC_MoveParent,
/*70869*/           OPC_Scope, 24, /*->70895*/ // 2 children in Scope
/*70871*/             OPC_CheckChild1Integer, 16, 
/*70873*/             OPC_CheckType, MVT::v4i32,
/*70875*/             OPC_EmitInteger, MVT::i32, 16, 
/*70878*/             OPC_EmitInteger, MVT::i32, 14, 
/*70881*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70884*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*70895*/           /*Scope*/ 32, /*->70928*/
/*70896*/             OPC_RecordChild1, // #1 = $SIMM
/*70897*/             OPC_MoveChild, 1,
/*70899*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70902*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*70904*/             OPC_MoveParent,
/*70905*/             OPC_CheckType, MVT::v4i32,
/*70907*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70909*/             OPC_EmitConvertToTarget, 1,
/*70911*/             OPC_EmitInteger, MVT::i32, 14, 
/*70914*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70917*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70928*/           0, /*End of Scope*/
/*70929*/         /*Scope*/ 63, /*->70993*/
/*70930*/           OPC_CheckChild0Type, MVT::v2i32,
/*70932*/           OPC_MoveParent,
/*70933*/           OPC_Scope, 24, /*->70959*/ // 2 children in Scope
/*70935*/             OPC_CheckChild1Integer, 32, 
/*70937*/             OPC_CheckType, MVT::v2i64,
/*70939*/             OPC_EmitInteger, MVT::i32, 32, 
/*70942*/             OPC_EmitInteger, MVT::i32, 14, 
/*70945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70948*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*70959*/           /*Scope*/ 32, /*->70992*/
/*70960*/             OPC_RecordChild1, // #1 = $SIMM
/*70961*/             OPC_MoveChild, 1,
/*70963*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70966*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*70968*/             OPC_MoveParent,
/*70969*/             OPC_CheckType, MVT::v2i64,
/*70971*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70973*/             OPC_EmitConvertToTarget, 1,
/*70975*/             OPC_EmitInteger, MVT::i32, 14, 
/*70978*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70981*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70992*/           0, /*End of Scope*/
/*70993*/         0, /*End of Scope*/
/*70994*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->71193
/*70998*/         OPC_RecordChild0, // #0 = $Rn
/*70999*/         OPC_Scope, 63, /*->71064*/ // 3 children in Scope
/*71001*/           OPC_CheckChild0Type, MVT::v8i8,
/*71003*/           OPC_MoveParent,
/*71004*/           OPC_Scope, 24, /*->71030*/ // 2 children in Scope
/*71006*/             OPC_CheckChild1Integer, 8, 
/*71008*/             OPC_CheckType, MVT::v8i16,
/*71010*/             OPC_EmitInteger, MVT::i32, 8, 
/*71013*/             OPC_EmitInteger, MVT::i32, 14, 
/*71016*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71019*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*71030*/           /*Scope*/ 32, /*->71063*/
/*71031*/             OPC_RecordChild1, // #1 = $SIMM
/*71032*/             OPC_MoveChild, 1,
/*71034*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71037*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*71039*/             OPC_MoveParent,
/*71040*/             OPC_CheckType, MVT::v8i16,
/*71042*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71044*/             OPC_EmitConvertToTarget, 1,
/*71046*/             OPC_EmitInteger, MVT::i32, 14, 
/*71049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71052*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*71063*/           0, /*End of Scope*/
/*71064*/         /*Scope*/ 63, /*->71128*/
/*71065*/           OPC_CheckChild0Type, MVT::v4i16,
/*71067*/           OPC_MoveParent,
/*71068*/           OPC_Scope, 24, /*->71094*/ // 2 children in Scope
/*71070*/             OPC_CheckChild1Integer, 16, 
/*71072*/             OPC_CheckType, MVT::v4i32,
/*71074*/             OPC_EmitInteger, MVT::i32, 16, 
/*71077*/             OPC_EmitInteger, MVT::i32, 14, 
/*71080*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71083*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*71094*/           /*Scope*/ 32, /*->71127*/
/*71095*/             OPC_RecordChild1, // #1 = $SIMM
/*71096*/             OPC_MoveChild, 1,
/*71098*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71101*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*71103*/             OPC_MoveParent,
/*71104*/             OPC_CheckType, MVT::v4i32,
/*71106*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71108*/             OPC_EmitConvertToTarget, 1,
/*71110*/             OPC_EmitInteger, MVT::i32, 14, 
/*71113*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71116*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*71127*/           0, /*End of Scope*/
/*71128*/         /*Scope*/ 63, /*->71192*/
/*71129*/           OPC_CheckChild0Type, MVT::v2i32,
/*71131*/           OPC_MoveParent,
/*71132*/           OPC_Scope, 24, /*->71158*/ // 2 children in Scope
/*71134*/             OPC_CheckChild1Integer, 32, 
/*71136*/             OPC_CheckType, MVT::v2i64,
/*71138*/             OPC_EmitInteger, MVT::i32, 32, 
/*71141*/             OPC_EmitInteger, MVT::i32, 14, 
/*71144*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71147*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*71158*/           /*Scope*/ 32, /*->71191*/
/*71159*/             OPC_RecordChild1, // #1 = $SIMM
/*71160*/             OPC_MoveChild, 1,
/*71162*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71165*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*71167*/             OPC_MoveParent,
/*71168*/             OPC_CheckType, MVT::v2i64,
/*71170*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71172*/             OPC_EmitConvertToTarget, 1,
/*71174*/             OPC_EmitInteger, MVT::i32, 14, 
/*71177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71180*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*71191*/           0, /*End of Scope*/
/*71192*/         0, /*End of Scope*/
/*71193*/       0, // EndSwitchOpcode
/*71194*/     /*Scope*/ 66|128,1/*194*/, /*->71390*/
/*71196*/       OPC_RecordChild0, // #0 = $Vm
/*71197*/       OPC_RecordChild1, // #1 = $SIMM
/*71198*/       OPC_MoveChild, 1,
/*71200*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71203*/       OPC_MoveParent,
/*71204*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->71228
/*71207*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71209*/         OPC_EmitConvertToTarget, 1,
/*71211*/         OPC_EmitInteger, MVT::i32, 14, 
/*71214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*71228*/       /*SwitchType*/ 21, MVT::v4i16,// ->71251
/*71230*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71232*/         OPC_EmitConvertToTarget, 1,
/*71234*/         OPC_EmitInteger, MVT::i32, 14, 
/*71237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*71251*/       /*SwitchType*/ 21, MVT::v2i32,// ->71274
/*71253*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71255*/         OPC_EmitConvertToTarget, 1,
/*71257*/         OPC_EmitInteger, MVT::i32, 14, 
/*71260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*71274*/       /*SwitchType*/ 21, MVT::v1i64,// ->71297
/*71276*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71278*/         OPC_EmitConvertToTarget, 1,
/*71280*/         OPC_EmitInteger, MVT::i32, 14, 
/*71283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*71297*/       /*SwitchType*/ 21, MVT::v16i8,// ->71320
/*71299*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71301*/         OPC_EmitConvertToTarget, 1,
/*71303*/         OPC_EmitInteger, MVT::i32, 14, 
/*71306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*71320*/       /*SwitchType*/ 21, MVT::v8i16,// ->71343
/*71322*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71324*/         OPC_EmitConvertToTarget, 1,
/*71326*/         OPC_EmitInteger, MVT::i32, 14, 
/*71329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71332*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71343*/       /*SwitchType*/ 21, MVT::v4i32,// ->71366
/*71345*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71347*/         OPC_EmitConvertToTarget, 1,
/*71349*/         OPC_EmitInteger, MVT::i32, 14, 
/*71352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71366*/       /*SwitchType*/ 21, MVT::v2i64,// ->71389
/*71368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71370*/         OPC_EmitConvertToTarget, 1,
/*71372*/         OPC_EmitInteger, MVT::i32, 14, 
/*71375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71389*/       0, // EndSwitchType
/*71390*/     0, /*End of Scope*/
/*71391*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->71561
/*71395*/     OPC_RecordChild0, // #0 = $Vn
/*71396*/     OPC_Scope, 68, /*->71466*/ // 3 children in Scope
/*71398*/       OPC_CheckChild0Type, MVT::v4i16,
/*71400*/       OPC_Scope, 40, /*->71442*/ // 2 children in Scope
/*71402*/         OPC_MoveChild, 1,
/*71404*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71407*/         OPC_RecordChild0, // #1 = $Vm
/*71408*/         OPC_CheckChild0Type, MVT::v4i16,
/*71410*/         OPC_RecordChild1, // #2 = $lane
/*71411*/         OPC_MoveChild, 1,
/*71413*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71416*/         OPC_MoveParent,
/*71417*/         OPC_MoveParent,
/*71418*/         OPC_CheckType, MVT::v4i32,
/*71420*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71422*/         OPC_EmitConvertToTarget, 2,
/*71424*/         OPC_EmitInteger, MVT::i32, 14, 
/*71427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*71442*/       /*Scope*/ 22, /*->71465*/
/*71443*/         OPC_RecordChild1, // #1 = $Vm
/*71444*/         OPC_CheckType, MVT::v4i32,
/*71446*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71448*/         OPC_EmitInteger, MVT::i32, 14, 
/*71451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*71465*/       0, /*End of Scope*/
/*71466*/     /*Scope*/ 68, /*->71535*/
/*71467*/       OPC_CheckChild0Type, MVT::v2i32,
/*71469*/       OPC_Scope, 40, /*->71511*/ // 2 children in Scope
/*71471*/         OPC_MoveChild, 1,
/*71473*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71476*/         OPC_RecordChild0, // #1 = $Vm
/*71477*/         OPC_CheckChild0Type, MVT::v2i32,
/*71479*/         OPC_RecordChild1, // #2 = $lane
/*71480*/         OPC_MoveChild, 1,
/*71482*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71485*/         OPC_MoveParent,
/*71486*/         OPC_MoveParent,
/*71487*/         OPC_CheckType, MVT::v2i64,
/*71489*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71491*/         OPC_EmitConvertToTarget, 2,
/*71493*/         OPC_EmitInteger, MVT::i32, 14, 
/*71496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71499*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*71511*/       /*Scope*/ 22, /*->71534*/
/*71512*/         OPC_RecordChild1, // #1 = $Vm
/*71513*/         OPC_CheckType, MVT::v2i64,
/*71515*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71517*/         OPC_EmitInteger, MVT::i32, 14, 
/*71520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71534*/       0, /*End of Scope*/
/*71535*/     /*Scope*/ 24, /*->71560*/
/*71536*/       OPC_CheckChild0Type, MVT::v8i8,
/*71538*/       OPC_RecordChild1, // #1 = $Vm
/*71539*/       OPC_CheckType, MVT::v8i16,
/*71541*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71543*/       OPC_EmitInteger, MVT::i32, 14, 
/*71546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*71560*/     0, /*End of Scope*/
/*71561*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->71731
/*71565*/     OPC_RecordChild0, // #0 = $Vn
/*71566*/     OPC_Scope, 68, /*->71636*/ // 3 children in Scope
/*71568*/       OPC_CheckChild0Type, MVT::v4i16,
/*71570*/       OPC_Scope, 40, /*->71612*/ // 2 children in Scope
/*71572*/         OPC_MoveChild, 1,
/*71574*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71577*/         OPC_RecordChild0, // #1 = $Vm
/*71578*/         OPC_CheckChild0Type, MVT::v4i16,
/*71580*/         OPC_RecordChild1, // #2 = $lane
/*71581*/         OPC_MoveChild, 1,
/*71583*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71586*/         OPC_MoveParent,
/*71587*/         OPC_MoveParent,
/*71588*/         OPC_CheckType, MVT::v4i32,
/*71590*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71592*/         OPC_EmitConvertToTarget, 2,
/*71594*/         OPC_EmitInteger, MVT::i32, 14, 
/*71597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71600*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*71612*/       /*Scope*/ 22, /*->71635*/
/*71613*/         OPC_RecordChild1, // #1 = $Vm
/*71614*/         OPC_CheckType, MVT::v4i32,
/*71616*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71618*/         OPC_EmitInteger, MVT::i32, 14, 
/*71621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*71635*/       0, /*End of Scope*/
/*71636*/     /*Scope*/ 68, /*->71705*/
/*71637*/       OPC_CheckChild0Type, MVT::v2i32,
/*71639*/       OPC_Scope, 40, /*->71681*/ // 2 children in Scope
/*71641*/         OPC_MoveChild, 1,
/*71643*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71646*/         OPC_RecordChild0, // #1 = $Vm
/*71647*/         OPC_CheckChild0Type, MVT::v2i32,
/*71649*/         OPC_RecordChild1, // #2 = $lane
/*71650*/         OPC_MoveChild, 1,
/*71652*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71655*/         OPC_MoveParent,
/*71656*/         OPC_MoveParent,
/*71657*/         OPC_CheckType, MVT::v2i64,
/*71659*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71661*/         OPC_EmitConvertToTarget, 2,
/*71663*/         OPC_EmitInteger, MVT::i32, 14, 
/*71666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*71681*/       /*Scope*/ 22, /*->71704*/
/*71682*/         OPC_RecordChild1, // #1 = $Vm
/*71683*/         OPC_CheckType, MVT::v2i64,
/*71685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71687*/         OPC_EmitInteger, MVT::i32, 14, 
/*71690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71704*/       0, /*End of Scope*/
/*71705*/     /*Scope*/ 24, /*->71730*/
/*71706*/       OPC_CheckChild0Type, MVT::v8i8,
/*71708*/       OPC_RecordChild1, // #1 = $Vm
/*71709*/       OPC_CheckType, MVT::v8i16,
/*71711*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71713*/       OPC_EmitInteger, MVT::i32, 14, 
/*71716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*71730*/     0, /*End of Scope*/
/*71731*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->71842
/*71734*/     OPC_RecordChild0, // #0 = $Vm
/*71735*/     OPC_Scope, 34, /*->71771*/ // 3 children in Scope
/*71737*/       OPC_CheckChild0Type, MVT::v8i16,
/*71739*/       OPC_RecordChild1, // #1 = $SIMM
/*71740*/       OPC_MoveChild, 1,
/*71742*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71745*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71747*/       OPC_MoveParent,
/*71748*/       OPC_CheckType, MVT::v8i8,
/*71750*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71752*/       OPC_EmitConvertToTarget, 1,
/*71754*/       OPC_EmitInteger, MVT::i32, 14, 
/*71757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71760*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71771*/     /*Scope*/ 34, /*->71806*/
/*71772*/       OPC_CheckChild0Type, MVT::v4i32,
/*71774*/       OPC_RecordChild1, // #1 = $SIMM
/*71775*/       OPC_MoveChild, 1,
/*71777*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71780*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71782*/       OPC_MoveParent,
/*71783*/       OPC_CheckType, MVT::v4i16,
/*71785*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71787*/       OPC_EmitConvertToTarget, 1,
/*71789*/       OPC_EmitInteger, MVT::i32, 14, 
/*71792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71806*/     /*Scope*/ 34, /*->71841*/
/*71807*/       OPC_CheckChild0Type, MVT::v2i64,
/*71809*/       OPC_RecordChild1, // #1 = $SIMM
/*71810*/       OPC_MoveChild, 1,
/*71812*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71815*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71817*/       OPC_MoveParent,
/*71818*/       OPC_CheckType, MVT::v2i32,
/*71820*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71822*/       OPC_EmitConvertToTarget, 1,
/*71824*/       OPC_EmitInteger, MVT::i32, 14, 
/*71827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71841*/     0, /*End of Scope*/
/*71842*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->71953
/*71845*/     OPC_RecordChild0, // #0 = $Vm
/*71846*/     OPC_Scope, 34, /*->71882*/ // 3 children in Scope
/*71848*/       OPC_CheckChild0Type, MVT::v8i16,
/*71850*/       OPC_RecordChild1, // #1 = $SIMM
/*71851*/       OPC_MoveChild, 1,
/*71853*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71856*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71858*/       OPC_MoveParent,
/*71859*/       OPC_CheckType, MVT::v8i8,
/*71861*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71863*/       OPC_EmitConvertToTarget, 1,
/*71865*/       OPC_EmitInteger, MVT::i32, 14, 
/*71868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71882*/     /*Scope*/ 34, /*->71917*/
/*71883*/       OPC_CheckChild0Type, MVT::v4i32,
/*71885*/       OPC_RecordChild1, // #1 = $SIMM
/*71886*/       OPC_MoveChild, 1,
/*71888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71891*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71893*/       OPC_MoveParent,
/*71894*/       OPC_CheckType, MVT::v4i16,
/*71896*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71898*/       OPC_EmitConvertToTarget, 1,
/*71900*/       OPC_EmitInteger, MVT::i32, 14, 
/*71903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71917*/     /*Scope*/ 34, /*->71952*/
/*71918*/       OPC_CheckChild0Type, MVT::v2i64,
/*71920*/       OPC_RecordChild1, // #1 = $SIMM
/*71921*/       OPC_MoveChild, 1,
/*71923*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71926*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71928*/       OPC_MoveParent,
/*71929*/       OPC_CheckType, MVT::v2i32,
/*71931*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71933*/       OPC_EmitConvertToTarget, 1,
/*71935*/       OPC_EmitInteger, MVT::i32, 14, 
/*71938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71952*/     0, /*End of Scope*/
/*71953*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->72064
/*71956*/     OPC_RecordChild0, // #0 = $Vm
/*71957*/     OPC_Scope, 34, /*->71993*/ // 3 children in Scope
/*71959*/       OPC_CheckChild0Type, MVT::v8i16,
/*71961*/       OPC_RecordChild1, // #1 = $SIMM
/*71962*/       OPC_MoveChild, 1,
/*71964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71967*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71969*/       OPC_MoveParent,
/*71970*/       OPC_CheckType, MVT::v8i8,
/*71972*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71974*/       OPC_EmitConvertToTarget, 1,
/*71976*/       OPC_EmitInteger, MVT::i32, 14, 
/*71979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71993*/     /*Scope*/ 34, /*->72028*/
/*71994*/       OPC_CheckChild0Type, MVT::v4i32,
/*71996*/       OPC_RecordChild1, // #1 = $SIMM
/*71997*/       OPC_MoveChild, 1,
/*71999*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72002*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*72004*/       OPC_MoveParent,
/*72005*/       OPC_CheckType, MVT::v4i16,
/*72007*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72009*/       OPC_EmitConvertToTarget, 1,
/*72011*/       OPC_EmitInteger, MVT::i32, 14, 
/*72014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72028*/     /*Scope*/ 34, /*->72063*/
/*72029*/       OPC_CheckChild0Type, MVT::v2i64,
/*72031*/       OPC_RecordChild1, // #1 = $SIMM
/*72032*/       OPC_MoveChild, 1,
/*72034*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72037*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*72039*/       OPC_MoveParent,
/*72040*/       OPC_CheckType, MVT::v2i32,
/*72042*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72044*/       OPC_EmitConvertToTarget, 1,
/*72046*/       OPC_EmitInteger, MVT::i32, 14, 
/*72049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72063*/     0, /*End of Scope*/
/*72064*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->72175
/*72067*/     OPC_RecordChild0, // #0 = $Vm
/*72068*/     OPC_Scope, 34, /*->72104*/ // 3 children in Scope
/*72070*/       OPC_CheckChild0Type, MVT::v8i16,
/*72072*/       OPC_RecordChild1, // #1 = $SIMM
/*72073*/       OPC_MoveChild, 1,
/*72075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72078*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*72080*/       OPC_MoveParent,
/*72081*/       OPC_CheckType, MVT::v8i8,
/*72083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72085*/       OPC_EmitConvertToTarget, 1,
/*72087*/       OPC_EmitInteger, MVT::i32, 14, 
/*72090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72104*/     /*Scope*/ 34, /*->72139*/
/*72105*/       OPC_CheckChild0Type, MVT::v4i32,
/*72107*/       OPC_RecordChild1, // #1 = $SIMM
/*72108*/       OPC_MoveChild, 1,
/*72110*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72113*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*72115*/       OPC_MoveParent,
/*72116*/       OPC_CheckType, MVT::v4i16,
/*72118*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72120*/       OPC_EmitConvertToTarget, 1,
/*72122*/       OPC_EmitInteger, MVT::i32, 14, 
/*72125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72139*/     /*Scope*/ 34, /*->72174*/
/*72140*/       OPC_CheckChild0Type, MVT::v2i64,
/*72142*/       OPC_RecordChild1, // #1 = $SIMM
/*72143*/       OPC_MoveChild, 1,
/*72145*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72148*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*72150*/       OPC_MoveParent,
/*72151*/       OPC_CheckType, MVT::v2i32,
/*72153*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72155*/       OPC_EmitConvertToTarget, 1,
/*72157*/       OPC_EmitInteger, MVT::i32, 14, 
/*72160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72163*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72174*/     0, /*End of Scope*/
/*72175*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->72286
/*72178*/     OPC_RecordChild0, // #0 = $Vm
/*72179*/     OPC_Scope, 34, /*->72215*/ // 3 children in Scope
/*72181*/       OPC_CheckChild0Type, MVT::v8i16,
/*72183*/       OPC_RecordChild1, // #1 = $SIMM
/*72184*/       OPC_MoveChild, 1,
/*72186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72189*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*72191*/       OPC_MoveParent,
/*72192*/       OPC_CheckType, MVT::v8i8,
/*72194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72196*/       OPC_EmitConvertToTarget, 1,
/*72198*/       OPC_EmitInteger, MVT::i32, 14, 
/*72201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72215*/     /*Scope*/ 34, /*->72250*/
/*72216*/       OPC_CheckChild0Type, MVT::v4i32,
/*72218*/       OPC_RecordChild1, // #1 = $SIMM
/*72219*/       OPC_MoveChild, 1,
/*72221*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72224*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*72226*/       OPC_MoveParent,
/*72227*/       OPC_CheckType, MVT::v4i16,
/*72229*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72231*/       OPC_EmitConvertToTarget, 1,
/*72233*/       OPC_EmitInteger, MVT::i32, 14, 
/*72236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72250*/     /*Scope*/ 34, /*->72285*/
/*72251*/       OPC_CheckChild0Type, MVT::v2i64,
/*72253*/       OPC_RecordChild1, // #1 = $SIMM
/*72254*/       OPC_MoveChild, 1,
/*72256*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72259*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*72261*/       OPC_MoveParent,
/*72262*/       OPC_CheckType, MVT::v2i32,
/*72264*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72266*/       OPC_EmitConvertToTarget, 1,
/*72268*/       OPC_EmitInteger, MVT::i32, 14, 
/*72271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72285*/     0, /*End of Scope*/
/*72286*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->72397
/*72289*/     OPC_RecordChild0, // #0 = $Vm
/*72290*/     OPC_Scope, 34, /*->72326*/ // 3 children in Scope
/*72292*/       OPC_CheckChild0Type, MVT::v8i16,
/*72294*/       OPC_RecordChild1, // #1 = $SIMM
/*72295*/       OPC_MoveChild, 1,
/*72297*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72300*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*72302*/       OPC_MoveParent,
/*72303*/       OPC_CheckType, MVT::v8i8,
/*72305*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72307*/       OPC_EmitConvertToTarget, 1,
/*72309*/       OPC_EmitInteger, MVT::i32, 14, 
/*72312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72326*/     /*Scope*/ 34, /*->72361*/
/*72327*/       OPC_CheckChild0Type, MVT::v4i32,
/*72329*/       OPC_RecordChild1, // #1 = $SIMM
/*72330*/       OPC_MoveChild, 1,
/*72332*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72335*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*72337*/       OPC_MoveParent,
/*72338*/       OPC_CheckType, MVT::v4i16,
/*72340*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72342*/       OPC_EmitConvertToTarget, 1,
/*72344*/       OPC_EmitInteger, MVT::i32, 14, 
/*72347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72361*/     /*Scope*/ 34, /*->72396*/
/*72362*/       OPC_CheckChild0Type, MVT::v2i64,
/*72364*/       OPC_RecordChild1, // #1 = $SIMM
/*72365*/       OPC_MoveChild, 1,
/*72367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72370*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*72372*/       OPC_MoveParent,
/*72373*/       OPC_CheckType, MVT::v2i32,
/*72375*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72377*/       OPC_EmitConvertToTarget, 1,
/*72379*/       OPC_EmitInteger, MVT::i32, 14, 
/*72382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72396*/     0, /*End of Scope*/
/*72397*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->72508
/*72400*/     OPC_RecordChild0, // #0 = $Vm
/*72401*/     OPC_Scope, 34, /*->72437*/ // 3 children in Scope
/*72403*/       OPC_CheckChild0Type, MVT::v8i16,
/*72405*/       OPC_RecordChild1, // #1 = $SIMM
/*72406*/       OPC_MoveChild, 1,
/*72408*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72411*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*72413*/       OPC_MoveParent,
/*72414*/       OPC_CheckType, MVT::v8i8,
/*72416*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72418*/       OPC_EmitConvertToTarget, 1,
/*72420*/       OPC_EmitInteger, MVT::i32, 14, 
/*72423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72426*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72437*/     /*Scope*/ 34, /*->72472*/
/*72438*/       OPC_CheckChild0Type, MVT::v4i32,
/*72440*/       OPC_RecordChild1, // #1 = $SIMM
/*72441*/       OPC_MoveChild, 1,
/*72443*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72446*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*72448*/       OPC_MoveParent,
/*72449*/       OPC_CheckType, MVT::v4i16,
/*72451*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72453*/       OPC_EmitConvertToTarget, 1,
/*72455*/       OPC_EmitInteger, MVT::i32, 14, 
/*72458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72472*/     /*Scope*/ 34, /*->72507*/
/*72473*/       OPC_CheckChild0Type, MVT::v2i64,
/*72475*/       OPC_RecordChild1, // #1 = $SIMM
/*72476*/       OPC_MoveChild, 1,
/*72478*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72481*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*72483*/       OPC_MoveParent,
/*72484*/       OPC_CheckType, MVT::v2i32,
/*72486*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72488*/       OPC_EmitConvertToTarget, 1,
/*72490*/       OPC_EmitInteger, MVT::i32, 14, 
/*72493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72496*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72507*/     0, /*End of Scope*/
/*72508*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->72950
/*72512*/     OPC_RecordChild0, // #0 = $Vm
/*72513*/     OPC_Scope, 62, /*->72577*/ // 8 children in Scope
/*72515*/       OPC_CheckChild0Type, MVT::v8i8,
/*72517*/       OPC_RecordChild1, // #1 = $lane
/*72518*/       OPC_MoveChild, 1,
/*72520*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72523*/       OPC_Scope, 26, /*->72551*/ // 2 children in Scope
/*72525*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*72527*/         OPC_MoveParent,
/*72528*/         OPC_CheckType, MVT::v16i8,
/*72530*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72532*/         OPC_EmitConvertToTarget, 1,
/*72534*/         OPC_EmitInteger, MVT::i32, 14, 
/*72537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*72551*/       /*Scope*/ 24, /*->72576*/
/*72552*/         OPC_MoveParent,
/*72553*/         OPC_CheckType, MVT::v8i8,
/*72555*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72557*/         OPC_EmitConvertToTarget, 1,
/*72559*/         OPC_EmitInteger, MVT::i32, 14, 
/*72562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*72576*/       0, /*End of Scope*/
/*72577*/     /*Scope*/ 62, /*->72640*/
/*72578*/       OPC_CheckChild0Type, MVT::v4i16,
/*72580*/       OPC_RecordChild1, // #1 = $lane
/*72581*/       OPC_MoveChild, 1,
/*72583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72586*/       OPC_Scope, 26, /*->72614*/ // 2 children in Scope
/*72588*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*72590*/         OPC_MoveParent,
/*72591*/         OPC_CheckType, MVT::v8i16,
/*72593*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72595*/         OPC_EmitConvertToTarget, 1,
/*72597*/         OPC_EmitInteger, MVT::i32, 14, 
/*72600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72603*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*72614*/       /*Scope*/ 24, /*->72639*/
/*72615*/         OPC_MoveParent,
/*72616*/         OPC_CheckType, MVT::v4i16,
/*72618*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72620*/         OPC_EmitConvertToTarget, 1,
/*72622*/         OPC_EmitInteger, MVT::i32, 14, 
/*72625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*72639*/       0, /*End of Scope*/
/*72640*/     /*Scope*/ 62, /*->72703*/
/*72641*/       OPC_CheckChild0Type, MVT::v2i32,
/*72643*/       OPC_RecordChild1, // #1 = $lane
/*72644*/       OPC_MoveChild, 1,
/*72646*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72649*/       OPC_Scope, 26, /*->72677*/ // 2 children in Scope
/*72651*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*72653*/         OPC_MoveParent,
/*72654*/         OPC_CheckType, MVT::v4i32,
/*72656*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72658*/         OPC_EmitConvertToTarget, 1,
/*72660*/         OPC_EmitInteger, MVT::i32, 14, 
/*72663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*72677*/       /*Scope*/ 24, /*->72702*/
/*72678*/         OPC_MoveParent,
/*72679*/         OPC_CheckType, MVT::v2i32,
/*72681*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72683*/         OPC_EmitConvertToTarget, 1,
/*72685*/         OPC_EmitInteger, MVT::i32, 14, 
/*72688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*72702*/       0, /*End of Scope*/
/*72703*/     /*Scope*/ 47, /*->72751*/
/*72704*/       OPC_CheckChild0Type, MVT::v16i8,
/*72706*/       OPC_RecordChild1, // #1 = $lane
/*72707*/       OPC_MoveChild, 1,
/*72709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72712*/       OPC_MoveParent,
/*72713*/       OPC_CheckType, MVT::v16i8,
/*72715*/       OPC_EmitConvertToTarget, 1,
/*72717*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*72720*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*72729*/       OPC_EmitConvertToTarget, 1,
/*72731*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*72734*/       OPC_EmitInteger, MVT::i32, 14, 
/*72737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*72751*/     /*Scope*/ 47, /*->72799*/
/*72752*/       OPC_CheckChild0Type, MVT::v8i16,
/*72754*/       OPC_RecordChild1, // #1 = $lane
/*72755*/       OPC_MoveChild, 1,
/*72757*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72760*/       OPC_MoveParent,
/*72761*/       OPC_CheckType, MVT::v8i16,
/*72763*/       OPC_EmitConvertToTarget, 1,
/*72765*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*72768*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*72777*/       OPC_EmitConvertToTarget, 1,
/*72779*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*72782*/       OPC_EmitInteger, MVT::i32, 14, 
/*72785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*72799*/     /*Scope*/ 47, /*->72847*/
/*72800*/       OPC_CheckChild0Type, MVT::v4i32,
/*72802*/       OPC_RecordChild1, // #1 = $lane
/*72803*/       OPC_MoveChild, 1,
/*72805*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72808*/       OPC_MoveParent,
/*72809*/       OPC_CheckType, MVT::v4i32,
/*72811*/       OPC_EmitConvertToTarget, 1,
/*72813*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*72816*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72825*/       OPC_EmitConvertToTarget, 1,
/*72827*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*72830*/       OPC_EmitInteger, MVT::i32, 14, 
/*72833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72847*/     /*Scope*/ 53, /*->72901*/
/*72848*/       OPC_CheckChild0Type, MVT::v2f32,
/*72850*/       OPC_RecordChild1, // #1 = $lane
/*72851*/       OPC_MoveChild, 1,
/*72853*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72856*/       OPC_MoveParent,
/*72857*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->72879
/*72860*/         OPC_EmitConvertToTarget, 1,
/*72862*/         OPC_EmitInteger, MVT::i32, 14, 
/*72865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*72879*/       /*SwitchType*/ 19, MVT::v4f32,// ->72900
/*72881*/         OPC_EmitConvertToTarget, 1,
/*72883*/         OPC_EmitInteger, MVT::i32, 14, 
/*72886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*72900*/       0, // EndSwitchType
/*72901*/     /*Scope*/ 47, /*->72949*/
/*72902*/       OPC_CheckChild0Type, MVT::v4f32,
/*72904*/       OPC_RecordChild1, // #1 = $lane
/*72905*/       OPC_MoveChild, 1,
/*72907*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72910*/       OPC_MoveParent,
/*72911*/       OPC_CheckType, MVT::v4f32,
/*72913*/       OPC_EmitConvertToTarget, 1,
/*72915*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*72918*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72927*/       OPC_EmitConvertToTarget, 1,
/*72929*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*72932*/       OPC_EmitInteger, MVT::i32, 14, 
/*72935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72938*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72949*/     0, /*End of Scope*/
/*72950*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->73047
/*72953*/     OPC_RecordChild0, // #0 = $src
/*72954*/     OPC_RecordChild1, // #1 = $SIMM
/*72955*/     OPC_MoveChild, 1,
/*72957*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72960*/     OPC_MoveParent,
/*72961*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->72983
/*72964*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72966*/       OPC_EmitInteger, MVT::i32, 14, 
/*72969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*72983*/     /*SwitchType*/ 19, MVT::v2i32,// ->73004
/*72985*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72987*/       OPC_EmitInteger, MVT::i32, 14, 
/*72990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*73004*/     /*SwitchType*/ 19, MVT::v8i16,// ->73025
/*73006*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73008*/       OPC_EmitInteger, MVT::i32, 14, 
/*73011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*73025*/     /*SwitchType*/ 19, MVT::v4i32,// ->73046
/*73027*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73029*/       OPC_EmitInteger, MVT::i32, 14, 
/*73032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73035*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*73046*/     0, // EndSwitchType
/*73047*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->73144
/*73050*/     OPC_RecordChild0, // #0 = $src
/*73051*/     OPC_RecordChild1, // #1 = $SIMM
/*73052*/     OPC_MoveChild, 1,
/*73054*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*73057*/     OPC_MoveParent,
/*73058*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->73080
/*73061*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73063*/       OPC_EmitInteger, MVT::i32, 14, 
/*73066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*73080*/     /*SwitchType*/ 19, MVT::v2i32,// ->73101
/*73082*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73084*/       OPC_EmitInteger, MVT::i32, 14, 
/*73087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*73101*/     /*SwitchType*/ 19, MVT::v8i16,// ->73122
/*73103*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73105*/       OPC_EmitInteger, MVT::i32, 14, 
/*73108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*73122*/     /*SwitchType*/ 19, MVT::v4i32,// ->73143
/*73124*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73126*/       OPC_EmitInteger, MVT::i32, 14, 
/*73129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*73143*/     0, // EndSwitchType
/*73144*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->73236
/*73147*/     OPC_RecordChild0, // #0 = $SIMM
/*73148*/     OPC_MoveChild, 0,
/*73150*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*73153*/     OPC_MoveParent,
/*73154*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->73175
/*73157*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73159*/       OPC_EmitInteger, MVT::i32, 14, 
/*73162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*73175*/     /*SwitchType*/ 18, MVT::v8i16,// ->73195
/*73177*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73179*/       OPC_EmitInteger, MVT::i32, 14, 
/*73182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*73195*/     /*SwitchType*/ 18, MVT::v2i32,// ->73215
/*73197*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73199*/       OPC_EmitInteger, MVT::i32, 14, 
/*73202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73205*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*73215*/     /*SwitchType*/ 18, MVT::v4i32,// ->73235
/*73217*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73219*/       OPC_EmitInteger, MVT::i32, 14, 
/*73222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*73235*/     0, // EndSwitchType
/*73236*/   /*SwitchOpcode*/ 108|128,1/*236*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73476
/*73240*/     OPC_Scope, 34|128,1/*162*/, /*->73405*/ // 2 children in Scope
/*73243*/       OPC_MoveChild, 0,
/*73245*/       OPC_SwitchOpcode /*2 cases */, 76, TARGET_VAL(ISD::SABSDIFF),// ->73325
/*73249*/         OPC_RecordChild0, // #0 = $Vn
/*73250*/         OPC_RecordChild1, // #1 = $Vm
/*73251*/         OPC_SwitchType /*3 cases */, 22, MVT::v8i8,// ->73276
/*73254*/           OPC_MoveParent,
/*73255*/           OPC_CheckType, MVT::v8i16,
/*73257*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73259*/           OPC_EmitInteger, MVT::i32, 14, 
/*73262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73265*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73276*/         /*SwitchType*/ 22, MVT::v4i16,// ->73300
/*73278*/           OPC_MoveParent,
/*73279*/           OPC_CheckType, MVT::v4i32,
/*73281*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73283*/           OPC_EmitInteger, MVT::i32, 14, 
/*73286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73289*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73300*/         /*SwitchType*/ 22, MVT::v2i32,// ->73324
/*73302*/           OPC_MoveParent,
/*73303*/           OPC_CheckType, MVT::v2i64,
/*73305*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73307*/           OPC_EmitInteger, MVT::i32, 14, 
/*73310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73313*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73324*/         0, // EndSwitchType
/*73325*/       /*SwitchOpcode*/ 76, TARGET_VAL(ISD::UABSDIFF),// ->73404
/*73328*/         OPC_RecordChild0, // #0 = $Vn
/*73329*/         OPC_RecordChild1, // #1 = $Vm
/*73330*/         OPC_SwitchType /*3 cases */, 22, MVT::v8i8,// ->73355
/*73333*/           OPC_MoveParent,
/*73334*/           OPC_CheckType, MVT::v8i16,
/*73336*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73338*/           OPC_EmitInteger, MVT::i32, 14, 
/*73341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73355*/         /*SwitchType*/ 22, MVT::v4i16,// ->73379
/*73357*/           OPC_MoveParent,
/*73358*/           OPC_CheckType, MVT::v4i32,
/*73360*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73362*/           OPC_EmitInteger, MVT::i32, 14, 
/*73365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73368*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73379*/         /*SwitchType*/ 22, MVT::v2i32,// ->73403
/*73381*/           OPC_MoveParent,
/*73382*/           OPC_CheckType, MVT::v2i64,
/*73384*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73386*/           OPC_EmitInteger, MVT::i32, 14, 
/*73389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73403*/         0, // EndSwitchType
/*73404*/       0, // EndSwitchOpcode
/*73405*/     /*Scope*/ 69, /*->73475*/
/*73406*/       OPC_RecordChild0, // #0 = $Vm
/*73407*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->73430
/*73410*/         OPC_CheckChild0Type, MVT::v8i8,
/*73412*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73414*/         OPC_EmitInteger, MVT::i32, 14, 
/*73417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*73430*/       /*SwitchType*/ 20, MVT::v4i32,// ->73452
/*73432*/         OPC_CheckChild0Type, MVT::v4i16,
/*73434*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73436*/         OPC_EmitInteger, MVT::i32, 14, 
/*73439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73442*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*73452*/       /*SwitchType*/ 20, MVT::v2i64,// ->73474
/*73454*/         OPC_CheckChild0Type, MVT::v2i32,
/*73456*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73458*/         OPC_EmitInteger, MVT::i32, 14, 
/*73461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*73474*/       0, // EndSwitchType
/*73475*/     0, /*End of Scope*/
/*73476*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->73674
/*73480*/     OPC_RecordChild0, // #0 = $Vm
/*73481*/     OPC_RecordChild1, // #1 = $SIMM
/*73482*/     OPC_MoveChild, 1,
/*73484*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73487*/     OPC_MoveParent,
/*73488*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73512
/*73491*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73493*/       OPC_EmitConvertToTarget, 1,
/*73495*/       OPC_EmitInteger, MVT::i32, 14, 
/*73498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73512*/     /*SwitchType*/ 21, MVT::v4i16,// ->73535
/*73514*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73516*/       OPC_EmitConvertToTarget, 1,
/*73518*/       OPC_EmitInteger, MVT::i32, 14, 
/*73521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73535*/     /*SwitchType*/ 21, MVT::v2i32,// ->73558
/*73537*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73539*/       OPC_EmitConvertToTarget, 1,
/*73541*/       OPC_EmitInteger, MVT::i32, 14, 
/*73544*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73547*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73558*/     /*SwitchType*/ 21, MVT::v1i64,// ->73581
/*73560*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73562*/       OPC_EmitConvertToTarget, 1,
/*73564*/       OPC_EmitInteger, MVT::i32, 14, 
/*73567*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73581*/     /*SwitchType*/ 21, MVT::v16i8,// ->73604
/*73583*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73585*/       OPC_EmitConvertToTarget, 1,
/*73587*/       OPC_EmitInteger, MVT::i32, 14, 
/*73590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73604*/     /*SwitchType*/ 21, MVT::v8i16,// ->73627
/*73606*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73608*/       OPC_EmitConvertToTarget, 1,
/*73610*/       OPC_EmitInteger, MVT::i32, 14, 
/*73613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73616*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73627*/     /*SwitchType*/ 21, MVT::v4i32,// ->73650
/*73629*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73631*/       OPC_EmitConvertToTarget, 1,
/*73633*/       OPC_EmitInteger, MVT::i32, 14, 
/*73636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73639*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73650*/     /*SwitchType*/ 21, MVT::v2i64,// ->73673
/*73652*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73654*/       OPC_EmitConvertToTarget, 1,
/*73656*/       OPC_EmitInteger, MVT::i32, 14, 
/*73659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73673*/     0, // EndSwitchType
/*73674*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->73872
/*73678*/     OPC_RecordChild0, // #0 = $Vm
/*73679*/     OPC_RecordChild1, // #1 = $SIMM
/*73680*/     OPC_MoveChild, 1,
/*73682*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73685*/     OPC_MoveParent,
/*73686*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73710
/*73689*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73691*/       OPC_EmitConvertToTarget, 1,
/*73693*/       OPC_EmitInteger, MVT::i32, 14, 
/*73696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73710*/     /*SwitchType*/ 21, MVT::v4i16,// ->73733
/*73712*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73714*/       OPC_EmitConvertToTarget, 1,
/*73716*/       OPC_EmitInteger, MVT::i32, 14, 
/*73719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73733*/     /*SwitchType*/ 21, MVT::v2i32,// ->73756
/*73735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73737*/       OPC_EmitConvertToTarget, 1,
/*73739*/       OPC_EmitInteger, MVT::i32, 14, 
/*73742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73756*/     /*SwitchType*/ 21, MVT::v1i64,// ->73779
/*73758*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73760*/       OPC_EmitConvertToTarget, 1,
/*73762*/       OPC_EmitInteger, MVT::i32, 14, 
/*73765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73779*/     /*SwitchType*/ 21, MVT::v16i8,// ->73802
/*73781*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73783*/       OPC_EmitConvertToTarget, 1,
/*73785*/       OPC_EmitInteger, MVT::i32, 14, 
/*73788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73802*/     /*SwitchType*/ 21, MVT::v8i16,// ->73825
/*73804*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73806*/       OPC_EmitConvertToTarget, 1,
/*73808*/       OPC_EmitInteger, MVT::i32, 14, 
/*73811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73825*/     /*SwitchType*/ 21, MVT::v4i32,// ->73848
/*73827*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73829*/       OPC_EmitConvertToTarget, 1,
/*73831*/       OPC_EmitInteger, MVT::i32, 14, 
/*73834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73848*/     /*SwitchType*/ 21, MVT::v2i64,// ->73871
/*73850*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73852*/       OPC_EmitConvertToTarget, 1,
/*73854*/       OPC_EmitInteger, MVT::i32, 14, 
/*73857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73871*/     0, // EndSwitchType
/*73872*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->74070
/*73876*/     OPC_RecordChild0, // #0 = $Vm
/*73877*/     OPC_RecordChild1, // #1 = $SIMM
/*73878*/     OPC_MoveChild, 1,
/*73880*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73883*/     OPC_MoveParent,
/*73884*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73908
/*73887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73889*/       OPC_EmitConvertToTarget, 1,
/*73891*/       OPC_EmitInteger, MVT::i32, 14, 
/*73894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73908*/     /*SwitchType*/ 21, MVT::v4i16,// ->73931
/*73910*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73912*/       OPC_EmitConvertToTarget, 1,
/*73914*/       OPC_EmitInteger, MVT::i32, 14, 
/*73917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73931*/     /*SwitchType*/ 21, MVT::v2i32,// ->73954
/*73933*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73935*/       OPC_EmitConvertToTarget, 1,
/*73937*/       OPC_EmitInteger, MVT::i32, 14, 
/*73940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73954*/     /*SwitchType*/ 21, MVT::v1i64,// ->73977
/*73956*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73958*/       OPC_EmitConvertToTarget, 1,
/*73960*/       OPC_EmitInteger, MVT::i32, 14, 
/*73963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73977*/     /*SwitchType*/ 21, MVT::v16i8,// ->74000
/*73979*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73981*/       OPC_EmitConvertToTarget, 1,
/*73983*/       OPC_EmitInteger, MVT::i32, 14, 
/*73986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74000*/     /*SwitchType*/ 21, MVT::v8i16,// ->74023
/*74002*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74004*/       OPC_EmitConvertToTarget, 1,
/*74006*/       OPC_EmitInteger, MVT::i32, 14, 
/*74009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74023*/     /*SwitchType*/ 21, MVT::v4i32,// ->74046
/*74025*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74027*/       OPC_EmitConvertToTarget, 1,
/*74029*/       OPC_EmitInteger, MVT::i32, 14, 
/*74032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74035*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74046*/     /*SwitchType*/ 21, MVT::v2i64,// ->74069
/*74048*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74050*/       OPC_EmitConvertToTarget, 1,
/*74052*/       OPC_EmitInteger, MVT::i32, 14, 
/*74055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74069*/     0, // EndSwitchType
/*74070*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->74268
/*74074*/     OPC_RecordChild0, // #0 = $Vm
/*74075*/     OPC_RecordChild1, // #1 = $SIMM
/*74076*/     OPC_MoveChild, 1,
/*74078*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74081*/     OPC_MoveParent,
/*74082*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->74106
/*74085*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74087*/       OPC_EmitConvertToTarget, 1,
/*74089*/       OPC_EmitInteger, MVT::i32, 14, 
/*74092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74106*/     /*SwitchType*/ 21, MVT::v4i16,// ->74129
/*74108*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74110*/       OPC_EmitConvertToTarget, 1,
/*74112*/       OPC_EmitInteger, MVT::i32, 14, 
/*74115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74129*/     /*SwitchType*/ 21, MVT::v2i32,// ->74152
/*74131*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74133*/       OPC_EmitConvertToTarget, 1,
/*74135*/       OPC_EmitInteger, MVT::i32, 14, 
/*74138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74141*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74152*/     /*SwitchType*/ 21, MVT::v1i64,// ->74175
/*74154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74156*/       OPC_EmitConvertToTarget, 1,
/*74158*/       OPC_EmitInteger, MVT::i32, 14, 
/*74161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74175*/     /*SwitchType*/ 21, MVT::v16i8,// ->74198
/*74177*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74179*/       OPC_EmitConvertToTarget, 1,
/*74181*/       OPC_EmitInteger, MVT::i32, 14, 
/*74184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74198*/     /*SwitchType*/ 21, MVT::v8i16,// ->74221
/*74200*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74202*/       OPC_EmitConvertToTarget, 1,
/*74204*/       OPC_EmitInteger, MVT::i32, 14, 
/*74207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74221*/     /*SwitchType*/ 21, MVT::v4i32,// ->74244
/*74223*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74225*/       OPC_EmitConvertToTarget, 1,
/*74227*/       OPC_EmitInteger, MVT::i32, 14, 
/*74230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74244*/     /*SwitchType*/ 21, MVT::v2i64,// ->74267
/*74246*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74248*/       OPC_EmitConvertToTarget, 1,
/*74250*/       OPC_EmitInteger, MVT::i32, 14, 
/*74253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74267*/     0, // EndSwitchType
/*74268*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->74466
/*74272*/     OPC_RecordChild0, // #0 = $Vm
/*74273*/     OPC_RecordChild1, // #1 = $SIMM
/*74274*/     OPC_MoveChild, 1,
/*74276*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74279*/     OPC_MoveParent,
/*74280*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->74304
/*74283*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74285*/       OPC_EmitConvertToTarget, 1,
/*74287*/       OPC_EmitInteger, MVT::i32, 14, 
/*74290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74304*/     /*SwitchType*/ 21, MVT::v4i16,// ->74327
/*74306*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74308*/       OPC_EmitConvertToTarget, 1,
/*74310*/       OPC_EmitInteger, MVT::i32, 14, 
/*74313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74327*/     /*SwitchType*/ 21, MVT::v2i32,// ->74350
/*74329*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74331*/       OPC_EmitConvertToTarget, 1,
/*74333*/       OPC_EmitInteger, MVT::i32, 14, 
/*74336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74350*/     /*SwitchType*/ 21, MVT::v1i64,// ->74373
/*74352*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74354*/       OPC_EmitConvertToTarget, 1,
/*74356*/       OPC_EmitInteger, MVT::i32, 14, 
/*74359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74373*/     /*SwitchType*/ 21, MVT::v16i8,// ->74396
/*74375*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74377*/       OPC_EmitConvertToTarget, 1,
/*74379*/       OPC_EmitInteger, MVT::i32, 14, 
/*74382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74396*/     /*SwitchType*/ 21, MVT::v8i16,// ->74419
/*74398*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74400*/       OPC_EmitConvertToTarget, 1,
/*74402*/       OPC_EmitInteger, MVT::i32, 14, 
/*74405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74408*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74419*/     /*SwitchType*/ 21, MVT::v4i32,// ->74442
/*74421*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74423*/       OPC_EmitConvertToTarget, 1,
/*74425*/       OPC_EmitInteger, MVT::i32, 14, 
/*74428*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74431*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74442*/     /*SwitchType*/ 21, MVT::v2i64,// ->74465
/*74444*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74446*/       OPC_EmitConvertToTarget, 1,
/*74448*/       OPC_EmitInteger, MVT::i32, 14, 
/*74451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74465*/     0, // EndSwitchType
/*74466*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->74664
/*74470*/     OPC_RecordChild0, // #0 = $Vm
/*74471*/     OPC_RecordChild1, // #1 = $SIMM
/*74472*/     OPC_MoveChild, 1,
/*74474*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74477*/     OPC_MoveParent,
/*74478*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->74502
/*74481*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74483*/       OPC_EmitConvertToTarget, 1,
/*74485*/       OPC_EmitInteger, MVT::i32, 14, 
/*74488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74502*/     /*SwitchType*/ 21, MVT::v4i16,// ->74525
/*74504*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74506*/       OPC_EmitConvertToTarget, 1,
/*74508*/       OPC_EmitInteger, MVT::i32, 14, 
/*74511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74525*/     /*SwitchType*/ 21, MVT::v2i32,// ->74548
/*74527*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74529*/       OPC_EmitConvertToTarget, 1,
/*74531*/       OPC_EmitInteger, MVT::i32, 14, 
/*74534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74548*/     /*SwitchType*/ 21, MVT::v1i64,// ->74571
/*74550*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74552*/       OPC_EmitConvertToTarget, 1,
/*74554*/       OPC_EmitInteger, MVT::i32, 14, 
/*74557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74571*/     /*SwitchType*/ 21, MVT::v16i8,// ->74594
/*74573*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74575*/       OPC_EmitConvertToTarget, 1,
/*74577*/       OPC_EmitInteger, MVT::i32, 14, 
/*74580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74594*/     /*SwitchType*/ 21, MVT::v8i16,// ->74617
/*74596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74598*/       OPC_EmitConvertToTarget, 1,
/*74600*/       OPC_EmitInteger, MVT::i32, 14, 
/*74603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74617*/     /*SwitchType*/ 21, MVT::v4i32,// ->74640
/*74619*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74621*/       OPC_EmitConvertToTarget, 1,
/*74623*/       OPC_EmitInteger, MVT::i32, 14, 
/*74626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74640*/     /*SwitchType*/ 21, MVT::v2i64,// ->74663
/*74642*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74644*/       OPC_EmitConvertToTarget, 1,
/*74646*/       OPC_EmitInteger, MVT::i32, 14, 
/*74649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74663*/     0, // EndSwitchType
/*74664*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->74862
/*74668*/     OPC_RecordChild0, // #0 = $Vm
/*74669*/     OPC_RecordChild1, // #1 = $SIMM
/*74670*/     OPC_MoveChild, 1,
/*74672*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74675*/     OPC_MoveParent,
/*74676*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->74700
/*74679*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74681*/       OPC_EmitConvertToTarget, 1,
/*74683*/       OPC_EmitInteger, MVT::i32, 14, 
/*74686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74700*/     /*SwitchType*/ 21, MVT::v4i16,// ->74723
/*74702*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74704*/       OPC_EmitConvertToTarget, 1,
/*74706*/       OPC_EmitInteger, MVT::i32, 14, 
/*74709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74723*/     /*SwitchType*/ 21, MVT::v2i32,// ->74746
/*74725*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74727*/       OPC_EmitConvertToTarget, 1,
/*74729*/       OPC_EmitInteger, MVT::i32, 14, 
/*74732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74735*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74746*/     /*SwitchType*/ 21, MVT::v1i64,// ->74769
/*74748*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74750*/       OPC_EmitConvertToTarget, 1,
/*74752*/       OPC_EmitInteger, MVT::i32, 14, 
/*74755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74769*/     /*SwitchType*/ 21, MVT::v16i8,// ->74792
/*74771*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74773*/       OPC_EmitConvertToTarget, 1,
/*74775*/       OPC_EmitInteger, MVT::i32, 14, 
/*74778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74792*/     /*SwitchType*/ 21, MVT::v8i16,// ->74815
/*74794*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74796*/       OPC_EmitConvertToTarget, 1,
/*74798*/       OPC_EmitInteger, MVT::i32, 14, 
/*74801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74815*/     /*SwitchType*/ 21, MVT::v4i32,// ->74838
/*74817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74819*/       OPC_EmitConvertToTarget, 1,
/*74821*/       OPC_EmitInteger, MVT::i32, 14, 
/*74824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74838*/     /*SwitchType*/ 21, MVT::v2i64,// ->74861
/*74840*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74842*/       OPC_EmitConvertToTarget, 1,
/*74844*/       OPC_EmitInteger, MVT::i32, 14, 
/*74847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74861*/     0, // EndSwitchType
/*74862*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->75069
/*74866*/     OPC_RecordChild0, // #0 = $src1
/*74867*/     OPC_RecordChild1, // #1 = $Vm
/*74868*/     OPC_RecordChild2, // #2 = $SIMM
/*74869*/     OPC_MoveChild, 2,
/*74871*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74874*/     OPC_MoveParent,
/*74875*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->74900
/*74878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74880*/       OPC_EmitConvertToTarget, 2,
/*74882*/       OPC_EmitInteger, MVT::i32, 14, 
/*74885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74900*/     /*SwitchType*/ 22, MVT::v4i16,// ->74924
/*74902*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74904*/       OPC_EmitConvertToTarget, 2,
/*74906*/       OPC_EmitInteger, MVT::i32, 14, 
/*74909*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74912*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74924*/     /*SwitchType*/ 22, MVT::v2i32,// ->74948
/*74926*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74928*/       OPC_EmitConvertToTarget, 2,
/*74930*/       OPC_EmitInteger, MVT::i32, 14, 
/*74933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74936*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74948*/     /*SwitchType*/ 22, MVT::v1i64,// ->74972
/*74950*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74952*/       OPC_EmitConvertToTarget, 2,
/*74954*/       OPC_EmitInteger, MVT::i32, 14, 
/*74957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74972*/     /*SwitchType*/ 22, MVT::v16i8,// ->74996
/*74974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74976*/       OPC_EmitConvertToTarget, 2,
/*74978*/       OPC_EmitInteger, MVT::i32, 14, 
/*74981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74996*/     /*SwitchType*/ 22, MVT::v8i16,// ->75020
/*74998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75000*/       OPC_EmitConvertToTarget, 2,
/*75002*/       OPC_EmitInteger, MVT::i32, 14, 
/*75005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75020*/     /*SwitchType*/ 22, MVT::v4i32,// ->75044
/*75022*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75024*/       OPC_EmitConvertToTarget, 2,
/*75026*/       OPC_EmitInteger, MVT::i32, 14, 
/*75029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75044*/     /*SwitchType*/ 22, MVT::v2i64,// ->75068
/*75046*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75048*/       OPC_EmitConvertToTarget, 2,
/*75050*/       OPC_EmitInteger, MVT::i32, 14, 
/*75053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75068*/     0, // EndSwitchType
/*75069*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->75276
/*75073*/     OPC_RecordChild0, // #0 = $src1
/*75074*/     OPC_RecordChild1, // #1 = $Vm
/*75075*/     OPC_RecordChild2, // #2 = $SIMM
/*75076*/     OPC_MoveChild, 2,
/*75078*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75081*/     OPC_MoveParent,
/*75082*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->75107
/*75085*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75087*/       OPC_EmitConvertToTarget, 2,
/*75089*/       OPC_EmitInteger, MVT::i32, 14, 
/*75092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75107*/     /*SwitchType*/ 22, MVT::v4i16,// ->75131
/*75109*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75111*/       OPC_EmitConvertToTarget, 2,
/*75113*/       OPC_EmitInteger, MVT::i32, 14, 
/*75116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75131*/     /*SwitchType*/ 22, MVT::v2i32,// ->75155
/*75133*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75135*/       OPC_EmitConvertToTarget, 2,
/*75137*/       OPC_EmitInteger, MVT::i32, 14, 
/*75140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75155*/     /*SwitchType*/ 22, MVT::v1i64,// ->75179
/*75157*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75159*/       OPC_EmitConvertToTarget, 2,
/*75161*/       OPC_EmitInteger, MVT::i32, 14, 
/*75164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75179*/     /*SwitchType*/ 22, MVT::v16i8,// ->75203
/*75181*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75183*/       OPC_EmitConvertToTarget, 2,
/*75185*/       OPC_EmitInteger, MVT::i32, 14, 
/*75188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75203*/     /*SwitchType*/ 22, MVT::v8i16,// ->75227
/*75205*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75207*/       OPC_EmitConvertToTarget, 2,
/*75209*/       OPC_EmitInteger, MVT::i32, 14, 
/*75212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75227*/     /*SwitchType*/ 22, MVT::v4i32,// ->75251
/*75229*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75231*/       OPC_EmitConvertToTarget, 2,
/*75233*/       OPC_EmitInteger, MVT::i32, 14, 
/*75236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75251*/     /*SwitchType*/ 22, MVT::v2i64,// ->75275
/*75253*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75255*/       OPC_EmitConvertToTarget, 2,
/*75257*/       OPC_EmitInteger, MVT::i32, 14, 
/*75260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75275*/     0, // EndSwitchType
/*75276*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->75423
/*75280*/     OPC_RecordChild0, // #0 = $src
/*75281*/     OPC_Scope, 27, /*->75310*/ // 5 children in Scope
/*75283*/       OPC_CheckChild0Type, MVT::v16i8,
/*75285*/       OPC_RecordChild1, // #1 = $start
/*75286*/       OPC_MoveChild, 1,
/*75288*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75291*/       OPC_CheckType, MVT::i32,
/*75293*/       OPC_MoveParent,
/*75294*/       OPC_CheckType, MVT::v8i8,
/*75296*/       OPC_EmitConvertToTarget, 1,
/*75298*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*75301*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*75310*/     /*Scope*/ 27, /*->75338*/
/*75311*/       OPC_CheckChild0Type, MVT::v8i16,
/*75313*/       OPC_RecordChild1, // #1 = $start
/*75314*/       OPC_MoveChild, 1,
/*75316*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75319*/       OPC_CheckType, MVT::i32,
/*75321*/       OPC_MoveParent,
/*75322*/       OPC_CheckType, MVT::v4i16,
/*75324*/       OPC_EmitConvertToTarget, 1,
/*75326*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*75329*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*75338*/     /*Scope*/ 27, /*->75366*/
/*75339*/       OPC_CheckChild0Type, MVT::v4i32,
/*75341*/       OPC_RecordChild1, // #1 = $start
/*75342*/       OPC_MoveChild, 1,
/*75344*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75347*/       OPC_CheckType, MVT::i32,
/*75349*/       OPC_MoveParent,
/*75350*/       OPC_CheckType, MVT::v2i32,
/*75352*/       OPC_EmitConvertToTarget, 1,
/*75354*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*75357*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*75366*/     /*Scope*/ 27, /*->75394*/
/*75367*/       OPC_CheckChild0Type, MVT::v2i64,
/*75369*/       OPC_RecordChild1, // #1 = $start
/*75370*/       OPC_MoveChild, 1,
/*75372*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75375*/       OPC_CheckType, MVT::i32,
/*75377*/       OPC_MoveParent,
/*75378*/       OPC_CheckType, MVT::v1i64,
/*75380*/       OPC_EmitConvertToTarget, 1,
/*75382*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*75385*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*75394*/     /*Scope*/ 27, /*->75422*/
/*75395*/       OPC_CheckChild0Type, MVT::v4f32,
/*75397*/       OPC_RecordChild1, // #1 = $start
/*75398*/       OPC_MoveChild, 1,
/*75400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75403*/       OPC_CheckType, MVT::i32,
/*75405*/       OPC_MoveParent,
/*75406*/       OPC_CheckType, MVT::v2f32,
/*75408*/       OPC_EmitConvertToTarget, 1,
/*75410*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*75413*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*75422*/     0, /*End of Scope*/
/*75423*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->75650
/*75427*/     OPC_RecordChild0, // #0 = $Vn
/*75428*/     OPC_RecordChild1, // #1 = $Vm
/*75429*/     OPC_RecordChild2, // #2 = $index
/*75430*/     OPC_MoveChild, 2,
/*75432*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75435*/     OPC_MoveParent,
/*75436*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->75461
/*75439*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75441*/       OPC_EmitConvertToTarget, 2,
/*75443*/       OPC_EmitInteger, MVT::i32, 14, 
/*75446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*75461*/     /*SwitchType*/ 22, MVT::v4i16,// ->75485
/*75463*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75465*/       OPC_EmitConvertToTarget, 2,
/*75467*/       OPC_EmitInteger, MVT::i32, 14, 
/*75470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*75485*/     /*SwitchType*/ 22, MVT::v2i32,// ->75509
/*75487*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75489*/       OPC_EmitConvertToTarget, 2,
/*75491*/       OPC_EmitInteger, MVT::i32, 14, 
/*75494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*75509*/     /*SwitchType*/ 22, MVT::v16i8,// ->75533
/*75511*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75513*/       OPC_EmitConvertToTarget, 2,
/*75515*/       OPC_EmitInteger, MVT::i32, 14, 
/*75518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75521*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*75533*/     /*SwitchType*/ 22, MVT::v8i16,// ->75557
/*75535*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75537*/       OPC_EmitConvertToTarget, 2,
/*75539*/       OPC_EmitInteger, MVT::i32, 14, 
/*75542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*75557*/     /*SwitchType*/ 22, MVT::v4i32,// ->75581
/*75559*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75561*/       OPC_EmitConvertToTarget, 2,
/*75563*/       OPC_EmitInteger, MVT::i32, 14, 
/*75566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75569*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*75581*/     /*SwitchType*/ 22, MVT::v2i64,// ->75605
/*75583*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75585*/       OPC_EmitConvertToTarget, 2,
/*75587*/       OPC_EmitInteger, MVT::i32, 14, 
/*75590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*75605*/     /*SwitchType*/ 20, MVT::v2f32,// ->75627
/*75607*/       OPC_EmitConvertToTarget, 2,
/*75609*/       OPC_EmitInteger, MVT::i32, 14, 
/*75612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*75627*/     /*SwitchType*/ 20, MVT::v4f32,// ->75649
/*75629*/       OPC_EmitConvertToTarget, 2,
/*75631*/       OPC_EmitInteger, MVT::i32, 14, 
/*75634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*75649*/     0, // EndSwitchType
/*75650*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->75853
/*75654*/     OPC_RecordChild0, // #0 = $Vn
/*75655*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75680
/*75658*/       OPC_CheckChild0Type, MVT::v8i8,
/*75660*/       OPC_RecordChild1, // #1 = $Vm
/*75661*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75663*/       OPC_EmitInteger, MVT::i32, 14, 
/*75666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75680*/     /*SwitchType*/ 22, MVT::v4i16,// ->75704
/*75682*/       OPC_CheckChild0Type, MVT::v4i16,
/*75684*/       OPC_RecordChild1, // #1 = $Vm
/*75685*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75687*/       OPC_EmitInteger, MVT::i32, 14, 
/*75690*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75693*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75704*/     /*SwitchType*/ 48, MVT::v2i32,// ->75754
/*75706*/       OPC_Scope, 22, /*->75730*/ // 2 children in Scope
/*75708*/         OPC_CheckChild0Type, MVT::v2i32,
/*75710*/         OPC_RecordChild1, // #1 = $Vm
/*75711*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75713*/         OPC_EmitInteger, MVT::i32, 14, 
/*75716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75730*/       /*Scope*/ 22, /*->75753*/
/*75731*/         OPC_CheckChild0Type, MVT::v2f32,
/*75733*/         OPC_RecordChild1, // #1 = $Vm
/*75734*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75736*/         OPC_EmitInteger, MVT::i32, 14, 
/*75739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*75753*/       0, /*End of Scope*/
/*75754*/     /*SwitchType*/ 22, MVT::v16i8,// ->75778
/*75756*/       OPC_CheckChild0Type, MVT::v16i8,
/*75758*/       OPC_RecordChild1, // #1 = $Vm
/*75759*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75761*/       OPC_EmitInteger, MVT::i32, 14, 
/*75764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75778*/     /*SwitchType*/ 22, MVT::v8i16,// ->75802
/*75780*/       OPC_CheckChild0Type, MVT::v8i16,
/*75782*/       OPC_RecordChild1, // #1 = $Vm
/*75783*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75785*/       OPC_EmitInteger, MVT::i32, 14, 
/*75788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75802*/     /*SwitchType*/ 48, MVT::v4i32,// ->75852
/*75804*/       OPC_Scope, 22, /*->75828*/ // 2 children in Scope
/*75806*/         OPC_CheckChild0Type, MVT::v4i32,
/*75808*/         OPC_RecordChild1, // #1 = $Vm
/*75809*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75811*/         OPC_EmitInteger, MVT::i32, 14, 
/*75814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75828*/       /*Scope*/ 22, /*->75851*/
/*75829*/         OPC_CheckChild0Type, MVT::v4f32,
/*75831*/         OPC_RecordChild1, // #1 = $Vm
/*75832*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75834*/         OPC_EmitInteger, MVT::i32, 14, 
/*75837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*75851*/       0, /*End of Scope*/
/*75852*/     0, // EndSwitchType
/*75853*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->76040
/*75857*/     OPC_RecordChild0, // #0 = $Vm
/*75858*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75881
/*75861*/       OPC_CheckChild0Type, MVT::v8i8,
/*75863*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75865*/       OPC_EmitInteger, MVT::i32, 14, 
/*75868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*75881*/     /*SwitchType*/ 20, MVT::v4i16,// ->75903
/*75883*/       OPC_CheckChild0Type, MVT::v4i16,
/*75885*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75887*/       OPC_EmitInteger, MVT::i32, 14, 
/*75890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*75903*/     /*SwitchType*/ 44, MVT::v2i32,// ->75949
/*75905*/       OPC_Scope, 20, /*->75927*/ // 2 children in Scope
/*75907*/         OPC_CheckChild0Type, MVT::v2i32,
/*75909*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75911*/         OPC_EmitInteger, MVT::i32, 14, 
/*75914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*75927*/       /*Scope*/ 20, /*->75948*/
/*75928*/         OPC_CheckChild0Type, MVT::v2f32,
/*75930*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75932*/         OPC_EmitInteger, MVT::i32, 14, 
/*75935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75938*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*75948*/       0, /*End of Scope*/
/*75949*/     /*SwitchType*/ 20, MVT::v16i8,// ->75971
/*75951*/       OPC_CheckChild0Type, MVT::v16i8,
/*75953*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75955*/       OPC_EmitInteger, MVT::i32, 14, 
/*75958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*75971*/     /*SwitchType*/ 20, MVT::v8i16,// ->75993
/*75973*/       OPC_CheckChild0Type, MVT::v8i16,
/*75975*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75977*/       OPC_EmitInteger, MVT::i32, 14, 
/*75980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*75993*/     /*SwitchType*/ 44, MVT::v4i32,// ->76039
/*75995*/       OPC_Scope, 20, /*->76017*/ // 2 children in Scope
/*75997*/         OPC_CheckChild0Type, MVT::v4i32,
/*75999*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76001*/         OPC_EmitInteger, MVT::i32, 14, 
/*76004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76007*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*76017*/       /*Scope*/ 20, /*->76038*/
/*76018*/         OPC_CheckChild0Type, MVT::v4f32,
/*76020*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76022*/         OPC_EmitInteger, MVT::i32, 14, 
/*76025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76028*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*76038*/       0, /*End of Scope*/
/*76039*/     0, // EndSwitchType
/*76040*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->76243
/*76044*/     OPC_RecordChild0, // #0 = $Vn
/*76045*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->76070
/*76048*/       OPC_CheckChild0Type, MVT::v8i8,
/*76050*/       OPC_RecordChild1, // #1 = $Vm
/*76051*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76053*/       OPC_EmitInteger, MVT::i32, 14, 
/*76056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76070*/     /*SwitchType*/ 22, MVT::v4i16,// ->76094
/*76072*/       OPC_CheckChild0Type, MVT::v4i16,
/*76074*/       OPC_RecordChild1, // #1 = $Vm
/*76075*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76077*/       OPC_EmitInteger, MVT::i32, 14, 
/*76080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76094*/     /*SwitchType*/ 48, MVT::v2i32,// ->76144
/*76096*/       OPC_Scope, 22, /*->76120*/ // 2 children in Scope
/*76098*/         OPC_CheckChild0Type, MVT::v2i32,
/*76100*/         OPC_RecordChild1, // #1 = $Vm
/*76101*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76103*/         OPC_EmitInteger, MVT::i32, 14, 
/*76106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76120*/       /*Scope*/ 22, /*->76143*/
/*76121*/         OPC_CheckChild0Type, MVT::v2f32,
/*76123*/         OPC_RecordChild1, // #1 = $Vm
/*76124*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76126*/         OPC_EmitInteger, MVT::i32, 14, 
/*76129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*76143*/       0, /*End of Scope*/
/*76144*/     /*SwitchType*/ 22, MVT::v16i8,// ->76168
/*76146*/       OPC_CheckChild0Type, MVT::v16i8,
/*76148*/       OPC_RecordChild1, // #1 = $Vm
/*76149*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76151*/       OPC_EmitInteger, MVT::i32, 14, 
/*76154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76168*/     /*SwitchType*/ 22, MVT::v8i16,// ->76192
/*76170*/       OPC_CheckChild0Type, MVT::v8i16,
/*76172*/       OPC_RecordChild1, // #1 = $Vm
/*76173*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76175*/       OPC_EmitInteger, MVT::i32, 14, 
/*76178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76192*/     /*SwitchType*/ 48, MVT::v4i32,// ->76242
/*76194*/       OPC_Scope, 22, /*->76218*/ // 2 children in Scope
/*76196*/         OPC_CheckChild0Type, MVT::v4i32,
/*76198*/         OPC_RecordChild1, // #1 = $Vm
/*76199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76201*/         OPC_EmitInteger, MVT::i32, 14, 
/*76204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76218*/       /*Scope*/ 22, /*->76241*/
/*76219*/         OPC_CheckChild0Type, MVT::v4f32,
/*76221*/         OPC_RecordChild1, // #1 = $Vm
/*76222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76224*/         OPC_EmitInteger, MVT::i32, 14, 
/*76227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*76241*/       0, /*End of Scope*/
/*76242*/     0, // EndSwitchType
/*76243*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->76394
/*76247*/     OPC_RecordChild0, // #0 = $Vn
/*76248*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->76273
/*76251*/       OPC_CheckChild0Type, MVT::v8i8,
/*76253*/       OPC_RecordChild1, // #1 = $Vm
/*76254*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76256*/       OPC_EmitInteger, MVT::i32, 14, 
/*76259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76273*/     /*SwitchType*/ 22, MVT::v4i16,// ->76297
/*76275*/       OPC_CheckChild0Type, MVT::v4i16,
/*76277*/       OPC_RecordChild1, // #1 = $Vm
/*76278*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76280*/       OPC_EmitInteger, MVT::i32, 14, 
/*76283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76286*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76297*/     /*SwitchType*/ 22, MVT::v2i32,// ->76321
/*76299*/       OPC_CheckChild0Type, MVT::v2i32,
/*76301*/       OPC_RecordChild1, // #1 = $Vm
/*76302*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76304*/       OPC_EmitInteger, MVT::i32, 14, 
/*76307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76321*/     /*SwitchType*/ 22, MVT::v16i8,// ->76345
/*76323*/       OPC_CheckChild0Type, MVT::v16i8,
/*76325*/       OPC_RecordChild1, // #1 = $Vm
/*76326*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76328*/       OPC_EmitInteger, MVT::i32, 14, 
/*76331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76345*/     /*SwitchType*/ 22, MVT::v8i16,// ->76369
/*76347*/       OPC_CheckChild0Type, MVT::v8i16,
/*76349*/       OPC_RecordChild1, // #1 = $Vm
/*76350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76352*/       OPC_EmitInteger, MVT::i32, 14, 
/*76355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76369*/     /*SwitchType*/ 22, MVT::v4i32,// ->76393
/*76371*/       OPC_CheckChild0Type, MVT::v4i32,
/*76373*/       OPC_RecordChild1, // #1 = $Vm
/*76374*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76376*/       OPC_EmitInteger, MVT::i32, 14, 
/*76379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76393*/     0, // EndSwitchType
/*76394*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->76581
/*76398*/     OPC_RecordChild0, // #0 = $Vm
/*76399*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->76422
/*76402*/       OPC_CheckChild0Type, MVT::v8i8,
/*76404*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76406*/       OPC_EmitInteger, MVT::i32, 14, 
/*76409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*76422*/     /*SwitchType*/ 20, MVT::v4i16,// ->76444
/*76424*/       OPC_CheckChild0Type, MVT::v4i16,
/*76426*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76428*/       OPC_EmitInteger, MVT::i32, 14, 
/*76431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76434*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*76444*/     /*SwitchType*/ 44, MVT::v2i32,// ->76490
/*76446*/       OPC_Scope, 20, /*->76468*/ // 2 children in Scope
/*76448*/         OPC_CheckChild0Type, MVT::v2i32,
/*76450*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76452*/         OPC_EmitInteger, MVT::i32, 14, 
/*76455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*76468*/       /*Scope*/ 20, /*->76489*/
/*76469*/         OPC_CheckChild0Type, MVT::v2f32,
/*76471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76473*/         OPC_EmitInteger, MVT::i32, 14, 
/*76476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*76489*/       0, /*End of Scope*/
/*76490*/     /*SwitchType*/ 20, MVT::v16i8,// ->76512
/*76492*/       OPC_CheckChild0Type, MVT::v16i8,
/*76494*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76496*/       OPC_EmitInteger, MVT::i32, 14, 
/*76499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*76512*/     /*SwitchType*/ 20, MVT::v8i16,// ->76534
/*76514*/       OPC_CheckChild0Type, MVT::v8i16,
/*76516*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76518*/       OPC_EmitInteger, MVT::i32, 14, 
/*76521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*76534*/     /*SwitchType*/ 44, MVT::v4i32,// ->76580
/*76536*/       OPC_Scope, 20, /*->76558*/ // 2 children in Scope
/*76538*/         OPC_CheckChild0Type, MVT::v4i32,
/*76540*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76542*/         OPC_EmitInteger, MVT::i32, 14, 
/*76545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*76558*/       /*Scope*/ 20, /*->76579*/
/*76559*/         OPC_CheckChild0Type, MVT::v4f32,
/*76561*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76563*/         OPC_EmitInteger, MVT::i32, 14, 
/*76566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*76579*/       0, /*End of Scope*/
/*76580*/     0, // EndSwitchType
/*76581*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->76768
/*76585*/     OPC_RecordChild0, // #0 = $Vm
/*76586*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->76609
/*76589*/       OPC_CheckChild0Type, MVT::v8i8,
/*76591*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76593*/       OPC_EmitInteger, MVT::i32, 14, 
/*76596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*76609*/     /*SwitchType*/ 20, MVT::v4i16,// ->76631
/*76611*/       OPC_CheckChild0Type, MVT::v4i16,
/*76613*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76615*/       OPC_EmitInteger, MVT::i32, 14, 
/*76618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*76631*/     /*SwitchType*/ 44, MVT::v2i32,// ->76677
/*76633*/       OPC_Scope, 20, /*->76655*/ // 2 children in Scope
/*76635*/         OPC_CheckChild0Type, MVT::v2i32,
/*76637*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76639*/         OPC_EmitInteger, MVT::i32, 14, 
/*76642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*76655*/       /*Scope*/ 20, /*->76676*/
/*76656*/         OPC_CheckChild0Type, MVT::v2f32,
/*76658*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76660*/         OPC_EmitInteger, MVT::i32, 14, 
/*76663*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*76676*/       0, /*End of Scope*/
/*76677*/     /*SwitchType*/ 20, MVT::v16i8,// ->76699
/*76679*/       OPC_CheckChild0Type, MVT::v16i8,
/*76681*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76683*/       OPC_EmitInteger, MVT::i32, 14, 
/*76686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*76699*/     /*SwitchType*/ 20, MVT::v8i16,// ->76721
/*76701*/       OPC_CheckChild0Type, MVT::v8i16,
/*76703*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76705*/       OPC_EmitInteger, MVT::i32, 14, 
/*76708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76711*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*76721*/     /*SwitchType*/ 44, MVT::v4i32,// ->76767
/*76723*/       OPC_Scope, 20, /*->76745*/ // 2 children in Scope
/*76725*/         OPC_CheckChild0Type, MVT::v4i32,
/*76727*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76729*/         OPC_EmitInteger, MVT::i32, 14, 
/*76732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*76745*/       /*Scope*/ 20, /*->76766*/
/*76746*/         OPC_CheckChild0Type, MVT::v4f32,
/*76748*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76750*/         OPC_EmitInteger, MVT::i32, 14, 
/*76753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*76766*/       0, /*End of Scope*/
/*76767*/     0, // EndSwitchType
/*76768*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->76971
/*76772*/     OPC_RecordChild0, // #0 = $Vn
/*76773*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->76798
/*76776*/       OPC_CheckChild0Type, MVT::v8i8,
/*76778*/       OPC_RecordChild1, // #1 = $Vm
/*76779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76781*/       OPC_EmitInteger, MVT::i32, 14, 
/*76784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76787*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76798*/     /*SwitchType*/ 22, MVT::v4i16,// ->76822
/*76800*/       OPC_CheckChild0Type, MVT::v4i16,
/*76802*/       OPC_RecordChild1, // #1 = $Vm
/*76803*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76805*/       OPC_EmitInteger, MVT::i32, 14, 
/*76808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76822*/     /*SwitchType*/ 48, MVT::v2i32,// ->76872
/*76824*/       OPC_Scope, 22, /*->76848*/ // 2 children in Scope
/*76826*/         OPC_CheckChild0Type, MVT::v2i32,
/*76828*/         OPC_RecordChild1, // #1 = $Vm
/*76829*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76831*/         OPC_EmitInteger, MVT::i32, 14, 
/*76834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76848*/       /*Scope*/ 22, /*->76871*/
/*76849*/         OPC_CheckChild0Type, MVT::v2f32,
/*76851*/         OPC_RecordChild1, // #1 = $Vm
/*76852*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76854*/         OPC_EmitInteger, MVT::i32, 14, 
/*76857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*76871*/       0, /*End of Scope*/
/*76872*/     /*SwitchType*/ 22, MVT::v16i8,// ->76896
/*76874*/       OPC_CheckChild0Type, MVT::v16i8,
/*76876*/       OPC_RecordChild1, // #1 = $Vm
/*76877*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76879*/       OPC_EmitInteger, MVT::i32, 14, 
/*76882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76896*/     /*SwitchType*/ 22, MVT::v8i16,// ->76920
/*76898*/       OPC_CheckChild0Type, MVT::v8i16,
/*76900*/       OPC_RecordChild1, // #1 = $Vm
/*76901*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76903*/       OPC_EmitInteger, MVT::i32, 14, 
/*76906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76920*/     /*SwitchType*/ 48, MVT::v4i32,// ->76970
/*76922*/       OPC_Scope, 22, /*->76946*/ // 2 children in Scope
/*76924*/         OPC_CheckChild0Type, MVT::v4i32,
/*76926*/         OPC_RecordChild1, // #1 = $Vm
/*76927*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76929*/         OPC_EmitInteger, MVT::i32, 14, 
/*76932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76935*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76946*/       /*Scope*/ 22, /*->76969*/
/*76947*/         OPC_CheckChild0Type, MVT::v4f32,
/*76949*/         OPC_RecordChild1, // #1 = $Vm
/*76950*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76952*/         OPC_EmitInteger, MVT::i32, 14, 
/*76955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76958*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*76969*/       0, /*End of Scope*/
/*76970*/     0, // EndSwitchType
/*76971*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->77122
/*76975*/     OPC_RecordChild0, // #0 = $Vn
/*76976*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77001
/*76979*/       OPC_CheckChild0Type, MVT::v8i8,
/*76981*/       OPC_RecordChild1, // #1 = $Vm
/*76982*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76984*/       OPC_EmitInteger, MVT::i32, 14, 
/*76987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77001*/     /*SwitchType*/ 22, MVT::v4i16,// ->77025
/*77003*/       OPC_CheckChild0Type, MVT::v4i16,
/*77005*/       OPC_RecordChild1, // #1 = $Vm
/*77006*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77008*/       OPC_EmitInteger, MVT::i32, 14, 
/*77011*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77025*/     /*SwitchType*/ 22, MVT::v2i32,// ->77049
/*77027*/       OPC_CheckChild0Type, MVT::v2i32,
/*77029*/       OPC_RecordChild1, // #1 = $Vm
/*77030*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77032*/       OPC_EmitInteger, MVT::i32, 14, 
/*77035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77049*/     /*SwitchType*/ 22, MVT::v16i8,// ->77073
/*77051*/       OPC_CheckChild0Type, MVT::v16i8,
/*77053*/       OPC_RecordChild1, // #1 = $Vm
/*77054*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77056*/       OPC_EmitInteger, MVT::i32, 14, 
/*77059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77073*/     /*SwitchType*/ 22, MVT::v8i16,// ->77097
/*77075*/       OPC_CheckChild0Type, MVT::v8i16,
/*77077*/       OPC_RecordChild1, // #1 = $Vm
/*77078*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77080*/       OPC_EmitInteger, MVT::i32, 14, 
/*77083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77097*/     /*SwitchType*/ 22, MVT::v4i32,// ->77121
/*77099*/       OPC_CheckChild0Type, MVT::v4i32,
/*77101*/       OPC_RecordChild1, // #1 = $Vm
/*77102*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77104*/       OPC_EmitInteger, MVT::i32, 14, 
/*77107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77121*/     0, // EndSwitchType
/*77122*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->77309
/*77126*/     OPC_RecordChild0, // #0 = $Vm
/*77127*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77150
/*77130*/       OPC_CheckChild0Type, MVT::v8i8,
/*77132*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77134*/       OPC_EmitInteger, MVT::i32, 14, 
/*77137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77140*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*77150*/     /*SwitchType*/ 20, MVT::v4i16,// ->77172
/*77152*/       OPC_CheckChild0Type, MVT::v4i16,
/*77154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77156*/       OPC_EmitInteger, MVT::i32, 14, 
/*77159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*77172*/     /*SwitchType*/ 44, MVT::v2i32,// ->77218
/*77174*/       OPC_Scope, 20, /*->77196*/ // 2 children in Scope
/*77176*/         OPC_CheckChild0Type, MVT::v2i32,
/*77178*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77180*/         OPC_EmitInteger, MVT::i32, 14, 
/*77183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*77196*/       /*Scope*/ 20, /*->77217*/
/*77197*/         OPC_CheckChild0Type, MVT::v2f32,
/*77199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77201*/         OPC_EmitInteger, MVT::i32, 14, 
/*77204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*77217*/       0, /*End of Scope*/
/*77218*/     /*SwitchType*/ 20, MVT::v16i8,// ->77240
/*77220*/       OPC_CheckChild0Type, MVT::v16i8,
/*77222*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77224*/       OPC_EmitInteger, MVT::i32, 14, 
/*77227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*77240*/     /*SwitchType*/ 20, MVT::v8i16,// ->77262
/*77242*/       OPC_CheckChild0Type, MVT::v8i16,
/*77244*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77246*/       OPC_EmitInteger, MVT::i32, 14, 
/*77249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*77262*/     /*SwitchType*/ 44, MVT::v4i32,// ->77308
/*77264*/       OPC_Scope, 20, /*->77286*/ // 2 children in Scope
/*77266*/         OPC_CheckChild0Type, MVT::v4i32,
/*77268*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77270*/         OPC_EmitInteger, MVT::i32, 14, 
/*77273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*77286*/       /*Scope*/ 20, /*->77307*/
/*77287*/         OPC_CheckChild0Type, MVT::v4f32,
/*77289*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77291*/         OPC_EmitInteger, MVT::i32, 14, 
/*77294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*77307*/       0, /*End of Scope*/
/*77308*/     0, // EndSwitchType
/*77309*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->77496
/*77313*/     OPC_RecordChild0, // #0 = $Vm
/*77314*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->77337
/*77317*/       OPC_CheckChild0Type, MVT::v8i8,
/*77319*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77321*/       OPC_EmitInteger, MVT::i32, 14, 
/*77324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*77337*/     /*SwitchType*/ 20, MVT::v4i16,// ->77359
/*77339*/       OPC_CheckChild0Type, MVT::v4i16,
/*77341*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77343*/       OPC_EmitInteger, MVT::i32, 14, 
/*77346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*77359*/     /*SwitchType*/ 44, MVT::v2i32,// ->77405
/*77361*/       OPC_Scope, 20, /*->77383*/ // 2 children in Scope
/*77363*/         OPC_CheckChild0Type, MVT::v2i32,
/*77365*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77367*/         OPC_EmitInteger, MVT::i32, 14, 
/*77370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77373*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*77383*/       /*Scope*/ 20, /*->77404*/
/*77384*/         OPC_CheckChild0Type, MVT::v2f32,
/*77386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77388*/         OPC_EmitInteger, MVT::i32, 14, 
/*77391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*77404*/       0, /*End of Scope*/
/*77405*/     /*SwitchType*/ 20, MVT::v16i8,// ->77427
/*77407*/       OPC_CheckChild0Type, MVT::v16i8,
/*77409*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77411*/       OPC_EmitInteger, MVT::i32, 14, 
/*77414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*77427*/     /*SwitchType*/ 20, MVT::v8i16,// ->77449
/*77429*/       OPC_CheckChild0Type, MVT::v8i16,
/*77431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77433*/       OPC_EmitInteger, MVT::i32, 14, 
/*77436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*77449*/     /*SwitchType*/ 44, MVT::v4i32,// ->77495
/*77451*/       OPC_Scope, 20, /*->77473*/ // 2 children in Scope
/*77453*/         OPC_CheckChild0Type, MVT::v4i32,
/*77455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77457*/         OPC_EmitInteger, MVT::i32, 14, 
/*77460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*77473*/       /*Scope*/ 20, /*->77494*/
/*77474*/         OPC_CheckChild0Type, MVT::v4f32,
/*77476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77478*/         OPC_EmitInteger, MVT::i32, 14, 
/*77481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*77494*/       0, /*End of Scope*/
/*77495*/     0, // EndSwitchType
/*77496*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->77647
/*77500*/     OPC_RecordChild0, // #0 = $Vn
/*77501*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->77526
/*77504*/       OPC_CheckChild0Type, MVT::v8i8,
/*77506*/       OPC_RecordChild1, // #1 = $Vm
/*77507*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77509*/       OPC_EmitInteger, MVT::i32, 14, 
/*77512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77526*/     /*SwitchType*/ 22, MVT::v4i16,// ->77550
/*77528*/       OPC_CheckChild0Type, MVT::v4i16,
/*77530*/       OPC_RecordChild1, // #1 = $Vm
/*77531*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77533*/       OPC_EmitInteger, MVT::i32, 14, 
/*77536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77550*/     /*SwitchType*/ 22, MVT::v2i32,// ->77574
/*77552*/       OPC_CheckChild0Type, MVT::v2i32,
/*77554*/       OPC_RecordChild1, // #1 = $Vm
/*77555*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77557*/       OPC_EmitInteger, MVT::i32, 14, 
/*77560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77574*/     /*SwitchType*/ 22, MVT::v16i8,// ->77598
/*77576*/       OPC_CheckChild0Type, MVT::v16i8,
/*77578*/       OPC_RecordChild1, // #1 = $Vm
/*77579*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77581*/       OPC_EmitInteger, MVT::i32, 14, 
/*77584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77598*/     /*SwitchType*/ 22, MVT::v8i16,// ->77622
/*77600*/       OPC_CheckChild0Type, MVT::v8i16,
/*77602*/       OPC_RecordChild1, // #1 = $Vm
/*77603*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77605*/       OPC_EmitInteger, MVT::i32, 14, 
/*77608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77622*/     /*SwitchType*/ 22, MVT::v4i32,// ->77646
/*77624*/       OPC_CheckChild0Type, MVT::v4i32,
/*77626*/       OPC_RecordChild1, // #1 = $Vm
/*77627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77629*/       OPC_EmitInteger, MVT::i32, 14, 
/*77632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77646*/     0, // EndSwitchType
/*77647*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->77699
/*77650*/     OPC_RecordChild0, // #0 = $src1
/*77651*/     OPC_RecordChild1, // #1 = $Vn
/*77652*/     OPC_RecordChild2, // #2 = $Vm
/*77653*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->77676
/*77656*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77658*/       OPC_EmitInteger, MVT::i32, 14, 
/*77661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77676*/     /*SwitchType*/ 20, MVT::v4i32,// ->77698
/*77678*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77680*/       OPC_EmitInteger, MVT::i32, 14, 
/*77683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77698*/     0, // EndSwitchType
/*77699*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SABSDIFF),// ->77833
/*77703*/     OPC_RecordChild0, // #0 = $Vn
/*77704*/     OPC_RecordChild1, // #1 = $Vm
/*77705*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->77727
/*77708*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77710*/       OPC_EmitInteger, MVT::i32, 14, 
/*77713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77727*/     /*SwitchType*/ 19, MVT::v2i32,// ->77748
/*77729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77731*/       OPC_EmitInteger, MVT::i32, 14, 
/*77734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77737*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77748*/     /*SwitchType*/ 19, MVT::v8i16,// ->77769
/*77750*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77752*/       OPC_EmitInteger, MVT::i32, 14, 
/*77755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77769*/     /*SwitchType*/ 19, MVT::v4i32,// ->77790
/*77771*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77773*/       OPC_EmitInteger, MVT::i32, 14, 
/*77776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77790*/     /*SwitchType*/ 19, MVT::v8i8,// ->77811
/*77792*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77794*/       OPC_EmitInteger, MVT::i32, 14, 
/*77797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77811*/     /*SwitchType*/ 19, MVT::v16i8,// ->77832
/*77813*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77815*/       OPC_EmitInteger, MVT::i32, 14, 
/*77818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77832*/     0, // EndSwitchType
/*77833*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UABSDIFF),// ->77967
/*77837*/     OPC_RecordChild0, // #0 = $Vn
/*77838*/     OPC_RecordChild1, // #1 = $Vm
/*77839*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->77861
/*77842*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77844*/       OPC_EmitInteger, MVT::i32, 14, 
/*77847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77861*/     /*SwitchType*/ 19, MVT::v2i32,// ->77882
/*77863*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77865*/       OPC_EmitInteger, MVT::i32, 14, 
/*77868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77882*/     /*SwitchType*/ 19, MVT::v8i16,// ->77903
/*77884*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77886*/       OPC_EmitInteger, MVT::i32, 14, 
/*77889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77903*/     /*SwitchType*/ 19, MVT::v4i32,// ->77924
/*77905*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77907*/       OPC_EmitInteger, MVT::i32, 14, 
/*77910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77924*/     /*SwitchType*/ 19, MVT::v8i8,// ->77945
/*77926*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77928*/       OPC_EmitInteger, MVT::i32, 14, 
/*77931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77945*/     /*SwitchType*/ 19, MVT::v16i8,// ->77966
/*77947*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77949*/       OPC_EmitInteger, MVT::i32, 14, 
/*77952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (uabsdiff:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77966*/     0, // EndSwitchType
/*77967*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SMAX),// ->78101
/*77971*/     OPC_RecordChild0, // #0 = $Vn
/*77972*/     OPC_RecordChild1, // #1 = $Vm
/*77973*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->77995
/*77976*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77978*/       OPC_EmitInteger, MVT::i32, 14, 
/*77981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77995*/     /*SwitchType*/ 19, MVT::v2i32,// ->78016
/*77997*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77999*/       OPC_EmitInteger, MVT::i32, 14, 
/*78002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78016*/     /*SwitchType*/ 19, MVT::v8i16,// ->78037
/*78018*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78020*/       OPC_EmitInteger, MVT::i32, 14, 
/*78023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78037*/     /*SwitchType*/ 19, MVT::v4i32,// ->78058
/*78039*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78041*/       OPC_EmitInteger, MVT::i32, 14, 
/*78044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78047*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78058*/     /*SwitchType*/ 19, MVT::v8i8,// ->78079
/*78060*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78062*/       OPC_EmitInteger, MVT::i32, 14, 
/*78065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78079*/     /*SwitchType*/ 19, MVT::v16i8,// ->78100
/*78081*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78083*/       OPC_EmitInteger, MVT::i32, 14, 
/*78086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78089*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78100*/     0, // EndSwitchType
/*78101*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UMAX),// ->78235
/*78105*/     OPC_RecordChild0, // #0 = $Vn
/*78106*/     OPC_RecordChild1, // #1 = $Vm
/*78107*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->78129
/*78110*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78112*/       OPC_EmitInteger, MVT::i32, 14, 
/*78115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78129*/     /*SwitchType*/ 19, MVT::v2i32,// ->78150
/*78131*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78133*/       OPC_EmitInteger, MVT::i32, 14, 
/*78136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78150*/     /*SwitchType*/ 19, MVT::v8i16,// ->78171
/*78152*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78154*/       OPC_EmitInteger, MVT::i32, 14, 
/*78157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78171*/     /*SwitchType*/ 19, MVT::v4i32,// ->78192
/*78173*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78175*/       OPC_EmitInteger, MVT::i32, 14, 
/*78178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78192*/     /*SwitchType*/ 19, MVT::v8i8,// ->78213
/*78194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78196*/       OPC_EmitInteger, MVT::i32, 14, 
/*78199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78202*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78213*/     /*SwitchType*/ 19, MVT::v16i8,// ->78234
/*78215*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78217*/       OPC_EmitInteger, MVT::i32, 14, 
/*78220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78234*/     0, // EndSwitchType
/*78235*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::SMIN),// ->78369
/*78239*/     OPC_RecordChild0, // #0 = $Vn
/*78240*/     OPC_RecordChild1, // #1 = $Vm
/*78241*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->78263
/*78244*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78246*/       OPC_EmitInteger, MVT::i32, 14, 
/*78249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78263*/     /*SwitchType*/ 19, MVT::v2i32,// ->78284
/*78265*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78267*/       OPC_EmitInteger, MVT::i32, 14, 
/*78270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78284*/     /*SwitchType*/ 19, MVT::v8i16,// ->78305
/*78286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78288*/       OPC_EmitInteger, MVT::i32, 14, 
/*78291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78305*/     /*SwitchType*/ 19, MVT::v4i32,// ->78326
/*78307*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78309*/       OPC_EmitInteger, MVT::i32, 14, 
/*78312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78326*/     /*SwitchType*/ 19, MVT::v8i8,// ->78347
/*78328*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78330*/       OPC_EmitInteger, MVT::i32, 14, 
/*78333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78347*/     /*SwitchType*/ 19, MVT::v16i8,// ->78368
/*78349*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78351*/       OPC_EmitInteger, MVT::i32, 14, 
/*78354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78357*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78368*/     0, // EndSwitchType
/*78369*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::UMIN),// ->78503
/*78373*/     OPC_RecordChild0, // #0 = $Vn
/*78374*/     OPC_RecordChild1, // #1 = $Vm
/*78375*/     OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->78397
/*78378*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78380*/       OPC_EmitInteger, MVT::i32, 14, 
/*78383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78397*/     /*SwitchType*/ 19, MVT::v2i32,// ->78418
/*78399*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78401*/       OPC_EmitInteger, MVT::i32, 14, 
/*78404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78418*/     /*SwitchType*/ 19, MVT::v8i16,// ->78439
/*78420*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78422*/       OPC_EmitInteger, MVT::i32, 14, 
/*78425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78439*/     /*SwitchType*/ 19, MVT::v4i32,// ->78460
/*78441*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78443*/       OPC_EmitInteger, MVT::i32, 14, 
/*78446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78460*/     /*SwitchType*/ 19, MVT::v8i8,// ->78481
/*78462*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78464*/       OPC_EmitInteger, MVT::i32, 14, 
/*78467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78481*/     /*SwitchType*/ 19, MVT::v16i8,// ->78502
/*78483*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78485*/       OPC_EmitInteger, MVT::i32, 14, 
/*78488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78491*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78502*/     0, // EndSwitchType
/*78503*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->78549
/*78506*/     OPC_RecordChild0, // #0 = $Vm
/*78507*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->78528
/*78510*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78512*/       OPC_EmitInteger, MVT::i32, 14, 
/*78515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*78528*/     /*SwitchType*/ 18, MVT::v16i8,// ->78548
/*78530*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78532*/       OPC_EmitInteger, MVT::i32, 14, 
/*78535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*78548*/     0, // EndSwitchType
/*78549*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->78621
/*78552*/     OPC_RecordChild0, // #0 = $Vm
/*78553*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->78576
/*78556*/       OPC_CheckChild0Type, MVT::v8i8,
/*78558*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78560*/       OPC_EmitInteger, MVT::i32, 14, 
/*78563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*78576*/     /*SwitchType*/ 20, MVT::v4i32,// ->78598
/*78578*/       OPC_CheckChild0Type, MVT::v4i16,
/*78580*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78582*/       OPC_EmitInteger, MVT::i32, 14, 
/*78585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*78598*/     /*SwitchType*/ 20, MVT::v2i64,// ->78620
/*78600*/       OPC_CheckChild0Type, MVT::v2i32,
/*78602*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78604*/       OPC_EmitInteger, MVT::i32, 14, 
/*78607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*78620*/     0, // EndSwitchType
/*78621*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->78687
/*78624*/     OPC_RecordChild0, // #0 = $Vm
/*78625*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->78646
/*78628*/       OPC_CheckChild0Type, MVT::v8i8,
/*78630*/       OPC_EmitInteger, MVT::i32, 14, 
/*78633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*78646*/     /*SwitchType*/ 18, MVT::v4i32,// ->78666
/*78648*/       OPC_CheckChild0Type, MVT::v4i16,
/*78650*/       OPC_EmitInteger, MVT::i32, 14, 
/*78653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*78666*/     /*SwitchType*/ 18, MVT::v2i64,// ->78686
/*78668*/       OPC_CheckChild0Type, MVT::v2i32,
/*78670*/       OPC_EmitInteger, MVT::i32, 14, 
/*78673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78676*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*78686*/     0, // EndSwitchType
/*78687*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->78850
/*78691*/     OPC_RecordChild0, // #0 = $Vm
/*78692*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->78713
/*78695*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78697*/       OPC_EmitInteger, MVT::i32, 14, 
/*78700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*78713*/     /*SwitchType*/ 18, MVT::v4i16,// ->78733
/*78715*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78717*/       OPC_EmitInteger, MVT::i32, 14, 
/*78720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*78733*/     /*SwitchType*/ 18, MVT::v2i32,// ->78753
/*78735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78737*/       OPC_EmitInteger, MVT::i32, 14, 
/*78740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*78753*/     /*SwitchType*/ 18, MVT::v16i8,// ->78773
/*78755*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78757*/       OPC_EmitInteger, MVT::i32, 14, 
/*78760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*78773*/     /*SwitchType*/ 18, MVT::v8i16,// ->78793
/*78775*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78777*/       OPC_EmitInteger, MVT::i32, 14, 
/*78780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*78793*/     /*SwitchType*/ 18, MVT::v4i32,// ->78813
/*78795*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78797*/       OPC_EmitInteger, MVT::i32, 14, 
/*78800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*78813*/     /*SwitchType*/ 16, MVT::v2f32,// ->78831
/*78815*/       OPC_EmitInteger, MVT::i32, 14, 
/*78818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*78831*/     /*SwitchType*/ 16, MVT::v4f32,// ->78849
/*78833*/       OPC_EmitInteger, MVT::i32, 14, 
/*78836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*78849*/     0, // EndSwitchType
/*78850*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->78936
/*78853*/     OPC_RecordChild0, // #0 = $Vm
/*78854*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->78875
/*78857*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78859*/       OPC_EmitInteger, MVT::i32, 14, 
/*78862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*78875*/     /*SwitchType*/ 18, MVT::v4i16,// ->78895
/*78877*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78879*/       OPC_EmitInteger, MVT::i32, 14, 
/*78882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*78895*/     /*SwitchType*/ 18, MVT::v16i8,// ->78915
/*78897*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78899*/       OPC_EmitInteger, MVT::i32, 14, 
/*78902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*78915*/     /*SwitchType*/ 18, MVT::v8i16,// ->78935
/*78917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78919*/       OPC_EmitInteger, MVT::i32, 14, 
/*78922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78925*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*78935*/     0, // EndSwitchType
/*78936*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->78982
/*78939*/     OPC_RecordChild0, // #0 = $Vm
/*78940*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->78961
/*78943*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78945*/       OPC_EmitInteger, MVT::i32, 14, 
/*78948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*78961*/     /*SwitchType*/ 18, MVT::v16i8,// ->78981
/*78963*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78965*/       OPC_EmitInteger, MVT::i32, 14, 
/*78968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*78981*/     0, // EndSwitchType
/*78982*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->79309
/*78986*/     OPC_RecordChild0, // #0 = $src
/*78987*/     OPC_Scope, 116|128,1/*244*/, /*->79234*/ // 3 children in Scope
/*78990*/       OPC_CheckChild0Type, MVT::i32,
/*78992*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->79023
/*78995*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*79002*/         OPC_EmitInteger, MVT::i32, 0, 
/*79005*/         OPC_EmitInteger, MVT::i32, 14, 
/*79008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79011*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*79023*/       /*SwitchType*/ 28, MVT::v4i16,// ->79053
/*79025*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*79032*/         OPC_EmitInteger, MVT::i32, 0, 
/*79035*/         OPC_EmitInteger, MVT::i32, 14, 
/*79038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*79053*/       /*SwitchType*/ 28, MVT::v2i32,// ->79083
/*79055*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*79062*/         OPC_EmitInteger, MVT::i32, 0, 
/*79065*/         OPC_EmitInteger, MVT::i32, 14, 
/*79068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*79083*/       /*SwitchType*/ 48, MVT::v16i8,// ->79133
/*79085*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*79092*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*79099*/         OPC_EmitInteger, MVT::i32, 0, 
/*79102*/         OPC_EmitInteger, MVT::i32, 14, 
/*79105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79108*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79120*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79123*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79133*/       /*SwitchType*/ 48, MVT::v8i16,// ->79183
/*79135*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*79142*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*79149*/         OPC_EmitInteger, MVT::i32, 0, 
/*79152*/         OPC_EmitInteger, MVT::i32, 14, 
/*79155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79158*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79170*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79173*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79183*/       /*SwitchType*/ 48, MVT::v4i32,// ->79233
/*79185*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*79192*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*79199*/         OPC_EmitInteger, MVT::i32, 0, 
/*79202*/         OPC_EmitInteger, MVT::i32, 14, 
/*79205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79208*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*79220*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79223*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*79233*/       0, // EndSwitchType
/*79234*/     /*Scope*/ 48, /*->79283*/
/*79235*/       OPC_CheckChild0Type, MVT::f32,
/*79237*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->79260
/*79240*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*79247*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*79250*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*79260*/       /*SwitchType*/ 20, MVT::v4f32,// ->79282
/*79262*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*79269*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*79272*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*79282*/       0, // EndSwitchType
/*79283*/     /*Scope*/ 24, /*->79308*/
/*79284*/       OPC_CheckChild0Type, MVT::f64,
/*79286*/       OPC_CheckType, MVT::v2f64,
/*79288*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*79295*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*79298*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*79308*/     0, /*End of Scope*/
/*79309*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->79361
/*79312*/     OPC_RecordChild0, // #0 = $SIMM
/*79313*/     OPC_MoveChild, 0,
/*79315*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*79318*/     OPC_MoveParent,
/*79319*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->79340
/*79322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79324*/       OPC_EmitInteger, MVT::i32, 14, 
/*79327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*79340*/     /*SwitchType*/ 18, MVT::v4f32,// ->79360
/*79342*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79344*/       OPC_EmitInteger, MVT::i32, 14, 
/*79347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*79360*/     0, // EndSwitchType
/*79361*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 79363 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 713
  // #OPC_RecordNode                     = 49
  // #OPC_RecordChild                    = 2073
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1173
  // #OPC_MoveParent                     = 1721
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 2174
  // #OPC_CheckPredicate                 = 776
  // #OPC_CheckOpcode                    = 1055
  // #OPC_SwitchOpcode                   = 59
  // #OPC_CheckType                      = 1035
  // #OPC_SwitchType                     = 263
  // #OPC_CheckChildType                 = 1215
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 319
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 456
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2410
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2487
  // #OPC_EmitConvertToTarget            = 761
  // #OPC_EmitMergeInputChains           = 433
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 507
  // #OPC_EmitNodeXForm                  = 212
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2345

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 17: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (MF->getDataLayout().isLittleEndian());
  case 20: return (MF->getDataLayout().isBigEndian());
  case 21: return (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 23: return (Subtarget->isThumb()) && (Subtarget->hasV6MOps());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 25: return (Subtarget->isThumb());
  case 26: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 27: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 28: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 29: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 30: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 31: return (Subtarget->hasFPARMv8());
  case 32: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 34: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 35: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (MF->getDataLayout().isLittleEndian());
  case 36: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 37: return (Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 38: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 40: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 42: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 43: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 44: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 45: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 46: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 47: return (Subtarget->isThumb2()) && (!Subtarget->isMClass());
  case 48: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isMClass());
  case 49: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 52: return (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 53: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 54: return (Subtarget->hasVFP2()) && (!Subtarget->isSwift());
  case 55: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 56: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 57: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 58: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 60: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 62: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 63: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 65: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 66: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 67: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 68: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 69: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 70: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 72: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 73: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 74: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 75: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 76: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 77: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 79: return (Subtarget->hasVFP4());
  case 80: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 81: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 82: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 83: return (Subtarget->hasVFP3());
  case 84: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { // Predicate_mod_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { // Predicate_ldaex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_ldaex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 28: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 29: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 30: { // Predicate_mod_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 31: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 33: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 34: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 35: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 40: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 41: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 43: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 44: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 45: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 48: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 50: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 51: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 52: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 53: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 54: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 55: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 56: { // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 57: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 58: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 59: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 60: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 61: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 62: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 63: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 64: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 65: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 67: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 68: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 69: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 70: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 71: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 72: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 73: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 74: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 75: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 76: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 77: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 78: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 79: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 80: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 81: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 82: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 83: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 84: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 85: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 86: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 87: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 88: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 92: { // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 93: { // Predicate_stlex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 94: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 95: { // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 96: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 97: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 98: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 99: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 100: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 101: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastAcquire(Ordering);

  }
  case 102: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 104: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 105: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 106: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAtLeastRelease(Ordering);

  }
  case 108: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 109: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 110: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 111: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 112: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 113: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 114: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 115: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 116: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 117: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 119: { // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 120: { // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 121: { // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 122: { // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 123: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 124: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // anonymous_4118
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 20: {  // anonymous_4117
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

