// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="ecpri_demux,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=3.200000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=0.849000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1116,HLS_SYN_LUT=614,HLS_VERSION=2019_1}" *)

module ecpri_demux (
        ap_clk,
        ap_rst_n,
        CU_data_in_TDATA,
        CU_data_in_TVALID,
        CU_data_in_TREADY,
        CU_data_in_TUSER,
        CU_data_in_TKEEP,
        CU_data_in_TLAST,
        control_data_out_TDATA,
        control_data_out_TVALID,
        control_data_out_TREADY,
        control_data_out_TUSER,
        control_data_out_TKEEP,
        control_data_out_TLAST,
        user_data_out_TDATA,
        user_data_out_TVALID,
        user_data_out_TREADY,
        user_data_out_TUSER,
        user_data_out_TKEEP,
        user_data_out_TLAST,
        ecpri_demux_eth_state_out_V,
        msg_type_out_V
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst_n;
input  [127:0] CU_data_in_TDATA;
input   CU_data_in_TVALID;
output   CU_data_in_TREADY;
input  [0:0] CU_data_in_TUSER;
input  [15:0] CU_data_in_TKEEP;
input  [0:0] CU_data_in_TLAST;
output  [127:0] control_data_out_TDATA;
output   control_data_out_TVALID;
input   control_data_out_TREADY;
output  [0:0] control_data_out_TUSER;
output  [15:0] control_data_out_TKEEP;
output  [0:0] control_data_out_TLAST;
output  [127:0] user_data_out_TDATA;
output   user_data_out_TVALID;
input   user_data_out_TREADY;
output  [0:0] user_data_out_TUSER;
output  [15:0] user_data_out_TKEEP;
output  [0:0] user_data_out_TLAST;
output  [1:0] ecpri_demux_eth_state_out_V;
output  [7:0] msg_type_out_V;

 reg    ap_rst_n_inv;
reg   [127:0] CU_data_in_V_data_V_0_data_out;
wire    CU_data_in_V_data_V_0_vld_in;
wire    CU_data_in_V_data_V_0_vld_out;
wire    CU_data_in_V_data_V_0_ack_in;
reg    CU_data_in_V_data_V_0_ack_out;
reg   [127:0] CU_data_in_V_data_V_0_payload_A;
reg   [127:0] CU_data_in_V_data_V_0_payload_B;
reg    CU_data_in_V_data_V_0_sel_rd;
reg    CU_data_in_V_data_V_0_sel_wr;
wire    CU_data_in_V_data_V_0_sel;
wire    CU_data_in_V_data_V_0_load_A;
wire    CU_data_in_V_data_V_0_load_B;
reg   [1:0] CU_data_in_V_data_V_0_state;
wire    CU_data_in_V_data_V_0_state_cmp_full;
reg   [0:0] CU_data_in_V_user_V_0_data_out;
wire    CU_data_in_V_user_V_0_vld_in;
wire    CU_data_in_V_user_V_0_vld_out;
wire    CU_data_in_V_user_V_0_ack_in;
reg    CU_data_in_V_user_V_0_ack_out;
reg   [0:0] CU_data_in_V_user_V_0_payload_A;
reg   [0:0] CU_data_in_V_user_V_0_payload_B;
reg    CU_data_in_V_user_V_0_sel_rd;
reg    CU_data_in_V_user_V_0_sel_wr;
wire    CU_data_in_V_user_V_0_sel;
wire    CU_data_in_V_user_V_0_load_A;
wire    CU_data_in_V_user_V_0_load_B;
reg   [1:0] CU_data_in_V_user_V_0_state;
wire    CU_data_in_V_user_V_0_state_cmp_full;
reg   [15:0] CU_data_in_V_keep_V_0_data_out;
wire    CU_data_in_V_keep_V_0_vld_in;
wire    CU_data_in_V_keep_V_0_vld_out;
wire    CU_data_in_V_keep_V_0_ack_in;
reg    CU_data_in_V_keep_V_0_ack_out;
reg   [15:0] CU_data_in_V_keep_V_0_payload_A;
reg   [15:0] CU_data_in_V_keep_V_0_payload_B;
reg    CU_data_in_V_keep_V_0_sel_rd;
reg    CU_data_in_V_keep_V_0_sel_wr;
wire    CU_data_in_V_keep_V_0_sel;
wire    CU_data_in_V_keep_V_0_load_A;
wire    CU_data_in_V_keep_V_0_load_B;
reg   [1:0] CU_data_in_V_keep_V_0_state;
wire    CU_data_in_V_keep_V_0_state_cmp_full;
reg   [0:0] CU_data_in_V_last_V_0_data_out;
wire    CU_data_in_V_last_V_0_vld_in;
wire    CU_data_in_V_last_V_0_vld_out;
wire    CU_data_in_V_last_V_0_ack_in;
reg    CU_data_in_V_last_V_0_ack_out;
reg   [0:0] CU_data_in_V_last_V_0_payload_A;
reg   [0:0] CU_data_in_V_last_V_0_payload_B;
reg    CU_data_in_V_last_V_0_sel_rd;
reg    CU_data_in_V_last_V_0_sel_wr;
wire    CU_data_in_V_last_V_0_sel;
wire    CU_data_in_V_last_V_0_load_A;
wire    CU_data_in_V_last_V_0_load_B;
reg   [1:0] CU_data_in_V_last_V_0_state;
wire    CU_data_in_V_last_V_0_state_cmp_full;
reg   [127:0] control_data_out_V_data_V_1_data_out;
reg    control_data_out_V_data_V_1_vld_in;
wire    control_data_out_V_data_V_1_vld_out;
wire    control_data_out_V_data_V_1_ack_in;
wire    control_data_out_V_data_V_1_ack_out;
reg   [127:0] control_data_out_V_data_V_1_payload_A;
reg   [127:0] control_data_out_V_data_V_1_payload_B;
reg    control_data_out_V_data_V_1_sel_rd;
reg    control_data_out_V_data_V_1_sel_wr;
wire    control_data_out_V_data_V_1_sel;
wire    control_data_out_V_data_V_1_load_A;
wire    control_data_out_V_data_V_1_load_B;
reg   [1:0] control_data_out_V_data_V_1_state;
wire    control_data_out_V_data_V_1_state_cmp_full;
reg   [0:0] control_data_out_V_user_V_1_data_out;
reg    control_data_out_V_user_V_1_vld_in;
wire    control_data_out_V_user_V_1_vld_out;
wire    control_data_out_V_user_V_1_ack_in;
wire    control_data_out_V_user_V_1_ack_out;
reg   [0:0] control_data_out_V_user_V_1_payload_A;
reg   [0:0] control_data_out_V_user_V_1_payload_B;
reg    control_data_out_V_user_V_1_sel_rd;
reg    control_data_out_V_user_V_1_sel_wr;
wire    control_data_out_V_user_V_1_sel;
wire    control_data_out_V_user_V_1_load_A;
wire    control_data_out_V_user_V_1_load_B;
reg   [1:0] control_data_out_V_user_V_1_state;
wire    control_data_out_V_user_V_1_state_cmp_full;
reg   [15:0] control_data_out_V_keep_V_1_data_out;
reg    control_data_out_V_keep_V_1_vld_in;
wire    control_data_out_V_keep_V_1_vld_out;
wire    control_data_out_V_keep_V_1_ack_in;
wire    control_data_out_V_keep_V_1_ack_out;
reg   [15:0] control_data_out_V_keep_V_1_payload_A;
reg   [15:0] control_data_out_V_keep_V_1_payload_B;
reg    control_data_out_V_keep_V_1_sel_rd;
reg    control_data_out_V_keep_V_1_sel_wr;
wire    control_data_out_V_keep_V_1_sel;
wire    control_data_out_V_keep_V_1_load_A;
wire    control_data_out_V_keep_V_1_load_B;
reg   [1:0] control_data_out_V_keep_V_1_state;
wire    control_data_out_V_keep_V_1_state_cmp_full;
reg   [0:0] control_data_out_V_last_V_1_data_in;
reg   [0:0] control_data_out_V_last_V_1_data_out;
reg    control_data_out_V_last_V_1_vld_in;
wire    control_data_out_V_last_V_1_vld_out;
wire    control_data_out_V_last_V_1_ack_in;
wire    control_data_out_V_last_V_1_ack_out;
reg   [0:0] control_data_out_V_last_V_1_payload_A;
reg   [0:0] control_data_out_V_last_V_1_payload_B;
reg    control_data_out_V_last_V_1_sel_rd;
reg    control_data_out_V_last_V_1_sel_wr;
wire    control_data_out_V_last_V_1_sel;
wire    control_data_out_V_last_V_1_load_A;
wire    control_data_out_V_last_V_1_load_B;
reg   [1:0] control_data_out_V_last_V_1_state;
wire    control_data_out_V_last_V_1_state_cmp_full;
reg   [127:0] user_data_out_V_data_V_1_data_out;
reg    user_data_out_V_data_V_1_vld_in;
wire    user_data_out_V_data_V_1_vld_out;
wire    user_data_out_V_data_V_1_ack_in;
wire    user_data_out_V_data_V_1_ack_out;
reg   [127:0] user_data_out_V_data_V_1_payload_A;
reg   [127:0] user_data_out_V_data_V_1_payload_B;
reg    user_data_out_V_data_V_1_sel_rd;
reg    user_data_out_V_data_V_1_sel_wr;
wire    user_data_out_V_data_V_1_sel;
wire    user_data_out_V_data_V_1_load_A;
wire    user_data_out_V_data_V_1_load_B;
reg   [1:0] user_data_out_V_data_V_1_state;
wire    user_data_out_V_data_V_1_state_cmp_full;
reg   [0:0] user_data_out_V_user_V_1_data_in;
reg   [0:0] user_data_out_V_user_V_1_data_out;
reg    user_data_out_V_user_V_1_vld_in;
wire    user_data_out_V_user_V_1_vld_out;
wire    user_data_out_V_user_V_1_ack_in;
wire    user_data_out_V_user_V_1_ack_out;
reg   [0:0] user_data_out_V_user_V_1_payload_A;
reg   [0:0] user_data_out_V_user_V_1_payload_B;
reg    user_data_out_V_user_V_1_sel_rd;
reg    user_data_out_V_user_V_1_sel_wr;
wire    user_data_out_V_user_V_1_sel;
wire    user_data_out_V_user_V_1_load_A;
wire    user_data_out_V_user_V_1_load_B;
reg   [1:0] user_data_out_V_user_V_1_state;
wire    user_data_out_V_user_V_1_state_cmp_full;
reg   [15:0] user_data_out_V_keep_V_1_data_out;
reg    user_data_out_V_keep_V_1_vld_in;
wire    user_data_out_V_keep_V_1_vld_out;
wire    user_data_out_V_keep_V_1_ack_in;
wire    user_data_out_V_keep_V_1_ack_out;
reg   [15:0] user_data_out_V_keep_V_1_payload_A;
reg   [15:0] user_data_out_V_keep_V_1_payload_B;
reg    user_data_out_V_keep_V_1_sel_rd;
reg    user_data_out_V_keep_V_1_sel_wr;
wire    user_data_out_V_keep_V_1_sel;
wire    user_data_out_V_keep_V_1_load_A;
wire    user_data_out_V_keep_V_1_load_B;
reg   [1:0] user_data_out_V_keep_V_1_state;
wire    user_data_out_V_keep_V_1_state_cmp_full;
reg   [0:0] user_data_out_V_last_V_1_data_in;
reg   [0:0] user_data_out_V_last_V_1_data_out;
reg    user_data_out_V_last_V_1_vld_in;
wire    user_data_out_V_last_V_1_vld_out;
wire    user_data_out_V_last_V_1_ack_in;
wire    user_data_out_V_last_V_1_ack_out;
reg   [0:0] user_data_out_V_last_V_1_payload_A;
reg   [0:0] user_data_out_V_last_V_1_payload_B;
reg    user_data_out_V_last_V_1_sel_rd;
reg    user_data_out_V_last_V_1_sel_wr;
wire    user_data_out_V_last_V_1_sel;
wire    user_data_out_V_last_V_1_load_A;
wire    user_data_out_V_last_V_1_load_B;
reg   [1:0] user_data_out_V_last_V_1_state;
wire    user_data_out_V_last_V_1_state_cmp_full;
reg   [1:0] state_V;
reg   [7:0] msg_type_V;
reg   [0:0] first_read;
reg    CU_data_in_TDATA_blk_n;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state2;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state3;
reg    control_data_out_TDATA_blk_n;
reg   [1:0] state_V_load_reg_268;
reg   [0:0] first_read_load_reg_273;
reg   [0:0] icmp_ln879_reg_291;
reg   [1:0] state_V_load_reg_268_pp0_iter1_reg;
reg   [0:0] first_read_load_reg_273_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_291_pp0_iter1_reg;
reg   [0:0] tmp_last_V_2_reg_286;
reg   [0:0] tmp_last_V_2_reg_286_pp0_iter1_reg;
reg    user_data_out_TDATA_blk_n;
reg   [7:0] p_Result_s_reg_314;
reg   [7:0] p_Result_s_reg_314_pp0_iter1_reg;
reg   [0:0] tmp_last_V_1_reg_300;
reg   [0:0] tmp_last_V_1_reg_300_pp0_iter1_reg;
reg   [127:0] reg_194;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_predicate_op41_write_state2;
reg    ap_predicate_op42_write_state2;
reg    ap_predicate_op43_write_state2;
reg    ap_predicate_op44_write_state2;
reg    ap_predicate_op45_write_state2;
reg    ap_predicate_op46_write_state2;
reg    ap_block_state2_io;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_predicate_op76_write_state3;
reg    ap_predicate_op78_write_state3;
reg    ap_predicate_op82_write_state3;
reg    ap_predicate_op86_write_state3;
reg    ap_predicate_op88_write_state3;
reg    ap_predicate_op94_write_state3;
reg    ap_block_state3_io;
reg   [15:0] reg_200;
wire   [0:0] first_read_load_load_fu_210_p1;
wire   [0:0] grp_fu_160_p1;
reg   [0:0] tmp_user_V_2_reg_281;
wire   [0:0] icmp_ln879_fu_230_p2;
reg   [0:0] tmp_user_V_1_reg_295;
reg   [0:0] tmp_user_V_reg_304;
reg   [0:0] tmp_last_V_reg_309;
wire   [7:0] p_Result_s_fu_236_p4;
wire   [7:0] section_type_V_fu_220_p4;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg    ap_condition_1031;
reg    ap_condition_931;

// power-on initialization
initial begin
#0 CU_data_in_V_data_V_0_sel_rd = 1'b0;
#0 CU_data_in_V_data_V_0_sel_wr = 1'b0;
#0 CU_data_in_V_data_V_0_state = 2'd0;
#0 CU_data_in_V_user_V_0_sel_rd = 1'b0;
#0 CU_data_in_V_user_V_0_sel_wr = 1'b0;
#0 CU_data_in_V_user_V_0_state = 2'd0;
#0 CU_data_in_V_keep_V_0_sel_rd = 1'b0;
#0 CU_data_in_V_keep_V_0_sel_wr = 1'b0;
#0 CU_data_in_V_keep_V_0_state = 2'd0;
#0 CU_data_in_V_last_V_0_sel_rd = 1'b0;
#0 CU_data_in_V_last_V_0_sel_wr = 1'b0;
#0 CU_data_in_V_last_V_0_state = 2'd0;
#0 control_data_out_V_data_V_1_sel_rd = 1'b0;
#0 control_data_out_V_data_V_1_sel_wr = 1'b0;
#0 control_data_out_V_data_V_1_state = 2'd0;
#0 control_data_out_V_user_V_1_sel_rd = 1'b0;
#0 control_data_out_V_user_V_1_sel_wr = 1'b0;
#0 control_data_out_V_user_V_1_state = 2'd0;
#0 control_data_out_V_keep_V_1_sel_rd = 1'b0;
#0 control_data_out_V_keep_V_1_sel_wr = 1'b0;
#0 control_data_out_V_keep_V_1_state = 2'd0;
#0 control_data_out_V_last_V_1_sel_rd = 1'b0;
#0 control_data_out_V_last_V_1_sel_wr = 1'b0;
#0 control_data_out_V_last_V_1_state = 2'd0;
#0 user_data_out_V_data_V_1_sel_rd = 1'b0;
#0 user_data_out_V_data_V_1_sel_wr = 1'b0;
#0 user_data_out_V_data_V_1_state = 2'd0;
#0 user_data_out_V_user_V_1_sel_rd = 1'b0;
#0 user_data_out_V_user_V_1_sel_wr = 1'b0;
#0 user_data_out_V_user_V_1_state = 2'd0;
#0 user_data_out_V_keep_V_1_sel_rd = 1'b0;
#0 user_data_out_V_keep_V_1_sel_wr = 1'b0;
#0 user_data_out_V_keep_V_1_state = 2'd0;
#0 user_data_out_V_last_V_1_sel_rd = 1'b0;
#0 user_data_out_V_last_V_1_sel_wr = 1'b0;
#0 user_data_out_V_last_V_1_state = 2'd0;
#0 state_V = 2'd0;
#0 msg_type_V = 8'd0;
#0 first_read = 1'd0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_data_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_data_V_0_ack_out) & (1'b1 == CU_data_in_V_data_V_0_vld_out))) begin
            CU_data_in_V_data_V_0_sel_rd <= ~CU_data_in_V_data_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_data_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_data_V_0_ack_in) & (1'b1 == CU_data_in_V_data_V_0_vld_in))) begin
            CU_data_in_V_data_V_0_sel_wr <= ~CU_data_in_V_data_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_data_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == CU_data_in_V_data_V_0_vld_in) & (2'd2 == CU_data_in_V_data_V_0_state)) | ((1'b0 == CU_data_in_V_data_V_0_vld_in) & (1'b1 == CU_data_in_V_data_V_0_ack_out) & (2'd3 == CU_data_in_V_data_V_0_state)))) begin
            CU_data_in_V_data_V_0_state <= 2'd2;
        end else if ((((1'b0 == CU_data_in_V_data_V_0_ack_out) & (2'd1 == CU_data_in_V_data_V_0_state)) | ((1'b0 == CU_data_in_V_data_V_0_ack_out) & (1'b1 == CU_data_in_V_data_V_0_vld_in) & (2'd3 == CU_data_in_V_data_V_0_state)))) begin
            CU_data_in_V_data_V_0_state <= 2'd1;
        end else if (((~((1'b0 == CU_data_in_V_data_V_0_vld_in) & (1'b1 == CU_data_in_V_data_V_0_ack_out)) & ~((1'b0 == CU_data_in_V_data_V_0_ack_out) & (1'b1 == CU_data_in_V_data_V_0_vld_in)) & (2'd3 == CU_data_in_V_data_V_0_state)) | ((1'b1 == CU_data_in_V_data_V_0_ack_out) & (2'd1 == CU_data_in_V_data_V_0_state)) | ((1'b1 == CU_data_in_V_data_V_0_vld_in) & (2'd2 == CU_data_in_V_data_V_0_state)))) begin
            CU_data_in_V_data_V_0_state <= 2'd3;
        end else begin
            CU_data_in_V_data_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_keep_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_keep_V_0_ack_out) & (1'b1 == CU_data_in_V_keep_V_0_vld_out))) begin
            CU_data_in_V_keep_V_0_sel_rd <= ~CU_data_in_V_keep_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_keep_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_keep_V_0_ack_in) & (1'b1 == CU_data_in_V_keep_V_0_vld_in))) begin
            CU_data_in_V_keep_V_0_sel_wr <= ~CU_data_in_V_keep_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_keep_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == CU_data_in_V_keep_V_0_vld_in) & (2'd2 == CU_data_in_V_keep_V_0_state)) | ((1'b0 == CU_data_in_V_keep_V_0_vld_in) & (2'd3 == CU_data_in_V_keep_V_0_state) & (1'b1 == CU_data_in_V_keep_V_0_ack_out)))) begin
            CU_data_in_V_keep_V_0_state <= 2'd2;
        end else if ((((1'b0 == CU_data_in_V_keep_V_0_ack_out) & (2'd1 == CU_data_in_V_keep_V_0_state)) | ((1'b0 == CU_data_in_V_keep_V_0_ack_out) & (2'd3 == CU_data_in_V_keep_V_0_state) & (1'b1 == CU_data_in_V_keep_V_0_vld_in)))) begin
            CU_data_in_V_keep_V_0_state <= 2'd1;
        end else if (((~((1'b0 == CU_data_in_V_keep_V_0_vld_in) & (1'b1 == CU_data_in_V_keep_V_0_ack_out)) & ~((1'b0 == CU_data_in_V_keep_V_0_ack_out) & (1'b1 == CU_data_in_V_keep_V_0_vld_in)) & (2'd3 == CU_data_in_V_keep_V_0_state)) | ((2'd1 == CU_data_in_V_keep_V_0_state) & (1'b1 == CU_data_in_V_keep_V_0_ack_out)) | ((2'd2 == CU_data_in_V_keep_V_0_state) & (1'b1 == CU_data_in_V_keep_V_0_vld_in)))) begin
            CU_data_in_V_keep_V_0_state <= 2'd3;
        end else begin
            CU_data_in_V_keep_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_last_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_last_V_0_ack_out) & (1'b1 == CU_data_in_V_last_V_0_vld_out))) begin
            CU_data_in_V_last_V_0_sel_rd <= ~CU_data_in_V_last_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_last_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_last_V_0_ack_in) & (1'b1 == CU_data_in_V_last_V_0_vld_in))) begin
            CU_data_in_V_last_V_0_sel_wr <= ~CU_data_in_V_last_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_last_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == CU_data_in_V_last_V_0_vld_in) & (2'd2 == CU_data_in_V_last_V_0_state)) | ((1'b0 == CU_data_in_V_last_V_0_vld_in) & (2'd3 == CU_data_in_V_last_V_0_state) & (1'b1 == CU_data_in_V_last_V_0_ack_out)))) begin
            CU_data_in_V_last_V_0_state <= 2'd2;
        end else if ((((1'b0 == CU_data_in_V_last_V_0_ack_out) & (2'd1 == CU_data_in_V_last_V_0_state)) | ((1'b0 == CU_data_in_V_last_V_0_ack_out) & (2'd3 == CU_data_in_V_last_V_0_state) & (1'b1 == CU_data_in_V_last_V_0_vld_in)))) begin
            CU_data_in_V_last_V_0_state <= 2'd1;
        end else if (((~((1'b0 == CU_data_in_V_last_V_0_vld_in) & (1'b1 == CU_data_in_V_last_V_0_ack_out)) & ~((1'b0 == CU_data_in_V_last_V_0_ack_out) & (1'b1 == CU_data_in_V_last_V_0_vld_in)) & (2'd3 == CU_data_in_V_last_V_0_state)) | ((2'd1 == CU_data_in_V_last_V_0_state) & (1'b1 == CU_data_in_V_last_V_0_ack_out)) | ((2'd2 == CU_data_in_V_last_V_0_state) & (1'b1 == CU_data_in_V_last_V_0_vld_in)))) begin
            CU_data_in_V_last_V_0_state <= 2'd3;
        end else begin
            CU_data_in_V_last_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_user_V_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_user_V_0_ack_out) & (1'b1 == CU_data_in_V_user_V_0_vld_out))) begin
            CU_data_in_V_user_V_0_sel_rd <= ~CU_data_in_V_user_V_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_user_V_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == CU_data_in_V_user_V_0_ack_in) & (1'b1 == CU_data_in_V_user_V_0_vld_in))) begin
            CU_data_in_V_user_V_0_sel_wr <= ~CU_data_in_V_user_V_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        CU_data_in_V_user_V_0_state <= 2'd0;
    end else begin
        if ((((1'b0 == CU_data_in_V_user_V_0_vld_in) & (2'd2 == CU_data_in_V_user_V_0_state)) | ((1'b0 == CU_data_in_V_user_V_0_vld_in) & (2'd3 == CU_data_in_V_user_V_0_state) & (1'b1 == CU_data_in_V_user_V_0_ack_out)))) begin
            CU_data_in_V_user_V_0_state <= 2'd2;
        end else if ((((1'b0 == CU_data_in_V_user_V_0_ack_out) & (2'd1 == CU_data_in_V_user_V_0_state)) | ((1'b0 == CU_data_in_V_user_V_0_ack_out) & (2'd3 == CU_data_in_V_user_V_0_state) & (1'b1 == CU_data_in_V_user_V_0_vld_in)))) begin
            CU_data_in_V_user_V_0_state <= 2'd1;
        end else if (((~((1'b0 == CU_data_in_V_user_V_0_vld_in) & (1'b1 == CU_data_in_V_user_V_0_ack_out)) & ~((1'b0 == CU_data_in_V_user_V_0_ack_out) & (1'b1 == CU_data_in_V_user_V_0_vld_in)) & (2'd3 == CU_data_in_V_user_V_0_state)) | ((2'd1 == CU_data_in_V_user_V_0_state) & (1'b1 == CU_data_in_V_user_V_0_ack_out)) | ((2'd2 == CU_data_in_V_user_V_0_state) & (1'b1 == CU_data_in_V_user_V_0_vld_in)))) begin
            CU_data_in_V_user_V_0_state <= 2'd3;
        end else begin
            CU_data_in_V_user_V_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((control_data_out_V_data_V_1_ack_out == 1'b1) & (control_data_out_V_data_V_1_vld_out == 1'b1))) begin
            control_data_out_V_data_V_1_sel_rd <= ~control_data_out_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((control_data_out_V_data_V_1_ack_in == 1'b1) & (control_data_out_V_data_V_1_vld_in == 1'b1))) begin
            control_data_out_V_data_V_1_sel_wr <= ~control_data_out_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((control_data_out_V_data_V_1_vld_in == 1'b0) & (control_data_out_V_data_V_1_state == 2'd2)) | ((control_data_out_V_data_V_1_vld_in == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3) & (control_data_out_V_data_V_1_ack_out == 1'b1)))) begin
            control_data_out_V_data_V_1_state <= 2'd2;
        end else if ((((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd1)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3) & (control_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_data_V_1_state <= 2'd1;
        end else if (((~((control_data_out_V_data_V_1_vld_in == 1'b0) & (control_data_out_V_data_V_1_ack_out == 1'b1)) & ~((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_vld_in == 1'b1)) & (control_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_V_data_V_1_state == 2'd1) & (control_data_out_V_data_V_1_ack_out == 1'b1)) | ((control_data_out_V_data_V_1_state == 2'd2) & (control_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_data_V_1_state <= 2'd3;
        end else begin
            control_data_out_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((control_data_out_V_keep_V_1_ack_out == 1'b1) & (control_data_out_V_keep_V_1_vld_out == 1'b1))) begin
            control_data_out_V_keep_V_1_sel_rd <= ~control_data_out_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((control_data_out_V_keep_V_1_ack_in == 1'b1) & (control_data_out_V_keep_V_1_vld_in == 1'b1))) begin
            control_data_out_V_keep_V_1_sel_wr <= ~control_data_out_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((control_data_out_V_keep_V_1_vld_in == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd2)) | ((control_data_out_V_keep_V_1_vld_in == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3) & (control_data_out_V_keep_V_1_ack_out == 1'b1)))) begin
            control_data_out_V_keep_V_1_state <= 2'd2;
        end else if ((((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd1)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3) & (control_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_keep_V_1_state <= 2'd1;
        end else if (((~((control_data_out_V_keep_V_1_vld_in == 1'b0) & (control_data_out_V_keep_V_1_ack_out == 1'b1)) & ~((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_vld_in == 1'b1)) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_V_keep_V_1_state == 2'd1) & (control_data_out_V_keep_V_1_ack_out == 1'b1)) | ((control_data_out_V_keep_V_1_state == 2'd2) & (control_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_keep_V_1_state <= 2'd3;
        end else begin
            control_data_out_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((control_data_out_V_last_V_1_ack_out == 1'b1) & (control_data_out_V_last_V_1_vld_out == 1'b1))) begin
            control_data_out_V_last_V_1_sel_rd <= ~control_data_out_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((control_data_out_V_last_V_1_ack_in == 1'b1) & (control_data_out_V_last_V_1_vld_in == 1'b1))) begin
            control_data_out_V_last_V_1_sel_wr <= ~control_data_out_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((control_data_out_V_last_V_1_vld_in == 1'b0) & (control_data_out_V_last_V_1_state == 2'd2)) | ((control_data_out_V_last_V_1_vld_in == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3) & (control_data_out_V_last_V_1_ack_out == 1'b1)))) begin
            control_data_out_V_last_V_1_state <= 2'd2;
        end else if ((((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd1)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3) & (control_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_last_V_1_state <= 2'd1;
        end else if (((~((control_data_out_V_last_V_1_vld_in == 1'b0) & (control_data_out_V_last_V_1_ack_out == 1'b1)) & ~((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_vld_in == 1'b1)) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_V_last_V_1_state == 2'd1) & (control_data_out_V_last_V_1_ack_out == 1'b1)) | ((control_data_out_V_last_V_1_state == 2'd2) & (control_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_last_V_1_state <= 2'd3;
        end else begin
            control_data_out_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((control_data_out_V_user_V_1_ack_out == 1'b1) & (control_data_out_V_user_V_1_vld_out == 1'b1))) begin
            control_data_out_V_user_V_1_sel_rd <= ~control_data_out_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((control_data_out_V_user_V_1_ack_in == 1'b1) & (control_data_out_V_user_V_1_vld_in == 1'b1))) begin
            control_data_out_V_user_V_1_sel_wr <= ~control_data_out_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        control_data_out_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((control_data_out_V_user_V_1_vld_in == 1'b0) & (control_data_out_V_user_V_1_state == 2'd2)) | ((control_data_out_V_user_V_1_vld_in == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3) & (control_data_out_V_user_V_1_ack_out == 1'b1)))) begin
            control_data_out_V_user_V_1_state <= 2'd2;
        end else if ((((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd1)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3) & (control_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_user_V_1_state <= 2'd1;
        end else if (((~((control_data_out_V_user_V_1_vld_in == 1'b0) & (control_data_out_V_user_V_1_ack_out == 1'b1)) & ~((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_vld_in == 1'b1)) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_V_user_V_1_state == 2'd1) & (control_data_out_V_user_V_1_ack_out == 1'b1)) | ((control_data_out_V_user_V_1_state == 2'd2) & (control_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            control_data_out_V_user_V_1_state <= 2'd3;
        end else begin
            control_data_out_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        state_V <= 2'd0;
    end else begin
        if ((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (p_Result_s_fu_236_p4 == 8'd0) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
            state_V <= 2'd1;
        end else if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln879_fu_230_p2 == 1'd1) & (first_read_load_load_fu_210_p1 == 1'd1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (p_Result_s_fu_236_p4 == 8'd2) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
            state_V <= 2'd2;
        end else if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (first_read_load_load_fu_210_p1 == 1'd1) & (icmp_ln879_fu_230_p2 == 1'd0)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & ~(p_Result_s_fu_236_p4 == 8'd0) & ~(p_Result_s_fu_236_p4 == 8'd2) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
            state_V <= 2'd3;
        end else if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd3) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_160_p1 == 1'd1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_160_p1 == 1'd1) & (first_read_load_load_fu_210_p1 == 1'd0)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (grp_fu_160_p1 == 1'd1)))) begin
            state_V <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((user_data_out_V_data_V_1_ack_out == 1'b1) & (user_data_out_V_data_V_1_vld_out == 1'b1))) begin
            user_data_out_V_data_V_1_sel_rd <= ~user_data_out_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((user_data_out_V_data_V_1_ack_in == 1'b1) & (user_data_out_V_data_V_1_vld_in == 1'b1))) begin
            user_data_out_V_data_V_1_sel_wr <= ~user_data_out_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((user_data_out_V_data_V_1_vld_in == 1'b0) & (user_data_out_V_data_V_1_state == 2'd2)) | ((user_data_out_V_data_V_1_vld_in == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3) & (user_data_out_V_data_V_1_ack_out == 1'b1)))) begin
            user_data_out_V_data_V_1_state <= 2'd2;
        end else if ((((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd1)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3) & (user_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_data_V_1_state <= 2'd1;
        end else if (((~((user_data_out_V_data_V_1_vld_in == 1'b0) & (user_data_out_V_data_V_1_ack_out == 1'b1)) & ~((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_vld_in == 1'b1)) & (user_data_out_V_data_V_1_state == 2'd3)) | ((user_data_out_V_data_V_1_state == 2'd1) & (user_data_out_V_data_V_1_ack_out == 1'b1)) | ((user_data_out_V_data_V_1_state == 2'd2) & (user_data_out_V_data_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_data_V_1_state <= 2'd3;
        end else begin
            user_data_out_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((user_data_out_V_keep_V_1_ack_out == 1'b1) & (user_data_out_V_keep_V_1_vld_out == 1'b1))) begin
            user_data_out_V_keep_V_1_sel_rd <= ~user_data_out_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((user_data_out_V_keep_V_1_ack_in == 1'b1) & (user_data_out_V_keep_V_1_vld_in == 1'b1))) begin
            user_data_out_V_keep_V_1_sel_wr <= ~user_data_out_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((user_data_out_V_keep_V_1_vld_in == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd2)) | ((user_data_out_V_keep_V_1_vld_in == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3) & (user_data_out_V_keep_V_1_ack_out == 1'b1)))) begin
            user_data_out_V_keep_V_1_state <= 2'd2;
        end else if ((((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd1)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3) & (user_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_keep_V_1_state <= 2'd1;
        end else if (((~((user_data_out_V_keep_V_1_vld_in == 1'b0) & (user_data_out_V_keep_V_1_ack_out == 1'b1)) & ~((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_vld_in == 1'b1)) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_V_keep_V_1_state == 2'd1) & (user_data_out_V_keep_V_1_ack_out == 1'b1)) | ((user_data_out_V_keep_V_1_state == 2'd2) & (user_data_out_V_keep_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_keep_V_1_state <= 2'd3;
        end else begin
            user_data_out_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((user_data_out_V_last_V_1_ack_out == 1'b1) & (user_data_out_V_last_V_1_vld_out == 1'b1))) begin
            user_data_out_V_last_V_1_sel_rd <= ~user_data_out_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((user_data_out_V_last_V_1_ack_in == 1'b1) & (user_data_out_V_last_V_1_vld_in == 1'b1))) begin
            user_data_out_V_last_V_1_sel_wr <= ~user_data_out_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((user_data_out_V_last_V_1_vld_in == 1'b0) & (user_data_out_V_last_V_1_state == 2'd2)) | ((user_data_out_V_last_V_1_vld_in == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3) & (user_data_out_V_last_V_1_ack_out == 1'b1)))) begin
            user_data_out_V_last_V_1_state <= 2'd2;
        end else if ((((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd1)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3) & (user_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_last_V_1_state <= 2'd1;
        end else if (((~((user_data_out_V_last_V_1_vld_in == 1'b0) & (user_data_out_V_last_V_1_ack_out == 1'b1)) & ~((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_vld_in == 1'b1)) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_V_last_V_1_state == 2'd1) & (user_data_out_V_last_V_1_ack_out == 1'b1)) | ((user_data_out_V_last_V_1_state == 2'd2) & (user_data_out_V_last_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_last_V_1_state <= 2'd3;
        end else begin
            user_data_out_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((user_data_out_V_user_V_1_ack_out == 1'b1) & (user_data_out_V_user_V_1_vld_out == 1'b1))) begin
            user_data_out_V_user_V_1_sel_rd <= ~user_data_out_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((user_data_out_V_user_V_1_ack_in == 1'b1) & (user_data_out_V_user_V_1_vld_in == 1'b1))) begin
            user_data_out_V_user_V_1_sel_wr <= ~user_data_out_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        user_data_out_V_user_V_1_state <= 2'd0;
    end else begin
        if ((((user_data_out_V_user_V_1_vld_in == 1'b0) & (user_data_out_V_user_V_1_state == 2'd2)) | ((user_data_out_V_user_V_1_vld_in == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3) & (user_data_out_V_user_V_1_ack_out == 1'b1)))) begin
            user_data_out_V_user_V_1_state <= 2'd2;
        end else if ((((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd1)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3) & (user_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_user_V_1_state <= 2'd1;
        end else if (((~((user_data_out_V_user_V_1_vld_in == 1'b0) & (user_data_out_V_user_V_1_ack_out == 1'b1)) & ~((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_vld_in == 1'b1)) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_V_user_V_1_state == 2'd1) & (user_data_out_V_user_V_1_ack_out == 1'b1)) | ((user_data_out_V_user_V_1_state == 2'd2) & (user_data_out_V_user_V_1_vld_in == 1'b1)))) begin
            user_data_out_V_user_V_1_state <= 2'd3;
        end else begin
            user_data_out_V_user_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_931)) begin
        if ((state_V == 2'd0)) begin
            first_read <= 1'd1;
        end else if (((state_V == 2'd2) & (first_read_load_load_fu_210_p1 == 1'd1))) begin
            first_read <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_data_V_0_load_A)) begin
        CU_data_in_V_data_V_0_payload_A <= CU_data_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_data_V_0_load_B)) begin
        CU_data_in_V_data_V_0_payload_B <= CU_data_in_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_keep_V_0_load_A)) begin
        CU_data_in_V_keep_V_0_payload_A <= CU_data_in_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_keep_V_0_load_B)) begin
        CU_data_in_V_keep_V_0_payload_B <= CU_data_in_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_last_V_0_load_A)) begin
        CU_data_in_V_last_V_0_payload_A <= CU_data_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_last_V_0_load_B)) begin
        CU_data_in_V_last_V_0_payload_B <= CU_data_in_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_user_V_0_load_A)) begin
        CU_data_in_V_user_V_0_payload_A <= CU_data_in_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == CU_data_in_V_user_V_0_load_B)) begin
        CU_data_in_V_user_V_0_payload_B <= CU_data_in_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_data_V_1_load_A == 1'b1)) begin
        control_data_out_V_data_V_1_payload_A <= reg_194;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_data_V_1_load_B == 1'b1)) begin
        control_data_out_V_data_V_1_payload_B <= reg_194;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_keep_V_1_load_A == 1'b1)) begin
        control_data_out_V_keep_V_1_payload_A <= reg_200;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_keep_V_1_load_B == 1'b1)) begin
        control_data_out_V_keep_V_1_payload_B <= reg_200;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_last_V_1_load_A == 1'b1)) begin
        control_data_out_V_last_V_1_payload_A <= control_data_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_last_V_1_load_B == 1'b1)) begin
        control_data_out_V_last_V_1_payload_B <= control_data_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_user_V_1_load_A == 1'b1)) begin
        control_data_out_V_user_V_1_payload_A <= tmp_user_V_2_reg_281;
    end
end

always @ (posedge ap_clk) begin
    if ((control_data_out_V_user_V_1_load_B == 1'b1)) begin
        control_data_out_V_user_V_1_payload_B <= tmp_user_V_2_reg_281;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        first_read_load_reg_273 <= first_read;
        state_V_load_reg_268 <= state_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        first_read_load_reg_273_pp0_iter1_reg <= first_read_load_reg_273;
        icmp_ln879_reg_291_pp0_iter1_reg <= icmp_ln879_reg_291;
        p_Result_s_reg_314_pp0_iter1_reg <= p_Result_s_reg_314;
        state_V_load_reg_268_pp0_iter1_reg <= state_V_load_reg_268;
        tmp_last_V_1_reg_300_pp0_iter1_reg <= tmp_last_V_1_reg_300;
        tmp_last_V_2_reg_286_pp0_iter1_reg <= tmp_last_V_2_reg_286;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1) & (first_read_load_load_fu_210_p1 == 1'd1))) begin
        icmp_ln879_reg_291 <= icmp_ln879_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))) & (state_V_load_reg_268_pp0_iter1_reg == 2'd0) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        msg_type_V <= p_Result_s_reg_314_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        p_Result_s_reg_314 <= {{CU_data_in_V_data_V_0_data_out[127:120]}};
        tmp_last_V_reg_309 <= CU_data_in_V_last_V_0_data_out;
        tmp_user_V_reg_304 <= CU_data_in_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        reg_194 <= CU_data_in_V_data_V_0_data_out;
        reg_200 <= CU_data_in_V_keep_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_last_V_1_reg_300 <= CU_data_in_V_last_V_0_data_out;
        tmp_user_V_1_reg_295 <= CU_data_in_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_last_V_2_reg_286 <= CU_data_in_V_last_V_0_data_out;
        tmp_user_V_2_reg_281 <= CU_data_in_V_user_V_0_data_out;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_data_V_1_load_A == 1'b1)) begin
        user_data_out_V_data_V_1_payload_A <= reg_194;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_data_V_1_load_B == 1'b1)) begin
        user_data_out_V_data_V_1_payload_B <= reg_194;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_keep_V_1_load_A == 1'b1)) begin
        user_data_out_V_keep_V_1_payload_A <= reg_200;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_keep_V_1_load_B == 1'b1)) begin
        user_data_out_V_keep_V_1_payload_B <= reg_200;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_last_V_1_load_A == 1'b1)) begin
        user_data_out_V_last_V_1_payload_A <= user_data_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_last_V_1_load_B == 1'b1)) begin
        user_data_out_V_last_V_1_payload_B <= user_data_out_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_user_V_1_load_A == 1'b1)) begin
        user_data_out_V_user_V_1_payload_A <= user_data_out_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((user_data_out_V_user_V_1_load_B == 1'b1)) begin
        user_data_out_V_user_V_1_payload_B <= user_data_out_V_user_V_1_data_in;
    end
end

always @ (*) begin
    if ((((state_V == 2'd3) & (1'b1 == ap_CS_iter0_fsm_state1)) | ((state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)) | ((state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | ((state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        CU_data_in_TDATA_blk_n = CU_data_in_V_data_V_0_state[1'd0];
    end else begin
        CU_data_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd3) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        CU_data_in_V_data_V_0_ack_out = 1'b1;
    end else begin
        CU_data_in_V_data_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == CU_data_in_V_data_V_0_sel)) begin
        CU_data_in_V_data_V_0_data_out = CU_data_in_V_data_V_0_payload_B;
    end else begin
        CU_data_in_V_data_V_0_data_out = CU_data_in_V_data_V_0_payload_A;
    end
end

always @ (*) begin
    if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd3) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        CU_data_in_V_keep_V_0_ack_out = 1'b1;
    end else begin
        CU_data_in_V_keep_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == CU_data_in_V_keep_V_0_sel)) begin
        CU_data_in_V_keep_V_0_data_out = CU_data_in_V_keep_V_0_payload_B;
    end else begin
        CU_data_in_V_keep_V_0_data_out = CU_data_in_V_keep_V_0_payload_A;
    end
end

always @ (*) begin
    if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd3) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        CU_data_in_V_last_V_0_ack_out = 1'b1;
    end else begin
        CU_data_in_V_last_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == CU_data_in_V_last_V_0_sel)) begin
        CU_data_in_V_last_V_0_data_out = CU_data_in_V_last_V_0_payload_B;
    end else begin
        CU_data_in_V_last_V_0_data_out = CU_data_in_V_last_V_0_payload_A;
    end
end

always @ (*) begin
    if (((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd3) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd2) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd1) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (state_V == 2'd0) & (1'b1 == ap_CS_iter0_fsm_state1)))) begin
        CU_data_in_V_user_V_0_ack_out = 1'b1;
    end else begin
        CU_data_in_V_user_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == CU_data_in_V_user_V_0_sel)) begin
        CU_data_in_V_user_V_0_data_out = CU_data_in_V_user_V_0_payload_B;
    end else begin
        CU_data_in_V_user_V_0_data_out = CU_data_in_V_user_V_0_payload_A;
    end
end

always @ (*) begin
    if ((((state_V_load_reg_268_pp0_iter1_reg == 2'd2) & (1'b1 == ap_CS_iter2_fsm_state3) & (tmp_last_V_2_reg_286_pp0_iter1_reg == 1'd0) & (first_read_load_reg_273_pp0_iter1_reg == 1'd0)) | ((state_V_load_reg_268_pp0_iter1_reg == 2'd2) & (1'b1 == ap_CS_iter2_fsm_state3) & (tmp_last_V_2_reg_286_pp0_iter1_reg == 1'd1) & (first_read_load_reg_273_pp0_iter1_reg == 1'd0)) | ((state_V_load_reg_268_pp0_iter1_reg == 2'd2) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln879_reg_291_pp0_iter1_reg == 1'd1) & (first_read_load_reg_273_pp0_iter1_reg == 1'd1)) | ((state_V_load_reg_268 == 2'd2) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_last_V_2_reg_286 == 1'd0) & (first_read_load_reg_273 == 1'd0)) | ((state_V_load_reg_268 == 2'd2) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_last_V_2_reg_286 == 1'd1) & (first_read_load_reg_273 == 1'd0)) | ((state_V_load_reg_268 == 2'd2) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln879_reg_291 == 1'd1) & (first_read_load_reg_273 == 1'd1)))) begin
        control_data_out_TDATA_blk_n = control_data_out_V_data_V_1_state[1'd1];
    end else begin
        control_data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((control_data_out_V_data_V_1_sel == 1'b1)) begin
        control_data_out_V_data_V_1_data_out = control_data_out_V_data_V_1_payload_B;
    end else begin
        control_data_out_V_data_V_1_data_out = control_data_out_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op43_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op42_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)))) begin
        control_data_out_V_data_V_1_vld_in = 1'b1;
    end else begin
        control_data_out_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((control_data_out_V_keep_V_1_sel == 1'b1)) begin
        control_data_out_V_keep_V_1_data_out = control_data_out_V_keep_V_1_payload_B;
    end else begin
        control_data_out_V_keep_V_1_data_out = control_data_out_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op43_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op42_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)))) begin
        control_data_out_V_keep_V_1_vld_in = 1'b1;
    end else begin
        control_data_out_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1031)) begin
        if ((ap_predicate_op43_write_state2 == 1'b1)) begin
            control_data_out_V_last_V_1_data_in = tmp_last_V_2_reg_286;
        end else if ((ap_predicate_op42_write_state2 == 1'b1)) begin
            control_data_out_V_last_V_1_data_in = 1'd1;
        end else if ((ap_predicate_op41_write_state2 == 1'b1)) begin
            control_data_out_V_last_V_1_data_in = 1'd0;
        end else begin
            control_data_out_V_last_V_1_data_in = 'bx;
        end
    end else begin
        control_data_out_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((control_data_out_V_last_V_1_sel == 1'b1)) begin
        control_data_out_V_last_V_1_data_out = control_data_out_V_last_V_1_payload_B;
    end else begin
        control_data_out_V_last_V_1_data_out = control_data_out_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op43_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op42_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)))) begin
        control_data_out_V_last_V_1_vld_in = 1'b1;
    end else begin
        control_data_out_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((control_data_out_V_user_V_1_sel == 1'b1)) begin
        control_data_out_V_user_V_1_data_out = control_data_out_V_user_V_1_payload_B;
    end else begin
        control_data_out_V_user_V_1_data_out = control_data_out_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op43_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op42_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op41_write_state2 == 1'b1)))) begin
        control_data_out_V_user_V_1_vld_in = 1'b1;
    end else begin
        control_data_out_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((state_V_load_reg_268_pp0_iter1_reg == 2'd1) & (1'b1 == ap_CS_iter2_fsm_state3) & (tmp_last_V_1_reg_300_pp0_iter1_reg == 1'd0)) | ((state_V_load_reg_268_pp0_iter1_reg == 2'd1) & (1'b1 == ap_CS_iter2_fsm_state3) & (tmp_last_V_1_reg_300_pp0_iter1_reg == 1'd1)) | ((p_Result_s_reg_314_pp0_iter1_reg == 8'd0) & (state_V_load_reg_268_pp0_iter1_reg == 2'd0) & (1'b1 == ap_CS_iter2_fsm_state3)) | ((state_V_load_reg_268 == 2'd1) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_last_V_1_reg_300 == 1'd0)) | ((state_V_load_reg_268 == 2'd1) & (1'b1 == ap_CS_iter1_fsm_state2) & (tmp_last_V_1_reg_300 == 1'd1)) | ((p_Result_s_reg_314 == 8'd0) & (state_V_load_reg_268 == 2'd0) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        user_data_out_TDATA_blk_n = user_data_out_V_data_V_1_state[1'd1];
    end else begin
        user_data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((user_data_out_V_data_V_1_sel == 1'b1)) begin
        user_data_out_V_data_V_1_data_out = user_data_out_V_data_V_1_payload_B;
    end else begin
        user_data_out_V_data_V_1_data_out = user_data_out_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op46_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op45_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        user_data_out_V_data_V_1_vld_in = 1'b1;
    end else begin
        user_data_out_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((user_data_out_V_keep_V_1_sel == 1'b1)) begin
        user_data_out_V_keep_V_1_data_out = user_data_out_V_keep_V_1_payload_B;
    end else begin
        user_data_out_V_keep_V_1_data_out = user_data_out_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op46_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op45_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        user_data_out_V_keep_V_1_vld_in = 1'b1;
    end else begin
        user_data_out_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1031)) begin
        if ((ap_predicate_op46_write_state2 == 1'b1)) begin
            user_data_out_V_last_V_1_data_in = tmp_last_V_reg_309;
        end else if ((ap_predicate_op45_write_state2 == 1'b1)) begin
            user_data_out_V_last_V_1_data_in = 1'd1;
        end else if ((ap_predicate_op44_write_state2 == 1'b1)) begin
            user_data_out_V_last_V_1_data_in = 1'd0;
        end else begin
            user_data_out_V_last_V_1_data_in = 'bx;
        end
    end else begin
        user_data_out_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((user_data_out_V_last_V_1_sel == 1'b1)) begin
        user_data_out_V_last_V_1_data_out = user_data_out_V_last_V_1_payload_B;
    end else begin
        user_data_out_V_last_V_1_data_out = user_data_out_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op46_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op45_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        user_data_out_V_last_V_1_vld_in = 1'b1;
    end else begin
        user_data_out_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op46_write_state2 == 1'b1))) begin
        user_data_out_V_user_V_1_data_in = tmp_user_V_reg_304;
    end else if (((~((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op45_write_state2 == 1'b1)) | (~((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        user_data_out_V_user_V_1_data_in = tmp_user_V_1_reg_295;
    end else begin
        user_data_out_V_user_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((user_data_out_V_user_V_1_sel == 1'b1)) begin
        user_data_out_V_user_V_1_data_out = user_data_out_V_user_V_1_payload_B;
    end else begin
        user_data_out_V_user_V_1_data_out = user_data_out_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op46_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op45_write_state2 == 1'b1)) | (~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op44_write_state2 == 1'b1)))) begin
        user_data_out_V_user_V_1_vld_in = 1'b1;
    end else begin
        user_data_out_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & ~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & (((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))) & (1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))) & ((1'b0 == ap_CS_iter1_fsm_state2) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_block_state2_io) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3))))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

assign CU_data_in_TREADY = CU_data_in_V_last_V_0_state[1'd1];

assign CU_data_in_V_data_V_0_ack_in = CU_data_in_V_data_V_0_state[1'd1];

assign CU_data_in_V_data_V_0_load_A = (~CU_data_in_V_data_V_0_sel_wr & CU_data_in_V_data_V_0_state_cmp_full);

assign CU_data_in_V_data_V_0_load_B = (CU_data_in_V_data_V_0_state_cmp_full & CU_data_in_V_data_V_0_sel_wr);

assign CU_data_in_V_data_V_0_sel = CU_data_in_V_data_V_0_sel_rd;

assign CU_data_in_V_data_V_0_state_cmp_full = ((CU_data_in_V_data_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign CU_data_in_V_data_V_0_vld_in = CU_data_in_TVALID;

assign CU_data_in_V_data_V_0_vld_out = CU_data_in_V_data_V_0_state[1'd0];

assign CU_data_in_V_keep_V_0_ack_in = CU_data_in_V_keep_V_0_state[1'd1];

assign CU_data_in_V_keep_V_0_load_A = (~CU_data_in_V_keep_V_0_sel_wr & CU_data_in_V_keep_V_0_state_cmp_full);

assign CU_data_in_V_keep_V_0_load_B = (CU_data_in_V_keep_V_0_state_cmp_full & CU_data_in_V_keep_V_0_sel_wr);

assign CU_data_in_V_keep_V_0_sel = CU_data_in_V_keep_V_0_sel_rd;

assign CU_data_in_V_keep_V_0_state_cmp_full = ((CU_data_in_V_keep_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign CU_data_in_V_keep_V_0_vld_in = CU_data_in_TVALID;

assign CU_data_in_V_keep_V_0_vld_out = CU_data_in_V_keep_V_0_state[1'd0];

assign CU_data_in_V_last_V_0_ack_in = CU_data_in_V_last_V_0_state[1'd1];

assign CU_data_in_V_last_V_0_load_A = (~CU_data_in_V_last_V_0_sel_wr & CU_data_in_V_last_V_0_state_cmp_full);

assign CU_data_in_V_last_V_0_load_B = (CU_data_in_V_last_V_0_state_cmp_full & CU_data_in_V_last_V_0_sel_wr);

assign CU_data_in_V_last_V_0_sel = CU_data_in_V_last_V_0_sel_rd;

assign CU_data_in_V_last_V_0_state_cmp_full = ((CU_data_in_V_last_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign CU_data_in_V_last_V_0_vld_in = CU_data_in_TVALID;

assign CU_data_in_V_last_V_0_vld_out = CU_data_in_V_last_V_0_state[1'd0];

assign CU_data_in_V_user_V_0_ack_in = CU_data_in_V_user_V_0_state[1'd1];

assign CU_data_in_V_user_V_0_load_A = (~CU_data_in_V_user_V_0_sel_wr & CU_data_in_V_user_V_0_state_cmp_full);

assign CU_data_in_V_user_V_0_load_B = (CU_data_in_V_user_V_0_state_cmp_full & CU_data_in_V_user_V_0_sel_wr);

assign CU_data_in_V_user_V_0_sel = CU_data_in_V_user_V_0_sel_rd;

assign CU_data_in_V_user_V_0_state_cmp_full = ((CU_data_in_V_user_V_0_state != 2'd1) ? 1'b1 : 1'b0);

assign CU_data_in_V_user_V_0_vld_in = CU_data_in_TVALID;

assign CU_data_in_V_user_V_0_vld_out = CU_data_in_V_user_V_0_state[1'd0];

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)));
end

always @ (*) begin
    ap_block_state2_io = (((user_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op46_write_state2 == 1'b1)) | ((user_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op45_write_state2 == 1'b1)) | ((user_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op44_write_state2 == 1'b1)) | ((control_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op43_write_state2 == 1'b1)) | ((control_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op42_write_state2 == 1'b1)) | ((control_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op41_write_state2 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((user_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op94_write_state3 == 1'b1)) | ((user_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op88_write_state3 == 1'b1)) | ((user_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op86_write_state3 == 1'b1)) | ((control_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op82_write_state3 == 1'b1)) | ((control_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op78_write_state3 == 1'b1)) | ((control_data_out_V_data_V_1_ack_in == 1'b0) & (ap_predicate_op76_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)));
end

always @ (*) begin
    ap_condition_1031 = (~((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_condition_931 = (~(((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd3)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd2)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd1)) | ((1'b0 == CU_data_in_V_data_V_0_vld_out) & (state_V == 2'd0)) | ((1'b1 == ap_CS_iter2_fsm_state3) & ((user_data_out_V_last_V_1_state == 2'd1) | (user_data_out_V_keep_V_1_state == 2'd1) | (user_data_out_V_user_V_1_state == 2'd1) | (user_data_out_V_data_V_1_state == 2'd1) | (control_data_out_V_last_V_1_state == 2'd1) | (control_data_out_V_keep_V_1_state == 2'd1) | (control_data_out_V_user_V_1_state == 2'd1) | (control_data_out_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_last_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_keep_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_user_V_1_state == 2'd3)) | ((user_data_out_TREADY == 1'b0) & (user_data_out_V_data_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_last_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_keep_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_user_V_1_state == 2'd3)) | ((control_data_out_TREADY == 1'b0) & (control_data_out_V_data_V_1_state == 2'd3)))) | ((1'b1 == ap_CS_iter1_fsm_state2) & (1'b1 == ap_block_state2_io))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

always @ (*) begin
    ap_predicate_op41_write_state2 = ((state_V_load_reg_268 == 2'd2) & (tmp_last_V_2_reg_286 == 1'd0) & (first_read_load_reg_273 == 1'd0));
end

always @ (*) begin
    ap_predicate_op42_write_state2 = ((state_V_load_reg_268 == 2'd2) & (tmp_last_V_2_reg_286 == 1'd1) & (first_read_load_reg_273 == 1'd0));
end

always @ (*) begin
    ap_predicate_op43_write_state2 = ((state_V_load_reg_268 == 2'd2) & (icmp_ln879_reg_291 == 1'd1) & (first_read_load_reg_273 == 1'd1));
end

always @ (*) begin
    ap_predicate_op44_write_state2 = ((state_V_load_reg_268 == 2'd1) & (tmp_last_V_1_reg_300 == 1'd0));
end

always @ (*) begin
    ap_predicate_op45_write_state2 = ((state_V_load_reg_268 == 2'd1) & (tmp_last_V_1_reg_300 == 1'd1));
end

always @ (*) begin
    ap_predicate_op46_write_state2 = ((p_Result_s_reg_314 == 8'd0) & (state_V_load_reg_268 == 2'd0));
end

always @ (*) begin
    ap_predicate_op76_write_state3 = ((state_V_load_reg_268_pp0_iter1_reg == 2'd2) & (tmp_last_V_2_reg_286_pp0_iter1_reg == 1'd0) & (first_read_load_reg_273_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_write_state3 = ((state_V_load_reg_268_pp0_iter1_reg == 2'd2) & (tmp_last_V_2_reg_286_pp0_iter1_reg == 1'd1) & (first_read_load_reg_273_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op82_write_state3 = ((state_V_load_reg_268_pp0_iter1_reg == 2'd2) & (icmp_ln879_reg_291_pp0_iter1_reg == 1'd1) & (first_read_load_reg_273_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op86_write_state3 = ((state_V_load_reg_268_pp0_iter1_reg == 2'd1) & (tmp_last_V_1_reg_300_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op88_write_state3 = ((state_V_load_reg_268_pp0_iter1_reg == 2'd1) & (tmp_last_V_1_reg_300_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op94_write_state3 = ((p_Result_s_reg_314_pp0_iter1_reg == 8'd0) & (state_V_load_reg_268_pp0_iter1_reg == 2'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign control_data_out_TDATA = control_data_out_V_data_V_1_data_out;

assign control_data_out_TKEEP = control_data_out_V_keep_V_1_data_out;

assign control_data_out_TLAST = control_data_out_V_last_V_1_data_out;

assign control_data_out_TUSER = control_data_out_V_user_V_1_data_out;

assign control_data_out_TVALID = control_data_out_V_last_V_1_state[1'd0];

assign control_data_out_V_data_V_1_ack_in = control_data_out_V_data_V_1_state[1'd1];

assign control_data_out_V_data_V_1_ack_out = control_data_out_TREADY;

assign control_data_out_V_data_V_1_load_A = (~control_data_out_V_data_V_1_sel_wr & control_data_out_V_data_V_1_state_cmp_full);

assign control_data_out_V_data_V_1_load_B = (control_data_out_V_data_V_1_state_cmp_full & control_data_out_V_data_V_1_sel_wr);

assign control_data_out_V_data_V_1_sel = control_data_out_V_data_V_1_sel_rd;

assign control_data_out_V_data_V_1_state_cmp_full = ((control_data_out_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign control_data_out_V_data_V_1_vld_out = control_data_out_V_data_V_1_state[1'd0];

assign control_data_out_V_keep_V_1_ack_in = control_data_out_V_keep_V_1_state[1'd1];

assign control_data_out_V_keep_V_1_ack_out = control_data_out_TREADY;

assign control_data_out_V_keep_V_1_load_A = (~control_data_out_V_keep_V_1_sel_wr & control_data_out_V_keep_V_1_state_cmp_full);

assign control_data_out_V_keep_V_1_load_B = (control_data_out_V_keep_V_1_state_cmp_full & control_data_out_V_keep_V_1_sel_wr);

assign control_data_out_V_keep_V_1_sel = control_data_out_V_keep_V_1_sel_rd;

assign control_data_out_V_keep_V_1_state_cmp_full = ((control_data_out_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign control_data_out_V_keep_V_1_vld_out = control_data_out_V_keep_V_1_state[1'd0];

assign control_data_out_V_last_V_1_ack_in = control_data_out_V_last_V_1_state[1'd1];

assign control_data_out_V_last_V_1_ack_out = control_data_out_TREADY;

assign control_data_out_V_last_V_1_load_A = (~control_data_out_V_last_V_1_sel_wr & control_data_out_V_last_V_1_state_cmp_full);

assign control_data_out_V_last_V_1_load_B = (control_data_out_V_last_V_1_state_cmp_full & control_data_out_V_last_V_1_sel_wr);

assign control_data_out_V_last_V_1_sel = control_data_out_V_last_V_1_sel_rd;

assign control_data_out_V_last_V_1_state_cmp_full = ((control_data_out_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign control_data_out_V_last_V_1_vld_out = control_data_out_V_last_V_1_state[1'd0];

assign control_data_out_V_user_V_1_ack_in = control_data_out_V_user_V_1_state[1'd1];

assign control_data_out_V_user_V_1_ack_out = control_data_out_TREADY;

assign control_data_out_V_user_V_1_load_A = (~control_data_out_V_user_V_1_sel_wr & control_data_out_V_user_V_1_state_cmp_full);

assign control_data_out_V_user_V_1_load_B = (control_data_out_V_user_V_1_state_cmp_full & control_data_out_V_user_V_1_sel_wr);

assign control_data_out_V_user_V_1_sel = control_data_out_V_user_V_1_sel_rd;

assign control_data_out_V_user_V_1_state_cmp_full = ((control_data_out_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign control_data_out_V_user_V_1_vld_out = control_data_out_V_user_V_1_state[1'd0];

assign ecpri_demux_eth_state_out_V = state_V_load_reg_268_pp0_iter1_reg;

assign first_read_load_load_fu_210_p1 = first_read;

assign grp_fu_160_p1 = CU_data_in_V_last_V_0_data_out;

assign icmp_ln879_fu_230_p2 = ((section_type_V_fu_220_p4 == 8'd1) ? 1'b1 : 1'b0);

assign msg_type_out_V = msg_type_V;

assign p_Result_s_fu_236_p4 = {{CU_data_in_V_data_V_0_data_out[127:120]}};

assign section_type_V_fu_220_p4 = {{CU_data_in_V_data_V_0_data_out[95:88]}};

assign user_data_out_TDATA = user_data_out_V_data_V_1_data_out;

assign user_data_out_TKEEP = user_data_out_V_keep_V_1_data_out;

assign user_data_out_TLAST = user_data_out_V_last_V_1_data_out;

assign user_data_out_TUSER = user_data_out_V_user_V_1_data_out;

assign user_data_out_TVALID = user_data_out_V_last_V_1_state[1'd0];

assign user_data_out_V_data_V_1_ack_in = user_data_out_V_data_V_1_state[1'd1];

assign user_data_out_V_data_V_1_ack_out = user_data_out_TREADY;

assign user_data_out_V_data_V_1_load_A = (user_data_out_V_data_V_1_state_cmp_full & ~user_data_out_V_data_V_1_sel_wr);

assign user_data_out_V_data_V_1_load_B = (user_data_out_V_data_V_1_state_cmp_full & user_data_out_V_data_V_1_sel_wr);

assign user_data_out_V_data_V_1_sel = user_data_out_V_data_V_1_sel_rd;

assign user_data_out_V_data_V_1_state_cmp_full = ((user_data_out_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign user_data_out_V_data_V_1_vld_out = user_data_out_V_data_V_1_state[1'd0];

assign user_data_out_V_keep_V_1_ack_in = user_data_out_V_keep_V_1_state[1'd1];

assign user_data_out_V_keep_V_1_ack_out = user_data_out_TREADY;

assign user_data_out_V_keep_V_1_load_A = (user_data_out_V_keep_V_1_state_cmp_full & ~user_data_out_V_keep_V_1_sel_wr);

assign user_data_out_V_keep_V_1_load_B = (user_data_out_V_keep_V_1_state_cmp_full & user_data_out_V_keep_V_1_sel_wr);

assign user_data_out_V_keep_V_1_sel = user_data_out_V_keep_V_1_sel_rd;

assign user_data_out_V_keep_V_1_state_cmp_full = ((user_data_out_V_keep_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign user_data_out_V_keep_V_1_vld_out = user_data_out_V_keep_V_1_state[1'd0];

assign user_data_out_V_last_V_1_ack_in = user_data_out_V_last_V_1_state[1'd1];

assign user_data_out_V_last_V_1_ack_out = user_data_out_TREADY;

assign user_data_out_V_last_V_1_load_A = (user_data_out_V_last_V_1_state_cmp_full & ~user_data_out_V_last_V_1_sel_wr);

assign user_data_out_V_last_V_1_load_B = (user_data_out_V_last_V_1_state_cmp_full & user_data_out_V_last_V_1_sel_wr);

assign user_data_out_V_last_V_1_sel = user_data_out_V_last_V_1_sel_rd;

assign user_data_out_V_last_V_1_state_cmp_full = ((user_data_out_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign user_data_out_V_last_V_1_vld_out = user_data_out_V_last_V_1_state[1'd0];

assign user_data_out_V_user_V_1_ack_in = user_data_out_V_user_V_1_state[1'd1];

assign user_data_out_V_user_V_1_ack_out = user_data_out_TREADY;

assign user_data_out_V_user_V_1_load_A = (user_data_out_V_user_V_1_state_cmp_full & ~user_data_out_V_user_V_1_sel_wr);

assign user_data_out_V_user_V_1_load_B = (user_data_out_V_user_V_1_state_cmp_full & user_data_out_V_user_V_1_sel_wr);

assign user_data_out_V_user_V_1_sel = user_data_out_V_user_V_1_sel_rd;

assign user_data_out_V_user_V_1_state_cmp_full = ((user_data_out_V_user_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign user_data_out_V_user_V_1_vld_out = user_data_out_V_user_V_1_state[1'd0];

endmodule //ecpri_demux
