Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1458.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 41.4)
Data arrival time: 471.9
Slack: 986.7
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   37                       
state_reg[1]/CK->Q       DFF_X2#*                rr    160.6    160.6    160.6      0.0      0.0      5.0     89.5      9    36,   36  /PD_TOP        (1.10)
rt_shieldBuf__1__1__0/A->Z
                         BUF_X1#*                rr    249.1     88.5     88.4      0.1     15.3      1.3     30.6      2    36,   36  /PD_TOP        (1.10)
i_0_8_0/A->ZN            INV_X8                  rf    256.9      7.8      7.8      0.0     15.3      1.2      7.1      2    36,   36  /PD_TOP        (1.10)
i_0_8_2/A1->ZN           OR2_X4                  ff    302.5     45.6     45.6      0.0      3.8      2.6     17.3      4    36,   36  /PD_TOP        (1.10)
i_0_8_4/A2->ZN           NAND3_X4                fr    327.4     24.9     24.9      0.0     11.7      2.1     12.6      3    36,   36  /PD_TOP        (1.10)
i_0_8_50/A1->ZN          NOR2_X4*                rf    348.6     21.2     21.2      0.0     16.8      1.4     29.2      2    36,   36  /PD_TOP        (1.10)
i_0_8_51/A->ZN           INV_X8                  fr    361.3     12.7     12.7      0.0     15.3      0.6      4.7      1    36,   36  /PD_TOP        (1.10)
i_0_8_53/B1->ZN          AOI21_X4                rf    373.0     11.7     11.7      0.0      5.4      0.8      3.4      1    36,   36  /PD_TOP        (1.10)
i_0_8_57/A->ZN           AOI221_X2               fr    453.8     80.8     80.8      0.0      7.4      0.8      5.0      1    36,   36  /PD_TOP        (1.10)
i_0_8_58/B2->ZN          AOI21_X2                rf    471.9     18.1     18.1      0.0     50.9      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
state_reg[1]/D           DFF_X2#                  f    471.9      0.0               0.0      6.5                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[1]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[2]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1462.1
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 37.9)
Data arrival time: 1034.9
Slack: 427.2
Logic depth: 9
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[1]                    {set_input_delay}        f    700.0    700.0    700.0                        5.3     13.6      2    36,    0                       
i_0_8_8/A2->ZN           NOR3_X4                 fr    778.4     78.4     78.0      0.4    100.0      0.7      4.9      1    36,   36  /PD_TOP        (1.10)
i_0_8_10/A1->ZN          NOR2_X4                 rf    789.5     11.1     11.1      0.0     28.7      0.7      4.7      1    36,   36  /PD_TOP        (1.10)
i_0_8_11/B1->ZN          AOI21_X4*               fr    850.8     61.3     61.3      0.0      5.7      2.9     38.5      4    36,   36  /PD_TOP        (1.10)
i_0_8_19/A->ZN           INV_X8                  rf    859.2      8.4      8.3      0.1     15.3      1.2      8.7      2    36,   36  /PD_TOP        (1.10)
i_0_8_25/A1->ZN          NAND2_X4*               fr    887.6     28.4     28.4      0.0      4.0      1.4     30.7      2    36,   36  /PD_TOP        (1.10)
i_0_8_60/A->ZN           INV_X8                  rf    895.0      7.4      7.4      0.0     15.3      1.6      5.8      2    36,   36  /PD_TOP        (1.10)
i_0_8_63/A1->ZN          OAI33_X1                fr    947.0     52.0     52.0      0.0      3.6      0.9      3.3      1    36,   36  /PD_TOP        (1.10)
i_0_8_65/C1->ZN          AOI221_X2               rf    971.8     24.8     24.8      0.0     69.3      0.9      3.4      1    36,   36  /PD_TOP        (1.10)
i_0_8_66/B->ZN           AOI211_X2               fr   1034.9     63.1     63.1      0.0     15.2      0.8      1.9      1    36,   36  /PD_TOP        (1.10)
state_reg[2]/D           DFF_X2#                  r   1034.9      0.0               0.0     34.9                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: rdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -17500.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 217.5
Slack: -17717.5
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3     0,   37                       
state_reg[1]/CK->Q       DFF_X2#*                rr    160.6    160.6    160.6      0.0      0.0      5.0     89.5      9    36,   36  /PD_TOP        (1.10)
i_0_6_1/A1->ZN           NAND3_X4                rf    196.8     36.2     36.1      0.1     15.3      0.6     26.1      1    36,   36  /PD_TOP        (1.10)
i_0_6_0/A->ZN            INV_X8                  fr    217.1     20.3     20.3      0.0     24.6      4.7     14.7      1    36,   36  /PD_TOP        (1.10)
rdoor                                             r    217.5      0.4               0.4      7.9                             72,   36                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
