SYSC_REG_CPLL_CONFIG0	,	V_10
pr_debug	,	F_19
sysc	,	V_42
SYSC_REG_CPLL_CONFIG1	,	V_20
"10000b00.spi"	,	L_13
SYSCFG0_DRAM_TYPE_DDR2	,	V_71
SYSCFG0_DRAM_TYPE_DDR1	,	V_68
SYSCFG0_DRAM_TYPE_SHIFT	,	V_62
SYSCFG0_XTAL_FREQ_SEL	,	V_6
SYSC_REG_CPU_SYS_CLKCFG	,	V_24
compatible	,	V_53
"ralink,mt7620n-soc"	,	L_19
CPLL_CFG0_SW_CFG	,	V_12
RINT	,	F_17
MHZ	,	F_5
ARRAY_SIZE	,	F_9
CPU_SYS_CLKCFG_CPU_FFRAC_MASK	,	V_25
ocp_ratio	,	V_31
MT7620N_CHIP_NAME0	,	V_51
periph_rate	,	V_37
"10000500.uart"	,	L_12
mt7620_clk_divider	,	V_18
"ralink,mt7620a-sysc"	,	L_15
mt7620_get_xtal_rate	,	F_3
ralink_clk_add	,	F_20
MT7620N_CHIP_NAME1	,	V_52
"Board has DDR1\n"	,	L_25
panic	,	F_23
do_div	,	F_2
soc_info	,	V_41
"SYS"	,	L_7
RAMIPS_SYS_TYPE_LEN	,	V_58
mt7620_get_dram_rate	,	F_12
"10000100.timer"	,	L_10
"Board has SDRAM\n"	,	L_24
mt7620_get_periph_rate	,	F_6
mem_size_min	,	V_64
SYSCFG0_DRAM_TYPE_MASK	,	V_63
"CPU"	,	L_5
CPU_SYS_CLKCFG_OCP_RATIO_MASK	,	V_33
CPLL_CFG0_PLL_MULT_RATIO_MASK	,	V_14
CLKCFG0_PERI_CLK_SEL	,	V_9
"Board has DDR2\n"	,	L_26
CPLL_CFG0_BYPASS_REF_CLK	,	V_11
BUG	,	F_28
mem_size_max	,	V_66
CPLL_CFG0_PLL_DIV_RATIO_SHIFT	,	V_16
SYSC_REG_SYSTEM_CONFIG0	,	V_5
__raw_readl	,	F_26
"mt7620: unknown SoC, n0:%08x n1:%08x"	,	L_22
prom_soc_init	,	F_24
SYSC_REG_CHIP_REV	,	V_56
mt7620_calc_rate	,	F_1
SYSC_REG_CHIP_NAME0	,	V_49
SYSC_REG_CLKCFG0	,	V_8
SYSC_REG_CHIP_NAME1	,	V_50
"PERIPH"	,	L_8
cfg0	,	V_48
pr_info	,	F_27
dram_rate	,	V_36
"PLL"	,	L_4
"Failed to remap core resources"	,	L_17
t	,	V_3
__init	,	T_1
x	,	T_5
"MT7620N"	,	L_18
rt_memc_membase	,	V_39
rt_sysc_r32	,	F_4
MT7620_DDR1_SIZE_MIN	,	V_69
n0	,	V_45
CPU_SYS_CLKCFG_CPU_FDIV_MASK	,	V_27
n1	,	V_46
mt7620_get_cpu_rate	,	F_11
__iomem	,	T_6
CPLL_CFG0_PLL_DIV_RATIO_MASK	,	V_17
cpu_pll_rate	,	V_19
"invalid divider for OCP ratio %u"	,	L_1
"cpu"	,	L_9
"10000c00.uartlite"	,	L_14
u32	,	T_2
ref_rate	,	V_1
reg	,	V_4
ralink_clk_init	,	F_15
ralink_of_remap	,	F_21
CPU_SYS_CLKCFG_OCP_RATIO_SHIFT	,	V_32
CHIP_REV_VER_SHIFT	,	V_59
rev	,	V_47
MT7620_DDR2_SIZE_MAX	,	V_73
ralink_soc_info	,	V_40
MT7620A_CHIP_NAME1	,	V_55
MT7620A_CHIP_NAME0	,	V_54
WARN	,	F_14
pll_rate	,	V_23
"CPU_PLL"	,	L_3
"DRAM"	,	L_6
dram_type	,	V_28
MT7620_DDR1_SIZE_MAX	,	V_70
sys_rate	,	V_35
mt7620_get_sys_rate	,	F_13
mt7620_ocp_dividers	,	V_34
rt_sysc_membase	,	V_38
name	,	V_44
MT7620_SDRAM_SIZE_MAX	,	V_67
mul	,	V_2
MT7620_DRAM_BASE	,	V_75
SYSCFG0_DRAM_TYPE_SDRAM	,	V_29
mt7620_get_pll_rate	,	F_10
sys_type	,	V_57
KSEG1ADDR	,	F_25
MT7620_SDRAM_SIZE_MIN	,	V_65
CPU_SYS_CLKCFG_CPU_FDIV_SHIFT	,	V_26
"ralink,mt7620a-soc"	,	L_21
MT7620_DDR2_SIZE_MIN	,	V_72
plat_of_remap_node	,	F_22
CPLL_CFG0_LC_CURFCK	,	V_15
"MT7620A"	,	L_20
CHIP_REV_VER_MASK	,	V_60
RFRAC	,	F_18
mem_base	,	V_74
"10000120.watchdog"	,	L_11
WARN_ON	,	F_8
CPLL_CFG1_CPU_AUX0	,	V_22
label	,	T_4
xtal_rate	,	V_7
CPLL_CFG1_CPU_AUX1	,	V_21
CPLL_CFG0_PLL_MULT_RATIO_SHIFT	,	V_13
u64	,	T_3
mt7620_get_cpu_pll_rate	,	F_7
cpu_rate	,	V_30
"Ralink %s ver:%u eco:%u"	,	L_23
MT7620_SYSC_BASE	,	V_43
"ralink,mt7620a-memc"	,	L_16
RFMT	,	F_16
"XTAL"	,	L_2
CHIP_REV_ECO_MASK	,	V_61
