--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Reg_4bits.twx Reg_4bits.ncd -o Reg_4bits.twr Reg_4bits.pcf

Design file:              Reg_4bits.ncd
Physical constraint file: Reg_4bits.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DataIn<0>   |    0.143(R)|    1.066(R)|CLK_BUFGP         |   0.000|
DataIn<1>   |   -0.167(R)|    1.308(R)|CLK_BUFGP         |   0.000|
DataIn<2>   |   -0.179(R)|    1.322(R)|CLK_BUFGP         |   0.000|
DataIn<3>   |   -0.180(R)|    1.325(R)|CLK_BUFGP         |   0.000|
ENABLE      |    0.723(R)|    0.717(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DataOut<0>  |    5.776(R)|CLK_BUFGP         |   0.000|
DataOut<1>  |    5.758(R)|CLK_BUFGP         |   0.000|
DataOut<2>  |    5.772(R)|CLK_BUFGP         |   0.000|
DataOut<3>  |    5.776(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Fri Nov 10 09:48:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



