

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Fri Mar 28 08:50:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        fxp_sqrt_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-1I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.843 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60  |fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1  |       14|       14|  0.140 us|  0.140 us|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%q_1_loc = alloca i64 1"   --->   Operation 4 'alloca' 'q_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_v_loc = alloca i64 1"   --->   Operation 5 'alloca' 'p_v_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%s_4_loc = alloca i64 1"   --->   Operation 6 'alloca' 's_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_val_read = read i12 @_ssdm_op_Read.ap_auto.i12P0A, i12 %in_val" [../fxp_sqrt.h:101->../fxp_sqrt_top.cpp:22]   --->   Operation 7 'read' 'in_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %in_val_read, i32 1, i32 11" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 8 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i11 %lshr_ln" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 9 'zext' 'zext_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.12ns)   --->   "%add_ln102 = add i12 %zext_ln102, i12 1" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 10 'add' 'add_ln102' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln102, i32 1, i32 11" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 11 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.61ns)   --->   "%call_ln102 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, i11 %s, i13 %s_4_loc, i10 %p_v_loc, i11 %q_1_loc" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 12 'call' 'call_ln102' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 6.23>
ST_2 : Operation 13 [1/2] (6.23ns)   --->   "%call_ln102 = call void @fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1, i11 %s, i13 %s_4_loc, i10 %p_v_loc, i11 %q_1_loc" [../fxp_sqrt.h:102->../fxp_sqrt_top.cpp:22]   --->   Operation 13 'call' 'call_ln102' <Predicate = true> <Delay = 6.23> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.26>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i10 0"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../fxp_sqrt_top.cpp:20]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %in_val"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %in_val, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%s_4_loc_load = load i13 %s_4_loc"   --->   Operation 18 'load' 's_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_v_loc_load = load i10 %p_v_loc"   --->   Operation 19 'load' 'p_v_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%q_1_loc_load = load i11 %q_1_loc"   --->   Operation 20 'load' 'q_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln119 = icmp_sgt  i13 %s_4_loc_load, i13 0" [../fxp_sqrt.h:119->../fxp_sqrt_top.cpp:22]   --->   Operation 21 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (2.12ns)   --->   "%add_ln120 = add i11 %q_1_loc_load, i11 1" [../fxp_sqrt.h:120->../fxp_sqrt_top.cpp:22]   --->   Operation 22 'add' 'add_ln120' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %add_ln120, i32 1, i32 10" [../fxp_sqrt.h:122->../fxp_sqrt_top.cpp:22]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.12ns)   --->   "%result = select i1 %icmp_ln119, i10 %tmp, i10 %p_v_loc_load" [../fxp_sqrt.h:119->../fxp_sqrt_top.cpp:22]   --->   Operation 24 'select' 'result' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i10 %result" [../fxp_sqrt_top.cpp:23]   --->   Operation 25 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_1_loc            (alloca       ) [ 0111]
p_v_loc            (alloca       ) [ 0111]
s_4_loc            (alloca       ) [ 0111]
in_val_read        (read         ) [ 0000]
lshr_ln            (partselect   ) [ 0000]
zext_ln102         (zext         ) [ 0000]
add_ln102          (add          ) [ 0000]
s                  (partselect   ) [ 0010]
call_ln102         (call         ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
spectopmodule_ln20 (spectopmodule) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
s_4_loc_load       (load         ) [ 0000]
p_v_loc_load       (load         ) [ 0000]
q_1_loc_load       (load         ) [ 0000]
icmp_ln119         (icmp         ) [ 0000]
add_ln120          (add          ) [ 0000]
tmp                (partselect   ) [ 0000]
result             (select       ) [ 0000]
ret_ln23           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="q_1_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_1_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_v_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="s_4_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_4_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="in_val_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="12" slack="0"/>
<pin id="56" dir="0" index="1" bw="12" slack="0"/>
<pin id="57" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_val_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="11" slack="0"/>
<pin id="63" dir="0" index="2" bw="13" slack="0"/>
<pin id="64" dir="0" index="3" bw="10" slack="0"/>
<pin id="65" dir="0" index="4" bw="11" slack="0"/>
<pin id="66" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln102/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="lshr_ln_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="12" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="5" slack="0"/>
<pin id="73" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln102_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln102_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="5" slack="0"/>
<pin id="93" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="s_4_loc_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="2"/>
<pin id="101" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_4_loc_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_v_loc_load_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="2"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_v_loc_load/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="q_1_loc_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="2"/>
<pin id="107" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_1_loc_load/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln119_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln119/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln120_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="5" slack="0"/>
<pin id="125" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="result_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="q_1_loc_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="q_1_loc "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_v_loc_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_v_loc "/>
</bind>
</comp>

<comp id="150" class="1005" name="s_4_loc_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="s_4_loc "/>
</bind>
</comp>

<comp id="156" class="1005" name="s_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="1"/>
<pin id="158" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="54" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="81"><net_src comp="68" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="98"><net_src comp="88" pin="4"/><net_sink comp="60" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="108" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="120" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="102" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="42" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="60" pin=4"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="147"><net_src comp="46" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="153"><net_src comp="50" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="159"><net_src comp="88" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="60" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fxp_sqrt_top : in_val | {1 }
  - Chain level:
	State 1
		zext_ln102 : 1
		add_ln102 : 2
		s : 3
		call_ln102 : 4
	State 2
	State 3
		icmp_ln119 : 1
		add_ln120 : 1
		tmp : 2
		result : 3
		ret_ln23 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|   call   | grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60 |    44   |   158   |
|----------|--------------------------------------------------|---------|---------|
|    add   |                  add_ln102_fu_82                 |    0    |    18   |
|          |                 add_ln120_fu_114                 |    0    |    18   |
|----------|--------------------------------------------------|---------|---------|
|   icmp   |                 icmp_ln119_fu_108                |    0    |    20   |
|----------|--------------------------------------------------|---------|---------|
|  select  |                   result_fu_130                  |    0    |    10   |
|----------|--------------------------------------------------|---------|---------|
|   read   |              in_val_read_read_fu_54              |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |                   lshr_ln_fu_68                  |    0    |    0    |
|partselect|                      s_fu_88                     |    0    |    0    |
|          |                    tmp_fu_120                    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   zext   |                 zext_ln102_fu_78                 |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |    44   |   224   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_v_loc_reg_144|   10   |
|q_1_loc_reg_138|   11   |
|s_4_loc_reg_150|   13   |
|   s_reg_156   |   11   |
+---------------+--------+
|     Total     |   45   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60 |  p1  |   2  |  11  |   22   ||    0    ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                      |      |      |      |   22   ||   1.61  ||    0    ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   44   |   224  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   89   |   233  |
+-----------+--------+--------+--------+
