
;; Function yy_state_type yy_get_previous_state() (_ZL21yy_get_previous_statev, funcdef_no=87, decl_uid=4292, cgraph_uid=87, symbol_order=114) (unlikely executed)

*****starting processing of loop 2 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 9, 10, 11, 12
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 4 ( 0.21)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 7 ( 0.37)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 7 ( 0.37)


starting region dump


yy_state_type yy_get_previous_state()

Dataflow summary:
def_info->table_size = 14, use_info->table_size = 142
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,18u} r7={1d,18u} r16={1d,17u} r17={9d,7u} r20={1d,18u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r141={1d,1u} r146={1d,1u} 
;;    total ref usage 185{60d,125u,0e} in 60{60 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2
;;  reg->defs[] map:	17[0,2] 100[3,3] 102[4,4] 108[5,5] 114[6,6] 131[7,7] 133[8,8] 134[9,9] 135[10,10] 136[11,11] 137[12,12] 141[13,13] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 100 102
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 100[3],102[4],134[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 80 55 58 9 7 "" [1 uses])
(note 58 80 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; live  out 	 100 102
;; rd  out 	(2) 100[3],102[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 131 133 134 135 136 137
;; live  in  	 100 102
;; live  gen 	 17 [flags] 108 131 133 134 135 136 137
;; live  kill	 17 [flags]
;; rd  in  	(2) 100[3],102[4]
;; rd  gen 	(8) 17[1],108[5],131[7],133[8],134[9],135[10],136[11],137[12]
;; rd  kill	(10) 17[0,1,2],108[5],131[7],133[8],134[9],135[10],136[11],137[12]
;;  UD chains for artificial uses at top

(code_label 59 58 60 10 5 "" [0 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 61
;;      reg 102 { d4(bb 12 insn 87) }
(debug_insn 61 60 62 10 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 62
;;      reg 100 { d3(bb 11 insn 78) }
(debug_insn 62 61 64 10 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 64
;;      reg 100 { d3(bb 11 insn 78) }
(insn 64 62 65 10 (set (reg:DI 131 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 65
;;      reg 131 { d7(bb 10 insn 64) }
(insn 65 64 67 10 (set (reg:HI 108 [ D.6592 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1423 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 67
;;      reg 108 { d5(bb 10 insn 65) }
(insn 67 65 68 10 (set (reg:SI 133 [ D.6593 ])
        (zero_extend:SI (reg:HI 108 [ D.6592 ]))) lex.yy.c:1423 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 108 [ D.6592 ])
        (nil)))
;;   UD chains for insn luid 5 uid 68
;;      reg 102 { d4(bb 12 insn 87) }
(insn 68 67 69 10 (set (reg:SI 134 [ D.6593 ])
        (zero_extend:SI (reg/v:QI 102 [ yy_c ]))) lex.yy.c:1423 138 {*zero_extendqisi2}
     (nil))
;;   UD chains for insn luid 6 uid 69
;;      reg 133 { d8(bb 10 insn 67) }
;;      reg 134 { d9(bb 10 insn 68) }
(insn 69 68 70 10 (parallel [
            (set (reg:SI 135 [ D.6593 ])
                (plus:SI (reg:SI 133 [ D.6593 ])
                    (reg:SI 134 [ D.6593 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1423 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 133 [ D.6593 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 70
;;      reg 135 { d10(bb 10 insn 69) }
(insn 70 69 71 10 (set (reg:DI 136 [ D.6593 ])
        (sign_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 8 uid 71
;;      reg 136 { d11(bb 10 insn 70) }
(insn 71 70 72 10 (set (reg:SI 137 [ D.6593 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 136 [ D.6593 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1423 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 136 [ D.6593 ])
        (nil)))
;;   UD chains for insn luid 9 uid 72
;;      reg 100 { d3(bb 11 insn 78) }
;;      reg 137 { d12(bb 10 insn 71) }
(insn 72 71 73 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 100 [ yy_current_state ])
            (reg:SI 137 [ D.6593 ]))) lex.yy.c:1423 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 137 [ D.6593 ])
        (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 10 uid 73
;;      reg 17 { d1(bb 10 insn 72) }
(jump_insn 73 72 74 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) lex.yy.c:1423 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 91)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 131 134
;; live  out 	 102 131 134
;; rd  out 	(3) 102[4],131[7],134[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114
;; live  in  	 102 131 134
;; live  gen 	 17 [flags] 100 114
;; live  kill	
;; rd  in  	(9) 17[1],102[4],108[5],131[7],133[8],134[9],135[10],136[11],137[12]
;; rd  gen 	(3) 17[2],100[3],114[6]
;; rd  kill	(5) 17[0,1,2],100[3],114[6]
;;  UD chains for artificial uses at top

(note 74 73 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 77
;;      reg 131 { d7(bb 10 insn 64) }
(insn 77 74 78 11 (set (reg:HI 114 [ D.6591 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1425 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 131 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 78
;;      reg 114 { d6(bb 11 insn 77) }
(insn 78 77 79 11 (set (reg/v:SI 100 [ yy_current_state ])
        (sign_extend:SI (reg:HI 114 [ D.6591 ]))) lex.yy.c:1425 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 114 [ D.6591 ])
        (nil)))
;;   UD chains for insn luid 2 uid 79
;;      reg 100 { d3(bb 11 insn 78) }
(debug_insn 79 78 81 11 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1425 -1
     (nil))
;;   UD chains for insn luid 3 uid 81
;;      reg 100 { d3(bb 11 insn 78) }
(insn 81 79 82 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 100 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1426 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 82
;;      reg 17 { d2(bb 11 insn 81) }
(jump_insn 82 81 83 11 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) lex.yy.c:1426 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 80)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102 134
;; live  out 	 100 102 134
;; rd  out 	(3) 100[3],102[4],134[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 141
;; live  in  	 100 134
;; live  gen 	 102 141
;; live  kill	
;; rd  in  	(3) 100[3],102[4],134[9]
;; rd  gen 	(2) 102[4],141[13]
;; rd  kill	(2) 102[4],141[13]
;;  UD chains for artificial uses at top

(note 83 82 86 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 86
;;      reg 134 { d9(bb 10 insn 68) }
(insn 86 83 87 12 (set (reg:DI 141 [ D.6590 ])
        (zero_extend:DI (reg:SI 134 [ D.6593 ]))) lex.yy.c:1427 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 134 [ D.6593 ])
        (nil)))
;;   UD chains for insn luid 1 uid 87
;;      reg 141 { d13(bb 12 insn 86) }
(insn 87 86 88 12 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 141 [ D.6590 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:1427 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 141 [ D.6590 ])
        (nil)))
;;   UD chains for insn luid 2 uid 88
;;      reg 102 { d4(bb 12 insn 87) }
(debug_insn 88 87 91 12 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1427 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; live  out 	 100 102
;; rd  out 	(2) 100[3],102[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 2 ******
*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 16 ( 0.84)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 25 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 25 count 26 (  1.4)


starting region dump


yy_state_type yy_get_previous_state()

Dataflow summary:
def_info->table_size = 31, use_info->table_size = 142
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,18u} r7={1d,18u} r16={1d,17u} r17={9d,7u} r20={1d,18u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r141={1d,1u} r146={1d,1u} 
;;    total ref usage 185{60d,125u,0e} in 60{60 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6
;;  reg->defs[] map:	17[0,6] 100[7,8] 101[9,9] 102[10,12] 104[13,13] 108[14,14] 114[15,15] 120[16,16] 121[17,17] 122[18,18] 123[19,19] 126[20,20] 127[21,21] 129[22,22] 131[23,23] 133[24,24] 134[25,25] 135[26,26] 136[27,27] 137[28,28] 141[29,29] 146[30,30] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags]
;; live  in  	 100 101
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(2) 100[8],101[9]
;; rd  gen 	(1) 17[0]
;; rd  kill	(7) 17[0,1,2,3,4,5,6]
;;  UD chains for artificial uses at top

(code_label 102 17 32 3 8 "" [0 uses])
(note 32 102 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 33
;;      reg 101 { d9(bb 13 insn 100) }
(debug_insn 33 32 34 3 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 34
;;      reg 100 { d8(bb 13 insn 98) }
(debug_insn 34 33 35 3 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 35
;;      reg 101 { d9(bb 13 insn 100) }
;;      reg 103 { }
(insn 35 34 36 3 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 101 [ yy_cp ])
            (reg/f:DI 103 [ D.6587 ]))) lex.yy.c:1415 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 3 uid 36
;;      reg 17 { d0(bb 3 insn 35) }
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) lex.yy.c:1415 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 105)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; live  out 	 100 101
;; rd  out 	(2) 100[8],101[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 102 104
;; live  in  	 100 101
;; live  gen 	 17 [flags] 102 104
;; live  kill	
;; rd  in  	(3) 17[0],100[8],101[9]
;; rd  gen 	(3) 17[1],102[10],104[13]
;; rd  kill	(11) 17[0,1,2,3,4,5,6],102[10,11,12],104[13]
;;  UD chains for artificial uses at top

(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 38
;;      reg 101 { d9(bb 13 insn 100) }
(insn 38 37 18 4 (set (reg:QI 104 [ D.6588 ])
        (mem:QI (reg/v/f:DI 101 [ yy_cp ]) [0 MEM[base: yy_cp_3, offset: 0B]+0 S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 18
(insn 18 38 39 4 (set (reg/v:QI 102 [ yy_c ])
        (const_int 1 [0x1])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 39
;;      reg 104 { d13(bb 4 insn 38) }
(insn 39 18 40 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 104 [ D.6588 ])
            (const_int 0 [0]))) lex.yy.c:1417 1 {*cmpqi_ccno_1}
     (nil))
;;   UD chains for insn luid 3 uid 40
;;      reg 17 { d1(bb 4 insn 39) }
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 46)
            (pc))) lex.yy.c:1417 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 46)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 104
;; live  out 	 100 101 102 104
;; rd  out 	(4) 100[8],101[9],102[10],104[13]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 102 126 127
;; live  in  	 100 101 104
;; live  gen 	 102 126 127
;; live  kill	
;; rd  in  	(4) 100[8],101[9],102[10],104[13]
;; rd  gen 	(3) 102[11],126[20],127[21]
;; rd  kill	(5) 102[10,11,12],126[20],127[21]
;;  UD chains for artificial uses at top

(note 41 40 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 43
;;      reg 104 { d13(bb 4 insn 38) }
(insn 43 41 44 5 (set (reg:SI 126 [ D.6590 ])
        (zero_extend:SI (reg:QI 104 [ D.6588 ]))) lex.yy.c:1417 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 104 [ D.6588 ])
        (nil)))
;;   UD chains for insn luid 1 uid 44
;;      reg 126 { d20(bb 5 insn 43) }
(insn 44 43 45 5 (set (reg:DI 127 [ D.6590 ])
        (zero_extend:DI (reg:SI 126 [ D.6590 ]))) lex.yy.c:1417 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 126 [ D.6590 ])
        (nil)))
;;   UD chains for insn luid 2 uid 45
;;      reg 127 { d21(bb 5 insn 44) }
(insn 45 44 46 5 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 127 [ D.6590 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 127 [ D.6590 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102
;; rd  out 	(3) 100[8],101[9],102[11]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags] 129
;; live  in  	 100 101 102
;; live  gen 	 17 [flags] 129
;; live  kill	
;; rd  in  	(5) 100[8],101[9],102[10,11],104[13]
;; rd  gen 	(2) 17[2],129[22]
;; rd  kill	(8) 17[0,1,2,3,4,5,6],129[22]
;;  UD chains for artificial uses at top

(code_label 46 45 47 6 3 "" [1 uses])
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 48
;;      reg 102 { d11(bb 5 insn 45) d10(bb 4 insn 18) }
(debug_insn 48 47 50 6 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1417 -1
     (nil))
;;   UD chains for insn luid 1 uid 50
;;      reg 100 { d8(bb 13 insn 98) }
(insn 50 48 51 6 (set (reg:DI 129 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1418 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 51
;;      reg 129 { d22(bb 6 insn 50) }
(insn 51 50 52 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:HI (plus:DI (mult:DI (reg:DI 129 [ yy_current_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])
            (const_int 0 [0]))) lex.yy.c:1418 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 129 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 3 uid 52
;;      reg 17 { d2(bb 6 insn 51) }
(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) lex.yy.c:1418 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 54)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102
;; rd  out 	(4) 100[8],101[9],102[10,11]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 120 121 122 123
;; live  in  	 100 101 102
;; live  gen 	 120 121 122 123
;; live  kill	
;; rd  in  	(4) 100[8],101[9],102[10,11]
;; rd  gen 	(4) 120[16],121[17],122[18],123[19]
;; rd  kill	(4) 120[16],121[17],122[18],123[19]
;;  UD chains for artificial uses at top

(note 53 52 19 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 19
;;      reg 101 { d9(bb 13 insn 100) }
(insn 19 53 20 7 (set (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1418 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 20
;;      reg 100 { d8(bb 13 insn 98) }
(insn 20 19 21 7 (set (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1418 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 21
(insn 21 20 22 7 (set (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 22
(insn 22 21 54 7 (set (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102
;; rd  out 	(4) 100[8],101[9],102[10,11]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 100 101 102
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 100[8],101[9],102[10,11]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 54 22 55 8 4 "" [1 uses])
(note 55 54 80 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102
;; rd  out 	(4) 100[8],101[9],102[10,11]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 100 101 102
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 100[7],101[9],102[10,11,12],134[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 80 55 58 9 7 "" [1 uses])
(note 58 80 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102
;; rd  out 	(5) 100[7],101[9],102[10,11,12]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 131 133 134 135 136 137
;; live  in  	 100 101 102
;; live  gen 	 17 [flags] 108 131 133 134 135 136 137
;; live  kill	 17 [flags]
;; rd  in  	(6) 100[7,8],101[9],102[10,11,12]
;; rd  gen 	(8) 17[4],108[14],131[23],133[24],134[25],135[26],136[27],137[28]
;; rd  kill	(14) 17[0,1,2,3,4,5,6],108[14],131[23],133[24],134[25],135[26],136[27],137[28]
;;  UD chains for artificial uses at top

(code_label 59 58 60 10 5 "" [0 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 61
;;      reg 102 { d12(bb 12 insn 87) d11(bb 5 insn 45) d10(bb 4 insn 18) }
(debug_insn 61 60 62 10 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 62
;;      reg 100 { d8(bb 13 insn 98) d7(bb 11 insn 78) }
(debug_insn 62 61 64 10 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 64
;;      reg 100 { d8(bb 13 insn 98) d7(bb 11 insn 78) }
(insn 64 62 65 10 (set (reg:DI 131 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 65
;;      reg 131 { d23(bb 10 insn 64) }
(insn 65 64 67 10 (set (reg:HI 108 [ D.6592 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1423 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 67
;;      reg 108 { d14(bb 10 insn 65) }
(insn 67 65 68 10 (set (reg:SI 133 [ D.6593 ])
        (zero_extend:SI (reg:HI 108 [ D.6592 ]))) lex.yy.c:1423 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 108 [ D.6592 ])
        (nil)))
;;   UD chains for insn luid 5 uid 68
;;      reg 102 { d12(bb 12 insn 87) d11(bb 5 insn 45) d10(bb 4 insn 18) }
(insn 68 67 69 10 (set (reg:SI 134 [ D.6593 ])
        (zero_extend:SI (reg/v:QI 102 [ yy_c ]))) lex.yy.c:1423 138 {*zero_extendqisi2}
     (nil))
;;   UD chains for insn luid 6 uid 69
;;      reg 133 { d24(bb 10 insn 67) }
;;      reg 134 { d25(bb 10 insn 68) }
(insn 69 68 70 10 (parallel [
            (set (reg:SI 135 [ D.6593 ])
                (plus:SI (reg:SI 133 [ D.6593 ])
                    (reg:SI 134 [ D.6593 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1423 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 133 [ D.6593 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 70
;;      reg 135 { d26(bb 10 insn 69) }
(insn 70 69 71 10 (set (reg:DI 136 [ D.6593 ])
        (sign_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 8 uid 71
;;      reg 136 { d27(bb 10 insn 70) }
(insn 71 70 72 10 (set (reg:SI 137 [ D.6593 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 136 [ D.6593 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1423 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 136 [ D.6593 ])
        (nil)))
;;   UD chains for insn luid 9 uid 72
;;      reg 100 { d8(bb 13 insn 98) d7(bb 11 insn 78) }
;;      reg 137 { d28(bb 10 insn 71) }
(insn 72 71 73 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 100 [ yy_current_state ])
            (reg:SI 137 [ D.6593 ]))) lex.yy.c:1423 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 137 [ D.6593 ])
        (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 10 uid 73
;;      reg 17 { d4(bb 10 insn 72) }
(jump_insn 73 72 74 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) lex.yy.c:1423 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 91)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 131 134 135
;; live  out 	 101 102 131 134 135
;; rd  out 	(7) 101[9],102[10,11,12],131[23],134[25],135[26]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114
;; live  in  	 101 102 131 134
;; live  gen 	 17 [flags] 100 114
;; live  kill	
;; rd  in  	(12) 17[4],101[9],102[10,11,12],108[14],131[23],133[24],134[25],135[26],136[27],137[28]
;; rd  gen 	(3) 17[5],100[7],114[15]
;; rd  kill	(10) 17[0,1,2,3,4,5,6],100[7,8],114[15]
;;  UD chains for artificial uses at top

(note 74 73 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 77
;;      reg 131 { d23(bb 10 insn 64) }
(insn 77 74 78 11 (set (reg:HI 114 [ D.6591 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1425 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 131 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 78
;;      reg 114 { d15(bb 11 insn 77) }
(insn 78 77 79 11 (set (reg/v:SI 100 [ yy_current_state ])
        (sign_extend:SI (reg:HI 114 [ D.6591 ]))) lex.yy.c:1425 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 114 [ D.6591 ])
        (nil)))
;;   UD chains for insn luid 2 uid 79
;;      reg 100 { d7(bb 11 insn 78) }
(debug_insn 79 78 81 11 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1425 -1
     (nil))
;;   UD chains for insn luid 3 uid 81
;;      reg 100 { d7(bb 11 insn 78) }
(insn 81 79 82 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 100 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1426 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 4 uid 82
;;      reg 17 { d5(bb 11 insn 81) }
(jump_insn 82 81 83 11 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) lex.yy.c:1426 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 80)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 134
;; live  out 	 100 101 102 134
;; rd  out 	(6) 100[7],101[9],102[10,11,12],134[25]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 141
;; live  in  	 100 101 134
;; live  gen 	 102 141
;; live  kill	
;; rd  in  	(6) 100[7],101[9],102[10,11,12],134[25]
;; rd  gen 	(2) 102[12],141[29]
;; rd  kill	(4) 102[10,11,12],141[29]
;;  UD chains for artificial uses at top

(note 83 82 86 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 86
;;      reg 134 { d25(bb 10 insn 68) }
(insn 86 83 87 12 (set (reg:DI 141 [ D.6590 ])
        (zero_extend:DI (reg:SI 134 [ D.6593 ]))) lex.yy.c:1427 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 134 [ D.6593 ])
        (nil)))
;;   UD chains for insn luid 1 uid 87
;;      reg 141 { d29(bb 12 insn 86) }
(insn 87 86 88 12 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 141 [ D.6590 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:1427 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 141 [ D.6590 ])
        (nil)))
;;   UD chains for insn luid 2 uid 88
;;      reg 102 { d12(bb 12 insn 87) }
(debug_insn 88 87 91 12 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1427 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102
;; rd  out 	(3) 100[7],101[9],102[12]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 135
;; lr  def 	 17 [flags] 100 101 146
;; live  in  	 101 135
;; live  gen 	 100 101 146
;; live  kill	 17 [flags]
;; rd  in  	(7) 101[9],102[10,11,12],131[23],134[25],135[26]
;; rd  gen 	(3) 100[8],101[9],146[30]
;; rd  kill	(11) 17[0,1,2,3,4,5,6],100[7,8],101[9],146[30]
;;  UD chains for artificial uses at top

(code_label 91 88 92 13 6 "" [1 uses])
(note 92 91 97 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 97
;;      reg 135 { d26(bb 10 insn 69) }
(insn 97 92 98 13 (set (reg:DI 146 [ D.6590 ])
        (zero_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1429 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 135 [ D.6593 ])
        (nil)))
;;   UD chains for insn luid 1 uid 98
;;      reg 146 { d30(bb 13 insn 97) }
(insn 98 97 99 13 (set (reg/v:SI 100 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 146 [ D.6590 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1429 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 146 [ D.6590 ])
        (nil)))
;;   UD chains for insn luid 2 uid 99
;;      reg 100 { d8(bb 13 insn 98) }
(debug_insn 99 98 100 13 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1429 -1
     (nil))
;;   UD chains for insn luid 3 uid 100
;;      reg 101 { d9(bb 13 insn 100) }
(insn 100 99 101 13 (parallel [
            (set (reg/v/f:DI 101 [ yy_cp ])
                (plus:DI (reg/v/f:DI 101 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1415 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 101
;;      reg 101 { d9(bb 13 insn 100) }
(debug_insn 101 100 105 13 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1415 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; live  out 	 100 101
;; rd  out 	(2) 100[8],101[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
Set in insn 18 is invariant (0), cost 4, depends on 
Set in insn 21 is invariant (1), cost 4, depends on 
Set in insn 22 is invariant (2), cost 4, depends on 
Invariant 1 is equivalent to invariant 0.
Invariant 2 is equivalent to invariant 0.
starting the processing of deferred insns
ending the processing of deferred insns


yy_state_type yy_get_previous_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,18u} r7={1d,18u} r16={1d,17u} r17={9d,7u} r20={1d,18u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r100={3d,11u} r101={2d,7u} r102={3d,4u} r103={1d,1u} r104={1d,2u} r108={1d,1u} r114={1d,1u} r120={2d,1u} r121={2d,1u} r122={2d,1u} r123={2d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r141={1d,1u} r146={1d,1u} 
;;    total ref usage 185{60d,125u,0e} in 60{60 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 101 103 120 121 122 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 100 101 103 120 121 122 123
;; live  kill	
(note 23 0 15 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 15 23 25 2 NOTE_INSN_FUNCTION_BEG)
(insn 25 15 26 2 (set (reg/v:SI 100 [ yy_current_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1413 90 {*movsi_internal}
     (nil))
(debug_insn 26 25 27 2 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1413 -1
     (nil))
(insn 27 26 28 2 (set (reg/v/f:DI 101 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1415 89 {*movdi_internal}
     (nil))
(debug_insn 28 27 29 2 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1415 -1
     (nil))
(insn 29 28 30 2 (set (reg/f:DI 103 [ D.6587 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1415 89 {*movdi_internal}
     (nil))
(insn 30 29 31 2 (set (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 31 30 16 2 (set (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 16 31 17 2 (set (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (const_int 0 [0])) lex.yy.c:1415 93 {*movqi_internal}
     (nil))
(insn 17 16 102 2 (set (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (const_int 0 [0])) lex.yy.c:1415 93 {*movqi_internal}
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 120 121 122 123

;; basic block 3, loop depth 1, count 0, freq 989, probably never executed
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;;              13 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103
;; lr  def 	 17 [flags]
;; live  in  	 100 101
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 102 17 32 3 8 "" [0 uses])
(note 32 102 33 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 33 32 34 3 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) -1
     (nil))
(debug_insn 34 33 35 3 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
(insn 35 34 36 3 (set (reg:CC 17 flags)
        (compare:CC (reg/v/f:DI 101 [ yy_cp ])
            (reg/f:DI 103 [ D.6587 ]))) lex.yy.c:1415 8 {*cmpdi_1}
     (nil))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) lex.yy.c:1415 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 105)
;;  succ:       14 [9.0%]  (LOOP_EXIT)
;;              4 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; live  out 	 100 101

;; basic block 4, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [91.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 17 [flags] 102 104
;; live  in  	 100 101
;; live  gen 	 17 [flags] 102 104
;; live  kill	
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 18 4 (set (reg:QI 104 [ D.6588 ])
        (mem:QI (reg/v/f:DI 101 [ yy_cp ]) [0 MEM[base: yy_cp_3, offset: 0B]+0 S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
(insn 18 38 39 4 (set (reg/v:QI 102 [ yy_c ])
        (const_int 1 [0x1])) lex.yy.c:1417 93 {*movqi_internal}
     (nil))
(insn 39 18 40 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 104 [ D.6588 ])
            (const_int 0 [0]))) lex.yy.c:1417 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 40 39 41 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 46)
            (pc))) lex.yy.c:1417 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 46)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 104
;; live  out 	 100 101 102 104

;; basic block 5, loop depth 1, count 0, freq 450, probably never executed
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 102 126 127
;; live  in  	 100 101 104
;; live  gen 	 102 126 127
;; live  kill	
(note 41 40 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 43 41 44 5 (set (reg:SI 126 [ D.6590 ])
        (zero_extend:SI (reg:QI 104 [ D.6588 ]))) lex.yy.c:1417 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 104 [ D.6588 ])
        (nil)))
(insn 44 43 45 5 (set (reg:DI 127 [ D.6590 ])
        (zero_extend:DI (reg:SI 126 [ D.6590 ]))) lex.yy.c:1417 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 126 [ D.6590 ])
        (nil)))
(insn 45 44 46 5 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 127 [ D.6590 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:1417 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 127 [ D.6590 ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102

;; basic block 6, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 17 [flags] 129
;; live  in  	 100 101 102
;; live  gen 	 17 [flags] 129
;; live  kill	
(code_label 46 45 47 6 3 "" [1 uses])
(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 48 47 50 6 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1417 -1
     (nil))
(insn 50 48 51 6 (set (reg:DI 129 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1418 142 {*extendsidi2_rex64}
     (nil))
(insn 51 50 52 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:HI (plus:DI (mult:DI (reg:DI 129 [ yy_current_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])
            (const_int 0 [0]))) lex.yy.c:1418 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 129 [ yy_current_state ])
        (nil)))
(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 54)
            (pc))) lex.yy.c:1418 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 54)
;;  succ:       7 [50.0%]  (FALLTHRU)
;;              8 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102

;; basic block 7, loop depth 1, count 0, freq 450, probably never executed
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101
;; lr  def 	 120 121 122 123
;; live  in  	 100 101 102
;; live  gen 	 120 121 122 123
;; live  kill	
(note 53 52 19 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 19 53 20 7 (set (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1418 89 {*movdi_internal}
     (nil))
(insn 20 19 21 7 (set (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1418 90 {*movsi_internal}
     (nil))
(insn 21 20 22 7 (set (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
(insn 22 21 54 7 (set (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (const_int 1 [0x1])) lex.yy.c:1418 93 {*movqi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102

;; basic block 8, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 100 101 102
;; live  gen 	
;; live  kill	
(code_label 54 22 55 8 4 "" [1 uses])
(note 55 54 80 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102

;; basic block 9, loop depth 2, count 0, freq 9100, probably never executed
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%] 
;;              12 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 100 101 102
;; live  gen 	
;; live  kill	
(code_label 80 55 58 9 7 "" [1 uses])
(note 58 80 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       10 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102

;; basic block 10, loop depth 2, count 0, freq 10000, probably never executed
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u57(6){ }u58(7){ }u59(16){ }u60(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 102
;; lr  def 	 17 [flags] 108 131 133 134 135 136 137
;; live  in  	 100 101 102
;; live  gen 	 17 [flags] 108 131 133 134 135 136 137
;; live  kill	 17 [flags]
(code_label 59 58 60 10 5 "" [0 uses])
(note 60 59 61 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 10 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) -1
     (nil))
(debug_insn 62 61 64 10 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) -1
     (nil))
(insn 64 62 65 10 (set (reg:DI 131 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 100 [ yy_current_state ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
(insn 65 64 67 10 (set (reg:HI 108 [ D.6592 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1423 92 {*movhi_internal}
     (nil))
(insn 67 65 68 10 (set (reg:SI 133 [ D.6593 ])
        (zero_extend:SI (reg:HI 108 [ D.6592 ]))) lex.yy.c:1423 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 108 [ D.6592 ])
        (nil)))
(insn 68 67 69 10 (set (reg:SI 134 [ D.6593 ])
        (zero_extend:SI (reg/v:QI 102 [ yy_c ]))) lex.yy.c:1423 138 {*zero_extendqisi2}
     (nil))
(insn 69 68 70 10 (parallel [
            (set (reg:SI 135 [ D.6593 ])
                (plus:SI (reg:SI 133 [ D.6593 ])
                    (reg:SI 134 [ D.6593 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1423 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 133 [ D.6593 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 70 69 71 10 (set (reg:DI 136 [ D.6593 ])
        (sign_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1423 142 {*extendsidi2_rex64}
     (nil))
(insn 71 70 72 10 (set (reg:SI 137 [ D.6593 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 136 [ D.6593 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1423 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 136 [ D.6593 ])
        (nil)))
(insn 72 71 73 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 100 [ yy_current_state ])
            (reg:SI 137 [ D.6593 ]))) lex.yy.c:1423 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 137 [ D.6593 ])
        (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
            (nil))))
(jump_insn 73 72 74 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) lex.yy.c:1423 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 91)
;;  succ:       13 [9.0%]  (LOOP_EXIT)
;;              11 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 131 134 135
;; live  out 	 101 102 131 134 135

;; basic block 11, loop depth 2, count 0, freq 9100, probably never executed
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [91.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u76(6){ }u77(7){ }u78(16){ }u79(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 102 103 131 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 131
;; lr  def 	 17 [flags] 100 114
;; live  in  	 101 102 131 134
;; live  gen 	 17 [flags] 100 114
;; live  kill	
(note 74 73 77 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 77 74 78 11 (set (reg:HI 114 [ D.6591 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 131 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1425 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 131 [ yy_current_state ])
        (nil)))
(insn 78 77 79 11 (set (reg/v:SI 100 [ yy_current_state ])
        (sign_extend:SI (reg:HI 114 [ D.6591 ]))) lex.yy.c:1425 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 114 [ D.6591 ])
        (nil)))
(debug_insn 79 78 81 11 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1425 -1
     (nil))
(insn 81 79 82 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 100 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1426 7 {*cmpsi_1}
     (nil))
(jump_insn 82 81 83 11 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) lex.yy.c:1426 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 80)
;;  succ:       12 [50.0%]  (FALLTHRU)
;;              9 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103 134
;; live  out 	 100 101 102 134

;; basic block 12, loop depth 2, count 0, freq 4550, probably never executed
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u87(6){ }u88(7){ }u89(16){ }u90(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 102 141
;; live  in  	 100 101 134
;; live  gen 	 102 141
;; live  kill	
(note 83 82 86 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 86 83 87 12 (set (reg:DI 141 [ D.6590 ])
        (zero_extend:DI (reg:SI 134 [ D.6593 ]))) lex.yy.c:1427 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 134 [ D.6593 ])
        (nil)))
(insn 87 86 88 12 (set (reg/v:QI 102 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 141 [ D.6590 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:1427 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 141 [ D.6590 ])
        (nil)))
(debug_insn 88 87 91 12 (var_location:QI yy_c (reg/v:QI 102 [ yy_c ])) lex.yy.c:1427 -1
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 102 103
;; live  out 	 100 101 102

;; basic block 13, loop depth 1, count 0, freq 900, probably never executed
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [9.0%]  (LOOP_EXIT)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u96(6){ }u97(7){ }u98(16){ }u99(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 103 135
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101 135
;; lr  def 	 17 [flags] 100 101 146
;; live  in  	 101 135
;; live  gen 	 100 101 146
;; live  kill	 17 [flags]
(code_label 91 88 92 13 6 "" [1 uses])
(note 92 91 97 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 97 92 98 13 (set (reg:DI 146 [ D.6590 ])
        (zero_extend:DI (reg:SI 135 [ D.6593 ]))) lex.yy.c:1429 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 135 [ D.6593 ])
        (nil)))
(insn 98 97 99 13 (set (reg/v:SI 100 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 146 [ D.6590 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1429 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 146 [ D.6590 ])
        (nil)))
(debug_insn 99 98 100 13 (var_location:SI yy_current_state (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1429 -1
     (nil))
(insn 100 99 101 13 (parallel [
            (set (reg/v/f:DI 101 [ yy_cp ])
                (plus:DI (reg/v/f:DI 101 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1415 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 101 100 105 13 (var_location:DI yy_cp (reg/v/f:DI 101 [ yy_cp ])) lex.yy.c:1415 -1
     (nil))
;;  succ:       3 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 101 103
;; live  out 	 100 101

;; basic block 14, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [9.0%]  (LOOP_EXIT)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 122
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 122 123
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 105 101 106 14 2 "" [1 uses])
(note 106 105 107 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 122 [ yy_last_accepting_state_lsm.161 ])
        (nil)))
(jump_insn 108 107 109 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 111)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 111)
;;  succ:       16 [100.0%] 
;;              15 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123

;; basic block 15, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u115(6){ }u116(7){ }u117(16){ }u118(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 123
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121 123
;; live  gen 	
;; live  kill	
(note 109 108 110 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 15 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 123 [ yy_last_accepting_state_lsm.160 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121

;; basic block 16, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [100.0%]  (FALLTHRU)
;;              14 [100.0%] 
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u120(6){ }u121(7){ }u122(16){ }u123(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 120 121
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 111 110 112 16 9 "" [1 uses])
(note 112 111 113 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 120 [ yy_last_accepting_cpos_lsm.163 ])
        (nil)))
(jump_insn 114 113 115 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 117)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 117)
;;  succ:       18 [100.0%] 
;;              17 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121

;; basic block 17, loop depth 0, count 0, freq 0, probably never executed
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       16 (FALLTHRU)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 121
;; live  gen 	
;; live  kill	
(note 115 114 116 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 116 115 117 17 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 121 [ yy_last_accepting_cpos_lsm.162 ])
        (nil)))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100

;; basic block 18, loop depth 0, count 0, freq 89, probably never executed
;;  prev block 17, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              16 [100.0%] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u131(6){ }u132(7){ }u133(16){ }u134(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 117 116 118 18 10 "" [1 uses])
(note 118 117 123 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 123 118 124 18 (set (reg/i:SI 0 ax)
        (reg/v:SI 100 [ yy_current_state ])) lex.yy.c:1433 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 100 [ yy_current_state ])
        (nil)))
(insn 124 123 0 18 (use (reg/i:SI 0 ax)) lex.yy.c:1433 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_fatal_error(const char*) (_ZL14yy_fatal_errorPKc, funcdef_no=104, decl_uid=4297, cgraph_uid=104, symbol_order=131) (executed once)

starting the processing of deferred insns
ending the processing of deferred insns


void yy_fatal_error(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={4d,1u} r1={4d,1u} r2={4d,1u} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r88={1d,1u} 
;;    total ref usage 187{170d,17u,0e} in 13{11 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 88
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 88 [ msg ])
        (reg:DI 5 di [ msg ])) lex.yy.c:1941 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ msg ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x7f88bc3c9ea0 stderr>) [1 stderr+0 S8 A64])) lex.yy.c:1942 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f88bbed7240 *.LC1>)) lex.yy.c:1942 -1
     (nil))
(insn 8 7 9 2 (set (reg:DI 2 cx)
        (reg/v/f:DI 88 [ msg ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 88 [ msg ])
        (nil)))
(insn 9 8 10 2 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7f88bbed7240 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (nil))
(insn 10 9 11 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 90 {*movsi_internal}
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x7f88bc3c9ea0 stderr>) [1 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 89 {*movdi_internal}
     (nil))
(insn 12 11 13 2 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 93 {*movqi_internal}
     (nil))
(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f88bc333948 __fprintf_chk>) [0 __builtin___fprintf_chk S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:SI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x7f88bc333948 __fprintf_chk>)
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(debug_insn 14 13 15 2 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1942 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:DI __fmt (clobber (const_int 0 [0]))) lex.yy.c:1942 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 5 di)
        (const_int 2 [0x2])) lex.yy.c:1943 90 {*movsi_internal}
     (nil))
(call_insn 17 16 0 2 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7f88bc31bca8 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) lex.yy.c:1943 660 {*call}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7f88bc31bca8 exit>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]


;; Function void yyensure_buffer_stack() (_ZL21yyensure_buffer_stackv, funcdef_no=100, decl_uid=4265, cgraph_uid=100, symbol_order=127)

starting the processing of deferred insns
ending the processing of deferred insns


void yyensure_buffer_stack()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={4d} r4={6d,2u} r5={7d,3u} r6={1d,9u} r7={1d,12u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,8u} r17={12d,4u} r18={3d} r19={3d} r20={1d,9u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,3u} r88={1d,4u} r89={1d,2u} r92={1d,3u} r93={1d,4u} r97={1d,2u} r98={1d,1u} r99={1d,1u} r100={1d,2u} r101={1d} r102={1d,1u} r103={2d,2u} 
;;    total ref usage 336{262d,74u,0e} in 51{48 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 87 [ D.6619 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1811 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6619 ])
            (const_int 0 [0]))) lex.yy.c:1811 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) lex.yy.c:1811 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9328 (nil)))
 -> 36)
;;  succ:       3 [6.7%]  (FALLTHRU)
;;              6 [93.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 3, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [6.7%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 97
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 9 8 10 3 (var_location:DI num_to_alloc (const_int 1 [0x1])) lex.yy.c:1817 -1
     (nil))
(debug_insn 10 9 11 3 (var_location:DI size (const_int 8 [0x8])) lex.yy.c:1819 -1
     (nil))
(insn 11 10 12 3 (set (reg:DI 4 si)
        (const_int 1 [0x1])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (set (reg:DI 5 di)
        (const_int 8 [0x8])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 13 12 14 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x7f88bc316438 __builtin_calloc>) [0 __builtin_calloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("calloc") [flags 0x41]  <function_decl 0x7f88bc316438 __builtin_calloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 14 13 16 3 (set (reg/f:DI 97)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 97)
            (nil))))
(debug_insn 16 14 17 3 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1819 -1
     (nil))
(insn 17 16 18 3 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (reg/f:DI 97)) lex.yy.c:1820 89 {*movdi_internal}
     (nil))
(insn 18 17 19 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 97)
            (const_int 0 [0]))) lex.yy.c:1821 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 97)
        (nil)))
(jump_insn 19 18 56 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) lex.yy.c:1821 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 24)
;;  succ:       4 [0.0%]  (FALLTHRU)
;;              5 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 1
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [0.0%]  (FALLTHRU)
;;              7 [0.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 56 19 20 4 27 "" [1 uses])
(note 20 56 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7f88bbee21b0 *.LC3>)) lex.yy.c:1822 89 {*movdi_internal}
     (nil))
(call_insn 22 21 24 4 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1822 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [100.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 24 22 25 5 25 "" [1 uses])
(note 25 24 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 25 30 5 (var_location:DI __dest (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(debug_insn 30 29 31 5 (var_location:SI __ch (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(debug_insn 31 30 32 5 (var_location:DI __len (clobber (const_int 0 [0]))) lex.yy.c:1824 -1
     (nil))
(insn 32 31 33 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (const_int 1 [0x1])) lex.yy.c:1826 89 {*movdi_internal}
     (nil))
(insn 33 32 36 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1827 89 {*movdi_internal}
     (nil))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 17 [flags] 89 98
;; live  kill	 17 [flags]
(code_label 36 33 37 6 24 "" [1 uses])
(note 37 36 38 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 6 (set (reg:DI 89 [ D.6621 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])) lex.yy.c:1831 89 {*movdi_internal}
     (nil))
(insn 39 38 40 6 (parallel [
            (set (reg:DI 98 [ D.6621 ])
                (plus:DI (reg:DI 89 [ D.6621 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1831 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 40 39 41 6 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 98 [ D.6621 ])
            (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64]))) lex.yy.c:1831 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 98 [ D.6621 ])
        (nil)))
(jump_insn 41 40 42 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 75)
            (pc))) lex.yy.c:1831 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6102 (nil)))
 -> 75)
;;  succ:       7 [39.0%]  (FALLTHRU)
;;              9 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89

;; basic block 7, loop depth 0, count 0, freq 3636, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [39.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u35(6){ }u36(7){ }u37(16){ }u38(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 92 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 88 92 93
;; live  kill	 17 [flags]
(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 43 42 44 7 (var_location:DI grow_size (const_int 8 [0x8])) lex.yy.c:1834 -1
     (nil))
(insn 44 43 45 7 (parallel [
            (set (reg/v:DI 92 [ num_to_alloc ])
                (plus:DI (reg:DI 89 [ D.6621 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1836 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6621 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 45 44 46 7 (var_location:DI num_to_alloc (reg/v:DI 92 [ num_to_alloc ])) lex.yy.c:1836 -1
     (nil))
(insn 46 45 47 7 (parallel [
            (set (reg:DI 93 [ D.6621 ])
                (ashift:DI (reg/v:DI 92 [ num_to_alloc ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1838 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 47 46 48 7 (var_location:DI ptr (reg/f:DI 87 [ D.6619 ])) lex.yy.c:1838 -1
     (nil))
(debug_insn 48 47 49 7 (var_location:DI size (reg:DI 93 [ D.6621 ])) lex.yy.c:1838 -1
     (nil))
(insn 49 48 50 7 (set (reg:DI 4 si)
        (reg:DI 93 [ D.6621 ])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
(insn 50 49 51 7 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.6619 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6619 ])
        (nil)))
(call_insn 51 50 52 7 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 52 51 53 7 (set (reg/f:DI 88 [ D.6620 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 53 52 54 7 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1838 -1
     (nil))
(debug_insn 54 53 55 7 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1838 -1
     (nil))
(insn 55 54 57 7 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (reg/f:DI 88 [ D.6620 ])) lex.yy.c:1840 89 {*movdi_internal}
     (nil))
(insn 57 55 58 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6620 ])
            (const_int 0 [0]))) lex.yy.c:1841 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 58 57 59 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 56)
            (pc))) lex.yy.c:1841 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 56)
;;  succ:       4 [0.0%] 
;;              8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93

;; basic block 8, loop depth 0, count 0, freq 3635, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; lr  def 	 17 [flags] 99 100 101 102 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 92 93
;; live  gen 	 99 100 101 102 103
;; live  kill	 17 [flags]
(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 8 (var_location:DI __dest (plus:DI (plus:DI (reg/f:DI 88 [ D.6620 ])
            (reg:DI 93 [ D.6621 ]))
        (const_int -64 [0xffffffffffffffc0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 61 60 62 8 (var_location:SI __ch (const_int 0 [0])) lex.yy.c:1845 -1
     (nil))
(debug_insn 62 61 63 8 (var_location:DI __len (const_int 64 [0x40])) lex.yy.c:1845 -1
     (nil))
(insn 63 62 64 8 (parallel [
            (set (reg:DI 99 [ D.6621 ])
                (plus:DI (reg:DI 93 [ D.6621 ])
                    (const_int -64 [0xffffffffffffffc0])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 93 [ D.6621 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 64 63 66 8 (parallel [
            (set (reg:DI 100 [ D.6619 ])
                (plus:DI (reg/f:DI 88 [ D.6620 ])
                    (reg:DI 99 [ D.6621 ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6621 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6620 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 66 64 67 8 (set (reg:DI 102)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/string3.h:90 89 {*movdi_internal}
     (nil))
(insn 67 66 68 8 (set (reg:DI 103)
        (const_int 8 [0x8])) /usr/include/x86_64-linux-gnu/bits/string3.h:90 89 {*movdi_internal}
     (nil))
(insn 68 67 69 8 (parallel [
            (set (reg:DI 103)
                (const_int 0 [0]))
            (set (reg/f:DI 101 [ D.6619 ])
                (plus:DI (ashift:DI (reg:DI 103)
                        (const_int 3 [0x3]))
                    (reg:DI 100 [ D.6619 ])))
            (set (mem:BLK (reg:DI 100 [ D.6619 ]) [0 MEM[(void *)_13]+0 S64 A64])
                (const_int 0 [0]))
            (use (reg:DI 102))
            (use (reg:DI 103))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:90 935 {*rep_stosdi_rex64}
     (expr_list:REG_DEAD (reg:DI 102)
        (expr_list:REG_DEAD (reg:DI 100 [ D.6619 ])
            (expr_list:REG_UNUSED (reg:DI 103)
                (expr_list:REG_UNUSED (reg/f:DI 101 [ D.6619 ])
                    (nil))))))
(debug_insn 69 68 70 8 (var_location:DI __dest (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 70 69 71 8 (var_location:SI __ch (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(debug_insn 71 70 72 8 (var_location:DI __len (clobber (const_int 0 [0]))) lex.yy.c:1845 -1
     (nil))
(insn 72 71 75 8 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (reg/v:DI 92 [ num_to_alloc ])) lex.yy.c:1846 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 92 [ num_to_alloc ])
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              5 [100.0%]  (FALLTHRU)
;;              6 [61.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 75 72 76 9 23 "" [1 uses])
(note 76 75 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_switch_to_buffer(YY_BUFFER_STATE) (_Z19yy_switch_to_bufferP15yy_buffer_state, funcdef_no=92, decl_uid=4254, cgraph_uid=92, symbol_order=119)

starting the processing of deferred insns
ending the processing of deferred insns


void yy_switch_to_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,9u} r7={1d,10u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,8u} r17={8d,4u} r18={1d} r19={1d} r20={1d,9u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r88={1d,2u} r91={2d,5u} r92={1d,2u} r93={1d,2u} r95={1d,1u} r99={1d,3u} r104={1d,5u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} 
;;    total ref usage 187{116d,71u,0e} in 36{35 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 104
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88 104
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 104 [ new_buffer ])
        (reg:DI 5 di [ new_buffer ])) lex.yy.c:1610 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ new_buffer ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 6 3 7 2 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1617 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 7 6 8 2 (set (reg/f:DI 88 [ D.6626 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6626 ])
            (const_int 0 [0]))) lex.yy.c:1618 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 46)
;;  succ:       3 [85.0%]  (FALLTHRU)
;;              7 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; lr  def 	 17 [flags] 91 92 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 104
;; live  gen 	 17 [flags] 91 92 105 106
;; live  kill	 17 [flags]
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:DI 106 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (parallel [
            (set (reg:DI 105 [ D.6625 ])
                (ashift:DI (reg:DI 106 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1618 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 106 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 13 12 14 3 (parallel [
            (set (reg/f:DI 91 [ D.6626 ])
                (plus:DI (reg/f:DI 88 [ D.6626 ])
                    (reg:DI 105 [ D.6625 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1618 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 105 [ D.6625 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6626 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 14 13 15 3 (set (reg/f:DI 92 [ D.6627 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1618 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6627 ])
            (reg/v/f:DI 104 [ new_buffer ]))) lex.yy.c:1618 8 {*cmpdi_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 55)
;;  succ:       9 [10.1%] 
;;              4 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104

;; basic block 4, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [89.9%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 104
;; live  gen 	 17 [flags]
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6627 ])
            (const_int 0 [0]))) lex.yy.c:1621 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6627 ])
        (nil)))
(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 29)
            (pc))) lex.yy.c:1621 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 29)
;;  succ:       5 [85.0%]  (FALLTHRU)
;;              6 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 5, loop depth 0, count 0, freq 6492, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [85.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(6){ }u26(7){ }u27(16){ }u28(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 93 95 107 108 109
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 93 95 107 108 109
;; live  kill	
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 5 (set (reg/f:DI 93 [ D.6628 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1624 89 {*movdi_internal}
     (nil))
(insn 22 21 23 5 (set (reg:QI 107 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1624 93 {*movqi_internal}
     (nil))
(insn 23 22 24 5 (set (mem:QI (reg/f:DI 93 [ D.6628 ]) [0 *_16+0 S1 A8])
        (reg:QI 107 [ yy_hold_char ])) lex.yy.c:1624 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 107 [ yy_hold_char ])
        (nil)))
(insn 24 23 25 5 (set (reg/f:DI 95 [ D.6630 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1625 89 {*movdi_internal}
     (nil))
(insn 25 24 26 5 (set (mem/f:DI (plus:DI (reg/f:DI 95 [ D.6630 ])
                (const_int 16 [0x10])) [1 _19->yy_buf_pos+0 S8 A64])
        (reg/f:DI 93 [ D.6628 ])) lex.yy.c:1625 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6630 ])
        (expr_list:REG_DEAD (reg/f:DI 93 [ D.6628 ])
            (nil))))
(insn 26 25 27 5 (set (reg/f:DI 108 [ *_9 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_9+0 S8 A64])) lex.yy.c:1626 89 {*movdi_internal}
     (nil))
(insn 27 26 28 5 (set (reg:SI 109 [ yy_n_chars ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1626 90 {*movsi_internal}
     (nil))
(insn 28 27 29 5 (set (mem:SI (plus:DI (reg/f:DI 108 [ *_9 ])
                (const_int 32 [0x20])) [2 _21->yy_n_chars+0 S4 A64])
        (reg:SI 109 [ yy_n_chars ])) lex.yy.c:1626 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 109 [ yy_n_chars ])
        (expr_list:REG_DEAD (reg/f:DI 108 [ *_9 ])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 6, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              4 [15.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u37(6){ }u38(7){ }u39(16){ }u40(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; lr  def 	 99 110 111 112 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  gen 	 99 110 111 112 113
;; live  kill	
(code_label 29 28 30 6 37 "" [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_29+0 S8 A64])
        (reg/v/f:DI 104 [ new_buffer ])) lex.yy.c:1629 89 {*movdi_internal}
     (nil))
(insn 32 31 33 6 (set (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 104 [ new_buffer ])
                (const_int 32 [0x20])) [2 new_buffer_11(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 33 32 34 6 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110 [ new_buffer_11(D)->yy_n_chars ])
        (nil)))
(insn 34 33 35 6 (set (reg/f:DI 99 [ D.6628 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 104 [ new_buffer ])
                (const_int 16 [0x10])) [1 new_buffer_11(D)->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 104 [ new_buffer ])
        (nil)))
(insn 35 34 36 6 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 99 [ D.6628 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 6 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 99 [ D.6628 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 6 (set (reg/f:DI 111 [ *_29 ])
        (mem/f:DI (reg/f:DI 91 [ D.6626 ]) [1 *_29+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6626 ])
        (nil)))
(insn 38 37 39 6 (set (reg/f:DI 112 [ _32->yy_input_file ])
        (mem/f:DI (reg/f:DI 111 [ *_29 ]) [1 _32->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 111 [ *_29 ])
        (nil)))
(insn 39 38 40 6 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 112 [ _32->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 112 [ _32->yy_input_file ])
        (nil)))
(insn 40 39 41 6 (set (reg:QI 113 [ *_31 ])
        (mem:QI (reg/f:DI 99 [ D.6628 ]) [0 *_31+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6628 ])
        (nil)))
(insn 41 40 46 6 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 113 [ *_31 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 113 [ *_31 ])
        (nil)))
;;  succ:       9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [15.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(6){ }u54(7){ }u55(16){ }u56(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 46 41 47 7 35 "" [1 uses])
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 104 [ new_buffer ])
            (const_int 0 [0]))) lex.yy.c:1618 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 49 48 50 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 55)
            (pc))) lex.yy.c:1618 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 55)
;;  succ:       9 [10.1%] 
;;              8 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104

;; basic block 8, loop depth 0, count 0, freq 1348, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [89.9%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u59(6){ }u60(7){ }u61(16){ }u62(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; live  gen 	 91 114
;; live  kill	 17 [flags]
(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 8 (set (reg:DI 114 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 52 51 55 8 (parallel [
            (set (reg/f:DI 91 [ D.6626 ])
                (ashift:DI (reg:DI 114 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 114 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 104

;; basic block 9, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              3 [10.1%] 
;;              7 [10.1%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 55 52 56 9 34 "" [2 uses])
(note 56 55 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_delete_buffer(YY_BUFFER_STATE) (_Z16yy_delete_bufferP15yy_buffer_state, funcdef_no=95, decl_uid=4259, cgraph_uid=95, symbol_order=122)

starting the processing of deferred insns
ending the processing of deferred insns


void yy_delete_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={3d} r4={3d} r5={5d,3u} r6={1d,9u} r7={1d,11u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,8u} r17={8d,4u} r18={2d} r19={2d} r20={1d,9u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r87={1d,2u} r90={1d,2u} r94={1d,7u} r95={1d,1u} r96={1d,1u} r97={1d,1u} 
;;    total ref usage 235{177d,58u,0e} in 21{19 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 94
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 94
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 94 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1683 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 94 [ b ])
            (const_int 0 [0]))) lex.yy.c:1685 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 37)
            (pc))) lex.yy.c:1685 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 37)
;;  succ:       9 [10.1%] 
;;              3 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 3, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:DI 87 [ D.6635 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1688 89 {*movdi_internal}
     (nil))
(insn 10 9 11 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6635 ])
            (const_int 0 [0]))) lex.yy.c:1688 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 11 10 12 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 20)
            (pc))) lex.yy.c:1688 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 20)
;;  succ:       4 [85.0%]  (FALLTHRU)
;;              6 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94

;; basic block 4, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [85.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(6){ }u14(7){ }u15(16){ }u16(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; lr  def 	 17 [flags] 90 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94
;; live  gen 	 17 [flags] 90 95 96
;; live  kill	 17 [flags]
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:DI 96 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1688 89 {*movdi_internal}
     (nil))
(insn 14 13 15 4 (parallel [
            (set (reg:DI 95 [ D.6636 ])
                (ashift:DI (reg:DI 96 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1688 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 96 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 15 14 16 4 (parallel [
            (set (reg/f:DI 90 [ D.6635 ])
                (plus:DI (reg/f:DI 87 [ D.6635 ])
                    (reg:DI 95 [ D.6636 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1688 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6636 ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6635 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 16 15 17 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 94 [ b ])
            (mem/f:DI (reg/f:DI 90 [ D.6635 ]) [1 *_10+0 S8 A64]))) lex.yy.c:1688 8 {*cmpdi_1}
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) lex.yy.c:1688 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8235 (nil)))
 -> 20)
;;  succ:       5 [17.6%]  (FALLTHRU)
;;              6 [82.3%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94

;; basic block 5, loop depth 0, count 0, freq 1348, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [17.6%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 94
;; live  gen 	
;; live  kill	
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (mem/f:DI (reg/f:DI 90 [ D.6635 ]) [1 *_10+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1689 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.6635 ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 6, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [82.3%] 
;;              5 [100.0%]  (FALLTHRU)
;;              3 [15.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 20 19 21 6 47 "" [2 uses])
(note 21 20 22 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/v/f:DI 94 [ b ])
                    (const_int 36 [0x24])) [2 b_5(D)->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1691 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 23 22 24 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) lex.yy.c:1691 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 29)
;;  succ:       7 [29.0%]  (FALLTHRU)
;;              8 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 7, loop depth 0, count 0, freq 2606, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [29.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di] 97
;; live  kill	
(note 24 23 25 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 7 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/v/f:DI 94 [ b ])
            (const_int 8 [0x8])) [0 b_5(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1692 -1
     (nil))
(insn 26 25 27 7 (set (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/v/f:DI 94 [ b ])
                (const_int 8 [0x8])) [1 b_5(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:2141 89 {*movdi_internal}
     (nil))
(insn 27 26 28 7 (set (reg:DI 5 di)
        (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ b_5(D)->yy_ch_buf ])
        (nil)))
(call_insn 28 27 29 7 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; basic block 8, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [71.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; live  gen 	 5 [di]
;; live  kill	
(code_label 29 28 30 8 48 "" [1 uses])
(note 30 29 31 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 8 (var_location:DI ptr (reg/v/f:DI 94 [ b ])) -1
     (nil))
(insn 32 31 33 8 (set (reg:DI 5 di)
        (reg/v/f:DI 94 [ b ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 94 [ b ])
        (nil)))
(call_insn/j 33 32 37 8 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 662 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 1014, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [10.1%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u51(6){ }u52(7){ }u53(16){ }u54(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 37 33 38 9 45 "" [1 uses])
(note 38 37 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_flush_buffer(YY_BUFFER_STATE) (_Z15yy_flush_bufferP15yy_buffer_state, funcdef_no=97, decl_uid=4261, cgraph_uid=97, symbol_order=124)

starting the processing of deferred insns
ending the processing of deferred insns


void yy_flush_buffer(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,6u} r7={1d,6u} r16={1d,5u} r17={5d,3u} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} r88={1d,1u} r89={1d,4u} r90={1d,2u} r93={1d,2u} r99={1d,10u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} 
;;    total ref usage 89{36d,53u,0e} in 29{29 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 99 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1730 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ b ])
            (const_int 0 [0]))) lex.yy.c:1731 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 11)
            (pc))) lex.yy.c:1731 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 11)
;;  succ:       6 [10.1%]  (FALLTHRU)
;;              3 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

;; basic block 3, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 87 88 89 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 87 88 89 90
;; live  kill	
(code_label 11 7 12 3 57 "" [1 uses])
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 32 [0x20])) [2 b_3(D)->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1734 90 {*movsi_internal}
     (nil))
(insn 14 13 15 3 (set (reg/f:DI 87 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1740 89 {*movdi_internal}
     (nil))
(insn 15 14 16 3 (set (mem:QI (reg/f:DI 87 [ D.6642 ]) [0 *_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1740 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6642 ])
        (nil)))
(insn 16 15 17 3 (set (reg/f:DI 88 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1741 89 {*movdi_internal}
     (nil))
(insn 17 16 18 3 (set (mem:QI (plus:DI (reg/f:DI 88 [ D.6642 ])
                (const_int 1 [0x1])) [0 MEM[(char *)_8 + 1B]+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1741 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 88 [ D.6642 ])
        (nil)))
(insn 18 17 19 3 (set (reg/f:DI 89 [ D.6642 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 8 [0x8])) [1 b_3(D)->yy_ch_buf+0 S8 A64])) lex.yy.c:1743 89 {*movdi_internal}
     (nil))
(insn 19 18 20 3 (set (mem/f:DI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 16 [0x10])) [1 b_3(D)->yy_buf_pos+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1743 89 {*movdi_internal}
     (nil))
(insn 20 19 21 3 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 44 [0x2c])) [2 b_3(D)->yy_at_bol+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1745 90 {*movsi_internal}
     (nil))
(insn 21 20 22 3 (set (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 60 [0x3c])) [2 b_3(D)->yy_buffer_status+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1746 90 {*movsi_internal}
     (nil))
(insn 22 21 24 3 (set (reg/f:DI 90 [ D.6643 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1748 89 {*movdi_internal}
     (nil))
(insn 24 22 25 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.6643 ])
            (const_int 0 [0]))) lex.yy.c:1748 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 44)
            (pc))) lex.yy.c:1748 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 44)
;;  succ:       4 [85.0%]  (FALLTHRU)
;;              6 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99

;; basic block 4, loop depth 0, count 0, freq 7638, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [85.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90 99
;; lr  def 	 17 [flags] 93 100 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 99
;; live  gen 	 17 [flags] 93 100 101
;; live  kill	 17 [flags]
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 4 (set (reg:DI 101 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1748 89 {*movdi_internal}
     (nil))
(insn 28 27 29 4 (parallel [
            (set (reg:DI 100 [ D.6644 ])
                (ashift:DI (reg:DI 101 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1748 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 101 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 29 28 30 4 (parallel [
            (set (reg/f:DI 93 [ D.6643 ])
                (plus:DI (reg/f:DI 90 [ D.6643 ])
                    (reg:DI 100 [ D.6644 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1748 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 100 [ D.6644 ])
        (expr_list:REG_DEAD (reg/f:DI 90 [ D.6643 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 30 29 31 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ b ])
            (mem/f:DI (reg/f:DI 93 [ D.6643 ]) [1 *_17+0 S8 A64]))) lex.yy.c:1748 8 {*cmpdi_1}
     (nil))
(jump_insn 31 30 32 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 44)
            (pc))) lex.yy.c:1748 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7455 (nil)))
 -> 44)
;;  succ:       5 [25.4%]  (FALLTHRU)
;;              6 [74.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99

;; basic block 5, loop depth 0, count 0, freq 1944, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [25.4%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; lr  def 	 102 103 104 105
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 93 99
;; live  gen 	 102 103 104 105
;; live  kill	
(note 32 31 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 5 (set (reg:SI 102 [ b_3(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 99 [ b ])
                (const_int 32 [0x20])) [2 b_3(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 99 [ b ])
        (nil)))
(insn 34 33 35 5 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 102 [ b_3(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 102 [ b_3(D)->yy_n_chars ])
        (nil)))
(insn 35 34 36 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 5 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 89 [ D.6642 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 5 (set (reg/f:DI 103 [ *_17 ])
        (mem/f:DI (reg/f:DI 93 [ D.6643 ]) [1 *_17+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.6643 ])
        (nil)))
(insn 38 37 39 5 (set (reg/f:DI 104 [ _26->yy_input_file ])
        (mem/f:DI (reg/f:DI 103 [ *_17 ]) [1 _26->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ *_17 ])
        (nil)))
(insn 39 38 40 5 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 104 [ _26->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ _26->yy_input_file ])
        (nil)))
(insn 40 39 41 5 (set (reg:QI 105 [ *_10 ])
        (mem:QI (reg/f:DI 89 [ D.6642 ]) [0 *_10+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6642 ])
        (nil)))
(insn 41 40 44 5 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 105 [ *_10 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 105 [ *_10 ])
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              2 [10.1%]  (FALLTHRU)
;;              3 [15.0%] 
;;              4 [74.5%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(6){ }u47(7){ }u48(16){ }u49(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 44 41 45 6 56 "" [2 uses])
(note 45 44 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yy_init_buffer(YY_BUFFER_STATE, FILE*) (_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE, funcdef_no=96, decl_uid=4269, cgraph_uid=96, symbol_order=123)

starting the processing of deferred insns
ending the processing of deferred insns


void yy_init_buffer(YY_BUFFER_STATE, FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={5d} r2={5d} r4={4d,1u} r5={7d,4u} r6={1d,7u} r7={1d,11u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,6u} r17={8d,4u} r18={4d} r19={4d} r20={1d,7u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={2d,1u} r89={1d,2u} r90={1d,2u} r91={1d,2u} r96={1d,1u} r97={1d,1u} r98={1d,7u} r99={1d,3u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 359{295d,64u,0e} in 32{28 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90 91 98 99
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 89 90 91 98 99
;; live  kill	
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 98 [ b ])
        (reg:DI 5 di [ b ])) lex.yy.c:1703 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ b ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:DI 99 [ file ])
        (reg:DI 4 si [ file ])) lex.yy.c:1703 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ file ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(call_insn/u 8 4 9 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1704 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 9 8 10 2 (set (reg/f:DI 89 [ D.6654 ])
        (reg:DI 0 ax)) lex.yy.c:1704 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 10 9 11 2 (set (reg/v:SI 90 [ oerrno ])
        (mem:SI (reg/f:DI 89 [ D.6654 ]) [2 *_5+0 S4 A32])) lex.yy.c:1704 90 {*movsi_internal}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI oerrno (reg/v:SI 90 [ oerrno ])) lex.yy.c:1704 -1
     (nil))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 98 [ b ])) lex.yy.c:1706 89 {*movdi_internal}
     (nil))
(call_insn 13 12 14 2 (call (mem:QI (symbol_ref:DI ("_Z15yy_flush_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c510 yy_flush_buffer>) [0 yy_flush_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1706 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z15yy_flush_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c510 yy_flush_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 14 13 15 2 (set (mem/f:DI (reg/v/f:DI 98 [ b ]) [1 b_8(D)->yy_input_file+0 S8 A64])
        (reg/v/f:DI 99 [ file ])) lex.yy.c:1708 89 {*movdi_internal}
     (nil))
(insn 15 14 16 2 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 56 [0x38])) [2 b_8(D)->yy_fill_buffer+0 S4 A64])
        (const_int 1 [0x1])) lex.yy.c:1709 90 {*movsi_internal}
     (nil))
(insn 16 15 17 2 (set (reg/f:DI 91 [ D.6655 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1715 89 {*movdi_internal}
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6655 ])
            (const_int 0 [0]))) lex.yy.c:1715 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 23)
            (pc))) lex.yy.c:1715 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 23)
;;  succ:       3 [85.0%]  (FALLTHRU)
;;              4 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99

;; basic block 3, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98
;; lr  def 	 17 [flags] 100
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91 98 99
;; live  gen 	 17 [flags] 100
;; live  kill	
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg:DI 100 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1715 89 {*movdi_internal}
     (nil))
(insn 21 20 22 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 98 [ b ])
            (mem/f:DI (plus:DI (mult:DI (reg:DI 100 [ yy_buffer_stack_top ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 91 [ D.6655 ])) [1 *_16+0 S8 A64]))) lex.yy.c:1715 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 100 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 91 [ D.6655 ])
            (nil))))
(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) lex.yy.c:1715 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1765 (nil)))
 -> 27)
;;  succ:       4 [82.3%]  (FALLTHRU)
;;              5 [17.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

;; basic block 4, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [82.3%]  (FALLTHRU)
;;              2 [15.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	
;; live  kill	
(code_label 23 22 24 4 65 "" [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 48 [0x30])) [2 b_8(D)->yy_bs_lineno+0 S4 A64])
        (const_int 1 [0x1])) lex.yy.c:1716 90 {*movsi_internal}
     (nil))
(insn 26 25 27 4 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 52 [0x34])) [2 b_8(D)->yy_bs_column+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1717 90 {*movsi_internal}
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99

;; basic block 5, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [17.6%] 
;;              4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 17 [flags] 88
;; live  kill	
(code_label 27 26 28 5 66 "" [1 uses])
(note 28 27 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 28 29 5 (set (reg:SI 88 [ D.6653 ])
        (const_int 0 [0])) lex.yy.c:1720 90 {*movsi_internal}
     (nil))
(insn 29 5 30 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 99 [ file ])
            (const_int 0 [0]))) lex.yy.c:1720 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 30 29 31 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 42)
            (pc))) lex.yy.c:1720 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 42)
;;  succ:       6 [78.3%]  (FALLTHRU)
;;              7 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98 99

;; basic block 6, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [78.3%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(6){ }u39(7){ }u40(16){ }u41(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 96 97 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 98 99
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 96 97 102
;; live  kill	
(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 6 (set (reg:DI 5 di)
        (reg/v/f:DI 99 [ file ])) lex.yy.c:1720 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 99 [ file ])
        (nil)))
(call_insn 33 32 34 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fileno") [flags 0x41]  <function_decl 0x7f88bbf95af8 fileno>) [0 fileno S1 A8])
            (const_int 0 [0]))) lex.yy.c:1720 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("fileno") [flags 0x41]  <function_decl 0x7f88bbf95af8 fileno>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 34 33 35 6 (set (reg:SI 96 [ D.6653 ])
        (reg:SI 0 ax)) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 35 34 36 6 (set (reg:SI 5 di)
        (reg:SI 96 [ D.6653 ])) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 96 [ D.6653 ])
        (nil)))
(call_insn 36 35 37 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("isatty") [flags 0x41]  <function_decl 0x7f88bc0d7e58 isatty>) [0 isatty S1 A8])
            (const_int 0 [0]))) lex.yy.c:1720 669 {*call_value}
     (expr_list:REG_DEAD (reg:SI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("isatty") [flags 0x41]  <function_decl 0x7f88bc0d7e58 isatty>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 37 36 38 6 (set (reg:SI 97 [ D.6653 ])
        (reg:SI 0 ax)) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 38 37 39 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 97 [ D.6653 ])
            (const_int 0 [0]))) lex.yy.c:1720 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 97 [ D.6653 ])
        (nil)))
(insn 39 38 40 6 (set (reg:QI 102)
        (gt:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) lex.yy.c:1720 607 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil)))
(insn 40 39 42 6 (set (reg:SI 88 [ D.6653 ])
        (zero_extend:SI (reg:QI 102))) lex.yy.c:1720 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 102)
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [21.6%] 
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u58(6){ }u59(7){ }u60(16){ }u61(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 98
;; live  gen 	
;; live  kill	
(code_label 42 40 43 7 67 "" [1 uses])
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 7 (set (mem:SI (plus:DI (reg/v/f:DI 98 [ b ])
                (const_int 40 [0x28])) [2 b_8(D)->yy_is_interactive+0 S4 A64])
        (reg:SI 88 [ D.6653 ])) lex.yy.c:1720 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 98 [ b ])
        (expr_list:REG_DEAD (reg:SI 88 [ D.6653 ])
            (nil))))
(insn 45 44 0 7 (set (mem:SI (reg/f:DI 89 [ D.6654 ]) [2 *_5+0 S4 A32])
        (reg/v:SI 90 [ oerrno ])) lex.yy.c:1722 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 90 [ oerrno ])
        (expr_list:REG_DEAD (reg/f:DI 89 [ D.6654 ])
            (nil))))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_create_buffer(FILE*, int) (_Z16yy_create_bufferP8_IO_FILEi, funcdef_no=94, decl_uid=4257, cgraph_uid=94, symbol_order=121)

starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_create_buffer(FILE*, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,5u} r7={1d,9u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,4u} r17={7d,2u} r18={4d} r19={4d} r20={1d,5u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r88={1d,3u} r92={1d,1u} r93={1d,1u} r94={1d,6u} r95={1d,1u} r96={1d,2u} 
;;    total ref usage 372{322d,50u,0e} in 29{25 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 93 94
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 93 94
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 92 [ file ])
        (reg:DI 5 di [ file ])) lex.yy.c:1655 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ file ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 93 [ size ])
        (reg:SI 4 si [ size ])) lex.yy.c:1655 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 4 si [ size ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (var_location:DI size (const_int 64 [0x40])) -1
     (nil))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (const_int 64 [0x40])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 9 8 10 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 10 9 12 2 (set (reg/f:DI 94)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 94)
            (nil))))
(debug_insn 12 10 13 2 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1658 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1658 -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 94)
            (const_int 0 [0]))) lex.yy.c:1659 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 15 14 32 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) lex.yy.c:1659 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 20)
;;  succ:       3 [0.0%]  (FALLTHRU)
;;              4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94

;; basic block 3, loop depth 0, count 0, freq 8
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%]  (FALLTHRU)
;;              4 [0.0%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(6){ }u13(7){ }u14(16){ }u15(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 32 15 16 3 76 "" [1 uses])
(note 16 32 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 3 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7f88bbf1aa20 *.LC9>)) lex.yy.c:1660 89 {*movdi_internal}
     (nil))
(call_insn 18 17 20 3 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1660 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 4, loop depth 0, count 0, freq 9996, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(6){ }u19(7){ }u20(16){ }u21(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 95 96
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 94
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 88 95 96
;; live  kill	 17 [flags]
(code_label 20 18 21 4 75 "" [1 uses])
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 4 (set (reg:DI 88 [ D.6665 ])
        (sign_extend:DI (reg/v:SI 93 [ size ]))) lex.yy.c:1662 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 93 [ size ])
        (nil)))
(insn 23 22 24 4 (set (mem:DI (plus:DI (reg/f:DI 94)
                (const_int 24 [0x18])) [4 MEM[(struct yy_buffer_state *)_14].yy_buf_size+0 S8 A64])
        (reg:DI 88 [ D.6665 ])) lex.yy.c:1662 89 {*movdi_internal}
     (nil))
(debug_insn 24 23 25 4 (var_location:DI size (plus:DI (reg:DI 88 [ D.6665 ])
        (const_int 2 [0x2]))) lex.yy.c:1667 -1
     (nil))
(insn 25 24 26 4 (parallel [
            (set (reg:DI 95 [ D.6665 ])
                (plus:DI (reg:DI 88 [ D.6665 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2123 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6665 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 26 25 27 4 (set (reg:DI 5 di)
        (reg:DI 95 [ D.6665 ])) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 95 [ D.6665 ])
        (nil)))
(call_insn 27 26 28 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 28 27 30 4 (set (reg/f:DI 96)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 96)
            (nil))))
(debug_insn 30 28 31 4 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1667 -1
     (nil))
(insn 31 30 33 4 (set (mem/f:DI (plus:DI (reg/f:DI 94)
                (const_int 8 [0x8])) [1 MEM[(struct yy_buffer_state *)_14].yy_ch_buf+0 S8 A64])
        (reg/f:DI 96)) lex.yy.c:1667 89 {*movdi_internal}
     (nil))
(insn 33 31 34 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 96)
            (const_int 0 [0]))) lex.yy.c:1668 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg/f:DI 96)
        (nil)))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 32)
            (pc))) lex.yy.c:1668 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 32)
;;  succ:       3 [0.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94

;; basic block 5, loop depth 0, count 0, freq 9992, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u36(6){ }u37(7){ }u38(16){ }u39(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 94
;; live  gen 	 0 [ax] 4 [si] 5 [di]
;; live  kill	
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 5 (set (mem:SI (plus:DI (reg/f:DI 94)
                (const_int 36 [0x24])) [2 MEM[(struct yy_buffer_state *)_14].yy_is_our_buffer+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1671 90 {*movsi_internal}
     (nil))
(insn 37 36 38 5 (set (reg:DI 4 si)
        (reg/v/f:DI 92 [ file ])) lex.yy.c:1673 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 92 [ file ])
        (nil)))
(insn 38 37 39 5 (set (reg:DI 5 di)
        (reg/f:DI 94)) lex.yy.c:1673 89 {*movdi_internal}
     (nil))
(call_insn 39 38 44 5 (call (mem:QI (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>) [0 yy_init_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1673 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 44 39 45 5 (set (reg/i:DI 0 ax)
        (reg/f:DI 94)) lex.yy.c:1676 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 94)
        (nil)))
(insn 45 44 0 5 (use (reg/i:DI 0 ax)) lex.yy.c:1676 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyrestart(FILE*) (_Z9yyrestartP8_IO_FILE, funcdef_no=91, decl_uid=4252, cgraph_uid=91, symbol_order=118)

starting the processing of deferred insns
ending the processing of deferred insns


void yyrestart(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={4d,1u} r1={4d} r2={4d} r4={6d,2u} r5={6d,3u} r6={1d,6u} r7={1d,9u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,5u} r17={10d,3u} r18={3d} r19={3d} r20={1d,6u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={1d,2u} r91={3d,2u} r95={1d,1u} r97={1d,1u} r98={1d,2u} r102={1d,2u} r103={1d,2u} r105={1d,3u} r112={1d,1u} r113={1d,1u} r114={1d,1u,1e} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u,1e} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 334{269d,63u,2e} in 42{39 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 87 112
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 87 112
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 112 [ input_file ])
        (reg:DI 5 di [ input_file ])) lex.yy.c:1593 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ input_file ])
        (nil)))
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 3 8 2 (set (reg/f:DI 87 [ D.6669 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6669 ])
            (const_int 0 [0]))) lex.yy.c:1595 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 15)
            (pc))) lex.yy.c:1595 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 15)
;;  succ:       4 [6.7%] 
;;              3 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112

;; basic block 3, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [93.3%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 91 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 112
;; live  gen 	 17 [flags] 91 113
;; live  kill	
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg:DI 113 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (nil))
(insn 12 11 13 3 (set (reg/f:DI 91 [ D.6671 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 113 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 87 [ D.6669 ])) [1 *_7+0 S8 A64])) lex.yy.c:1595 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 113 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6669 ])
            (nil))))
(insn 13 12 14 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6671 ])
            (const_int 0 [0]))) lex.yy.c:1595 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 14 13 15 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 35)
            (pc))) lex.yy.c:1595 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 35)
;;  succ:       4 [15.0%]  (FALLTHRU)
;;              6 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

;; basic block 4, loop depth 0, count 0, freq 2071, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [15.0%]  (FALLTHRU)
;;              2 [6.7%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 91 95 97 98 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 112
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 91 95 97 98 114 115 116
;; live  kill	 17 [flags]
(code_label 15 14 16 4 82 "" [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 17 16 18 4 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1596 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 18 17 19 4 (set (reg:DI 115 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1597 89 {*movdi_internal}
     (nil))
(insn 19 18 20 4 (parallel [
            (set (reg:DI 114 [ D.6670 ])
                (ashift:DI (reg:DI 115 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1597 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 115 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 20 19 21 4 (set (reg/f:DI 116 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1597 89 {*movdi_internal}
     (nil))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 95 [ D.6669 ])
                (plus:DI (reg:DI 114 [ D.6670 ])
                    (reg/f:DI 116 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1597 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 116 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 114 [ D.6670 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 114 [ D.6670 ]))
                    (nil))))))
(insn 22 21 23 4 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) lex.yy.c:1598 90 {*movsi_internal}
     (nil))
(insn 23 22 24 4 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1598 89 {*movdi_internal}
     (nil))
(call_insn 24 23 25 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:1598 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 25 24 26 4 (set (reg/f:DI 97 [ D.6671 ])
        (reg:DI 0 ax)) lex.yy.c:1598 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 26 25 27 4 (set (mem/f:DI (reg/f:DI 95 [ D.6669 ]) [1 *_13+0 S8 A64])
        (reg/f:DI 97 [ D.6671 ])) lex.yy.c:1598 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.6671 ])
        (expr_list:REG_DEAD (reg/f:DI 95 [ D.6669 ])
            (nil))))
(insn 27 26 4 4 (set (reg/f:DI 98 [ D.6669 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1601 89 {*movdi_internal}
     (nil))
(insn 4 27 28 4 (set (reg/f:DI 91 [ D.6671 ])
        (const_int 0 [0])) lex.yy.c:1601 89 {*movdi_internal}
     (nil))
(insn 28 4 29 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 98 [ D.6669 ])
            (const_int 0 [0]))) lex.yy.c:1601 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 35)
            (pc))) lex.yy.c:1601 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4896 (nil)))
 -> 35)
;;  succ:       5 [51.0%]  (FALLTHRU)
;;              6 [49.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 98 112

;; basic block 5, loop depth 0, count 0, freq 1057, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [51.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(6){ }u33(7){ }u34(16){ }u35(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98
;; lr  def 	 91 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 98 112
;; live  gen 	 91 117
;; live  kill	
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 5 (set (reg:DI 117 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 32 31 35 5 (set (reg/f:DI 91 [ D.6671 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 117 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 98 [ D.6669 ])) [1 *_50+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 117 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 98 [ D.6669 ])
            (nil))))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 5, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [49.0%] 
;;              5 [100.0%]  (FALLTHRU)
;;              3 [85.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 105 118 119 120 121 122 123 124
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 112
;; live  gen 	 4 [si] 5 [di] 102 103 105 118 119 120 121 122 123 124
;; live  kill	 17 [flags]
(code_label 35 32 36 6 84 "" [2 uses])
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 6 (set (reg:DI 4 si)
        (reg/v/f:DI 112 [ input_file ])) lex.yy.c:1601 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 112 [ input_file ])
        (nil)))
(insn 38 37 39 6 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.6671 ])) lex.yy.c:1601 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6671 ])
        (nil)))
(call_insn 39 38 40 6 (call (mem:QI (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>) [0 yy_init_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1601 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_init_bufferP15yy_buffer_stateP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c948 yy_init_buffer>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 40 39 41 6 (set (reg:DI 119 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 41 40 42 6 (parallel [
            (set (reg:DI 118 [ D.6670 ])
                (ashift:DI (reg:DI 119 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1642 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 119 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 42 41 43 6 (set (reg/f:DI 120 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 43 42 44 6 (parallel [
            (set (reg/f:DI 102 [ D.6669 ])
                (plus:DI (reg:DI 118 [ D.6670 ])
                    (reg/f:DI 120 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1642 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 120 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 118 [ D.6670 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 118 [ D.6670 ]))
                    (nil))))))
(insn 44 43 45 6 (set (reg/f:DI 103 [ D.6671 ])
        (mem/f:DI (reg/f:DI 102 [ D.6669 ]) [1 *_29+0 S8 A64])) lex.yy.c:1642 89 {*movdi_internal}
     (nil))
(insn 45 44 46 6 (set (reg:SI 121 [ _30->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 103 [ D.6671 ])
                (const_int 32 [0x20])) [2 _30->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 46 45 47 6 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 121 [ _30->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 121 [ _30->yy_n_chars ])
        (nil)))
(insn 47 46 48 6 (set (reg/f:DI 105 [ D.6674 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.6671 ])
                (const_int 16 [0x10])) [1 _30->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6671 ])
        (nil)))
(insn 48 47 49 6 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 105 [ D.6674 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 49 48 50 6 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 105 [ D.6674 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 50 49 51 6 (set (reg/f:DI 122 [ *_29 ])
        (mem/f:DI (reg/f:DI 102 [ D.6669 ]) [1 *_29+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6669 ])
        (nil)))
(insn 51 50 52 6 (set (reg/f:DI 123 [ _33->yy_input_file ])
        (mem/f:DI (reg/f:DI 122 [ *_29 ]) [1 _33->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 122 [ *_29 ])
        (nil)))
(insn 52 51 53 6 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 123 [ _33->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 123 [ _33->yy_input_file ])
        (nil)))
(insn 53 52 54 6 (set (reg:QI 124 [ *_32 ])
        (mem:QI (reg/f:DI 105 [ D.6674 ]) [0 *_32+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ D.6674 ])
        (nil)))
(insn 54 53 0 6 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 124 [ *_32 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 124 [ *_32 ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yypush_buffer_state(YY_BUFFER_STATE) (_Z19yypush_buffer_stateP15yy_buffer_state, funcdef_no=98, decl_uid=4263, cgraph_uid=98, symbol_order=125)

starting the processing of deferred insns
ending the processing of deferred insns


void yypush_buffer_state(YY_BUFFER_STATE)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={2d,1u} r6={1d,8u} r7={1d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,7u} r17={10d,3u} r18={1d} r19={1d} r20={1d,8u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,3u} r88={1d,2u} r89={1d,2u} r91={1d,2u} r93={1d,1u} r99={1d,3u} r103={3d,5u} r106={1d,4u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 188{120d,68u,0e} in 37{36 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 106
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 106
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 106 [ new_buffer ])
        (reg:DI 5 di [ new_buffer ])) lex.yy.c:1759 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ new_buffer ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 106 [ new_buffer ])
            (const_int 0 [0]))) lex.yy.c:1760 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 53)
            (pc))) lex.yy.c:1760 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2164 (nil)))
 -> 53)
;;  succ:       8 [21.6%] 
;;              3 [78.4%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106

;; basic block 3, loop depth 0, count 0, freq 7836, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [78.4%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(6){ }u8(7){ }u9(16){ }u10(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 17 [flags] 87
;; live  kill	
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(call_insn 9 8 10 3 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:1763 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 10 9 11 3 (set (reg/f:DI 87 [ D.6678 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1766 89 {*movdi_internal}
     (nil))
(insn 11 10 12 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 87 [ D.6678 ])
            (const_int 0 [0]))) lex.yy.c:1766 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 12 11 13 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) lex.yy.c:1766 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 18)
;;  succ:       5 [85.0%] 
;;              4 [15.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106

;; basic block 4, loop depth 0, count 0, freq 1175, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [15.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(6){ }u15(7){ }u16(16){ }u17(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 103 107
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; live  gen 	 103 107
;; live  kill	 17 [flags]
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (set (reg:DI 107 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 15 14 18 4 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (ashift:DI (reg:DI 107 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 107 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

;; basic block 5, loop depth 0, count 0, freq 6661, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [85.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 88 89 103
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 106
;; live  gen 	 17 [flags] 88 89 103
;; live  kill	 17 [flags]
(code_label 18 15 19 5 93 "" [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:DI 88 [ D.6679 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1766 89 {*movdi_internal}
     (nil))
(insn 21 20 22 5 (parallel [
            (set (reg:DI 89 [ D.6679 ])
                (ashift:DI (reg:DI 88 [ D.6679 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1766 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 22 21 23 5 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (plus:DI (reg/f:DI 87 [ D.6678 ])
                    (reg:DI 89 [ D.6679 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1766 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 23 22 24 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:1766 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 24 23 25 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) lex.yy.c:1766 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1500 (nil)))
 -> 38)
;;  succ:       6 [85.0%]  (FALLTHRU)
;;              7 [15.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106

;; basic block 6, loop depth 0, count 0, freq 5662, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [85.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103
;; lr  def 	 17 [flags] 91 93 103 108 109 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 103 106
;; live  gen 	 91 93 103 108 109 110 111 112
;; live  kill	 17 [flags]
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 6 (set (reg/f:DI 91 [ D.6681 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1769 89 {*movdi_internal}
     (nil))
(insn 27 26 28 6 (set (reg:QI 108 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1769 93 {*movqi_internal}
     (nil))
(insn 28 27 29 6 (set (mem:QI (reg/f:DI 91 [ D.6681 ]) [0 *_12+0 S1 A8])
        (reg:QI 108 [ yy_hold_char ])) lex.yy.c:1769 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 108 [ yy_hold_char ])
        (nil)))
(insn 29 28 30 6 (set (reg/f:DI 93 [ D.6680 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])) lex.yy.c:1770 89 {*movdi_internal}
     (nil))
(insn 30 29 31 6 (set (mem/f:DI (plus:DI (reg/f:DI 93 [ D.6680 ])
                (const_int 16 [0x10])) [1 _15->yy_buf_pos+0 S8 A64])
        (reg/f:DI 91 [ D.6681 ])) lex.yy.c:1770 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 93 [ D.6680 ])
        (expr_list:REG_DEAD (reg/f:DI 91 [ D.6681 ])
            (nil))))
(insn 31 30 32 6 (set (reg/f:DI 109 [ *_10 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_10+0 S8 A64])) lex.yy.c:1771 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6678 ])
        (nil)))
(insn 32 31 33 6 (set (reg:SI 110 [ yy_n_chars ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1771 90 {*movsi_internal}
     (nil))
(insn 33 32 34 6 (set (mem:SI (plus:DI (reg/f:DI 109 [ *_10 ])
                (const_int 32 [0x20])) [2 _17->yy_n_chars+0 S4 A64])
        (reg:SI 110 [ yy_n_chars ])) lex.yy.c:1771 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110 [ yy_n_chars ])
        (expr_list:REG_DEAD (reg/f:DI 109 [ *_10 ])
            (nil))))
(insn 34 33 35 6 (parallel [
            (set (reg:DI 111)
                (plus:DI (reg:DI 88 [ D.6679 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1776 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6679 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 35 34 36 6 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (reg:DI 111)) lex.yy.c:1776 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 111)
        (nil)))
(insn 36 35 37 6 (parallel [
            (set (reg:DI 112 [ D.6679 ])
                (plus:DI (reg:DI 89 [ D.6679 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6679 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 37 36 38 6 (parallel [
            (set (reg/f:DI 103 [ D.6678 ])
                (plus:DI (reg/f:DI 87 [ D.6678 ])
                    (reg:DI 112 [ D.6679 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 112 [ D.6679 ])
        (expr_list:REG_DEAD (reg/f:DI 87 [ D.6678 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106

;; basic block 7, loop depth 0, count 0, freq 7836, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              5 [15.0%] 
;;              6 [100.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; lr  def 	 99 113 114 115 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 106
;; live  gen 	 99 113 114 115 116
;; live  kill	
(code_label 38 37 39 7 94 "" [1 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 7 (set (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_41+0 S8 A64])
        (reg/v/f:DI 106 [ new_buffer ])) lex.yy.c:1777 89 {*movdi_internal}
     (nil))
(insn 41 40 42 7 (set (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])
        (mem:SI (plus:DI (reg/v/f:DI 106 [ new_buffer ])
                (const_int 32 [0x20])) [2 new_buffer_4(D)->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 42 41 43 7 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113 [ new_buffer_4(D)->yy_n_chars ])
        (nil)))
(insn 43 42 44 7 (set (reg/f:DI 99 [ D.6681 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 106 [ new_buffer ])
                (const_int 16 [0x10])) [1 new_buffer_4(D)->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 106 [ new_buffer ])
        (nil)))
(insn 44 43 45 7 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 99 [ D.6681 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 45 44 46 7 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 99 [ D.6681 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 46 45 47 7 (set (reg/f:DI 114 [ *_41 ])
        (mem/f:DI (reg/f:DI 103 [ D.6678 ]) [1 *_41+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6678 ])
        (nil)))
(insn 47 46 48 7 (set (reg/f:DI 115 [ _34->yy_input_file ])
        (mem/f:DI (reg/f:DI 114 [ *_41 ]) [1 _34->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 114 [ *_41 ])
        (nil)))
(insn 48 47 49 7 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 115 [ _34->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 115 [ _34->yy_input_file ])
        (nil)))
(insn 49 48 50 7 (set (reg:QI 116 [ *_33 ])
        (mem:QI (reg/f:DI 99 [ D.6681 ]) [0 *_33+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99 [ D.6681 ])
        (nil)))
(insn 50 49 53 7 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 116 [ *_33 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 116 [ *_33 ])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 53 50 54 8 91 "" [1 uses])
(note 54 53 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yypop_buffer_state() (_Z18yypop_buffer_statev, funcdef_no=99, decl_uid=4264, cgraph_uid=99, symbol_order=126)

starting the processing of deferred insns
ending the processing of deferred insns


void yypop_buffer_state()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,1u} r6={1d,7u} r7={1d,8u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,6u} r17={10d,4u} r18={1d} r19={1d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,2u} r88={1d,3u} r89={1d,3u} r91={1d,2u} r92={1d,2u} r94={1d,2u} r95={1d,3u} r97={1d,3u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} 
;;    total ref usage 174{115d,59u,0e} in 31{30 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 88
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 88 [ D.6687 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 88 [ D.6687 ])
            (const_int 0 [0]))) lex.yy.c:1790 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 11 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 11)
            (pc))) lex.yy.c:1790 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8986 (nil)))
 -> 11)
;;  succ:       7 [10.1%]  (FALLTHRU)
;;              3 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88

;; basic block 3, loop depth 0, count 0, freq 8986, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [89.9%] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 89 91 92 101
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  gen 	 17 [flags] 89 91 92 101
;; live  kill	 17 [flags]
(code_label 11 7 12 3 102 "" [1 uses])
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg:DI 89 [ D.6688 ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 14 13 15 3 (parallel [
            (set (reg:DI 101 [ D.6688 ])
                (ashift:DI (reg:DI 89 [ D.6688 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1790 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 15 14 16 3 (parallel [
            (set (reg/f:DI 91 [ D.6687 ])
                (plus:DI (reg/f:DI 88 [ D.6687 ])
                    (reg:DI 101 [ D.6688 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1790 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 101 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 16 15 18 3 (set (reg/f:DI 92 [ D.6689 ])
        (mem/f:DI (reg/f:DI 91 [ D.6687 ]) [1 *_8+0 S8 A64])) lex.yy.c:1790 89 {*movdi_internal}
     (nil))
(insn 18 16 19 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 92 [ D.6689 ])
            (const_int 0 [0]))) lex.yy.c:1790 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 19 18 51 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) lex.yy.c:1790 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1014 (nil)))
 -> 57)
;;  succ:       7 [10.1%] 
;;              6 [89.9%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92

;; basic block 4, loop depth 0, count 0, freq 4037, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  def 	 17 [flags] 87 94 95 102
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  gen 	 17 [flags] 87 94 95 102
;; live  kill	 17 [flags]
(code_label 51 19 23 4 106 "" [1 uses])
(note 23 51 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (parallel [
            (set (reg:DI 94 [ D.6688 ])
                (plus:DI (reg:DI 89 [ D.6688 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1796 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 89 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 25 24 26 4 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (reg:DI 94 [ D.6688 ])) lex.yy.c:1796 89 {*movdi_internal}
     (nil))
(insn 26 25 27 4 (parallel [
            (set (reg:DI 102 [ D.6688 ])
                (ashift:DI (reg:DI 94 [ D.6688 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 94 [ D.6688 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 27 26 28 4 (parallel [
            (set (reg/f:DI 87 [ D.6687 ])
                (plus:DI (reg/f:DI 88 [ D.6687 ])
                    (reg:DI 102 [ D.6688 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 102 [ D.6688 ])
        (expr_list:REG_DEAD (reg/f:DI 88 [ D.6687 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 28 27 29 4 (set (reg/f:DI 95 [ D.6689 ])
        (mem/f:DI (reg/f:DI 87 [ D.6687 ]) [1 *_1+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 29 28 30 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 95 [ D.6689 ])
            (const_int 0 [0]))) lex.yy.c:1798 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 57)
            (pc))) lex.yy.c:1798 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 57)
;;  succ:       5 [100.0%]  (FALLTHRU)
;;              7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95

;; basic block 5, loop depth 0, count 0, freq 6520, maybe hot
;; Invalid sum of incoming frequencies 4037, should be 6520
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(6){ }u29(7){ }u30(16){ }u31(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; lr  def 	 97 103 104 105 106
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 95
;; live  gen 	 97 103 104 105 106
;; live  kill	
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg:SI 103 [ _23->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 95 [ D.6689 ])
                (const_int 32 [0x20])) [2 _23->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 103 [ _23->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 103 [ _23->yy_n_chars ])
        (nil)))
(insn 34 33 35 5 (set (reg/f:DI 97 [ D.6691 ])
        (mem/f:DI (plus:DI (reg/f:DI 95 [ D.6689 ])
                (const_int 16 [0x10])) [1 _23->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6689 ])
        (nil)))
(insn 35 34 36 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 97 [ D.6691 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 36 35 37 5 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 97 [ D.6691 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 37 36 38 5 (set (reg/f:DI 104 [ *_1 ])
        (mem/f:DI (reg/f:DI 87 [ D.6687 ]) [1 *_1+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6687 ])
        (nil)))
(insn 38 37 39 5 (set (reg/f:DI 105 [ _26->yy_input_file ])
        (mem/f:DI (reg/f:DI 104 [ *_1 ]) [1 _26->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 104 [ *_1 ])
        (nil)))
(insn 39 38 40 5 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 105 [ _26->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 105 [ _26->yy_input_file ])
        (nil)))
(insn 40 39 41 5 (set (reg:QI 106 [ *_25 ])
        (mem:QI (reg/f:DI 97 [ D.6691 ]) [0 *_25+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 97 [ D.6691 ])
        (nil)))
(insn 41 40 47 5 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 106 [ *_25 ])) lex.yy.c:1645 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 106 [ *_25 ])
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 8075, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [89.9%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(6){ }u43(7){ }u44(16){ }u45(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 91 92
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 91 92
;; live  gen 	 5 [di] 17 [flags]
;; live  kill	
(note 47 41 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 6 (set (reg:DI 5 di)
        (reg/f:DI 92 [ D.6689 ])) lex.yy.c:1793 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6689 ])
        (nil)))
(call_insn 49 48 50 6 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1793 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 50 49 52 6 (set (mem/f:DI (reg/f:DI 91 [ D.6687 ]) [1 *_8+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1794 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6687 ])
        (nil)))
(insn 52 50 53 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 89 [ D.6688 ])
            (const_int 0 [0]))) lex.yy.c:1795 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 53 52 57 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) lex.yy.c:1795 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 51)
;;  succ:       4 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89

;; basic block 7, loop depth 0, count 0, freq 10000, maybe hot
;; Invalid sum of incoming frequencies 12483, should be 10000
;;  prev block 6, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              2 [10.1%]  (FALLTHRU)
;;              3 [10.1%] 
;;              4
;;              6 [50.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 57 53 58 7 101 "" [2 uses])
(note 58 57 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yylex() (_Z5yylexv, funcdef_no=85, decl_uid=5394, cgraph_uid=85, symbol_order=112)

*****starting processing of loop 7 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 105, 173
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 2 (0.011)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 2 (0.011)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 3 (0.017)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 10, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} 
;;    total ref usage 4369{3007d,1349u,13e} in 804{769 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	17[0,1] 187[2,2] 192[3,3] 193[4,4] 468[5,5] 469[6,6] 470[7,7] 542[8,8] 543[9,9] 
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 543
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
;; rd  in  	(1) 543[9]
;; rd  gen 	(9) 17[1],187[2],192[3],193[4],468[5],469[6],470[7],542[8],543[9]
;; rd  kill	(10) 17[0,1],187[2],192[3],193[4],468[5],469[6],470[7],542[8],543[9]
;;  UD chains for artificial uses at top

(code_label 789 775 776 105 200 "" [0 uses])
(note 776 789 777 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 777
(debug_insn 777 776 778 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 778
(debug_insn 778 777 781 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 781
;;      reg 543 { d9(bb 105 insn 787) }
(insn 781 778 1406 105 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 543 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 3 uid 1406
;;      reg 192 { d3(bb 105 insn 781) }
(debug_insn 1406 781 782 105 (var_location:SI D#22 (sign_extend:SI (reg:HI 192 [ D.6786 ]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 782
;;      reg 192 { d3(bb 105 insn 781) }
(insn 782 1406 784 105 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 5 uid 784
(debug_insn 784 782 785 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 6 uid 785
(debug_insn 785 784 787 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 7 uid 787
;;      reg 193 { d4(bb 105 insn 782) }
(insn 787 785 788 105 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 8 uid 788
;;      reg 543 { d9(bb 105 insn 787) }
(insn 788 787 791 105 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 791
;;      reg 187 { d2(bb 105 insn 788) }
(insn 791 788 792 105 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 10 uid 792
;;      reg 542 { d8(bb 105 insn 791) }
(insn 792 791 793 105 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 793
;;      reg 468 { d5(bb 105 insn 792) }
(insn 793 792 794 105 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 12 uid 794
;;      reg 469 { d6(bb 105 insn 793) }
(insn 794 793 795 105 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 13 uid 795
;;      reg 193 { d4(bb 105 insn 782) }
;;      reg 470 { d7(bb 105 insn 794) }
(insn 795 794 796 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 14 uid 796
;;      reg 17 { d1(bb 105 insn 795) }
(jump_insn 796 795 1445 105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1445)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1445)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; live  out 	 543
;; rd  out 	(1) 543[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 543
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 17[1],187[2],192[3],193[4],468[5],469[6],470[7],542[8],543[9]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1445 796 1444 173 265 "" [1 uses])
(note 1444 1445 797 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; live  out 	 543
;; rd  out 	(1) 543[9]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 7 ******
*****starting processing of loop 10 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 133, 134, 164, 174
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 6 (0.034)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 6 (0.034)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 7 ( 0.04)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 91, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} 
;;    total ref usage 4369{3007d,1349u,13e} in 804{769 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,3] 5[4,5] 8[6,6] 9[7,7] 10[8,8] 11[9,9] 12[10,10] 13[11,11] 14[12,12] 15[13,13] 17[14,22] 18[23,23] 19[24,24] 21[25,25] 22[26,26] 23[27,27] 24[28,28] 25[29,29] 26[30,30] 27[31,31] 28[32,32] 29[33,33] 30[34,34] 31[35,35] 32[36,36] 33[37,37] 34[38,38] 35[39,39] 36[40,40] 37[41,41] 38[42,42] 39[43,43] 40[44,44] 45[45,45] 46[46,46] 47[47,47] 48[48,48] 49[49,49] 50[50,50] 51[51,51] 52[52,52] 53[53,53] 54[54,54] 55[55,55] 56[56,56] 57[57,57] 58[58,58] 59[59,59] 60[60,60] 61[61,61] 62[62,62] 63[63,63] 64[64,64] 65[65,65] 66[66,66] 67[67,67] 68[68,68] 69[69,69] 70[70,70] 71[71,71] 72[72,72] 73[73,73] 74[74,74] 75[75,75] 76[76,76] 77[77,77] 78[78,78] 79[79,79] 80[80,80] 212[81,81] 251[82,82] 347[83,83] 518[84,84] 521[85,85] 522[86,86] 523[87,87] 524[88,88] 540[89,89] 541[90,90] 
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 212
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; rd  in  	(1) 212[81]
;; rd  gen 	(3) 0[0],17[15],251[82]
;; rd  kill	(11) 0[0],17[14,15,16,17,18,19,20,21,22],251[82]
;;  UD chains for artificial uses at top

(code_label 1256 27 976 133 232 "" [0 uses])
(note 976 1256 977 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 977
;;      reg 212 { d81(bb 164 insn 1252) }
(debug_insn 977 976 978 133 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 978
(debug_insn 978 977 979 133 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
;;   UD chains for insn luid 2 uid 979
(insn 979 978 980 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 980
;;      reg 7 { }
;;      reg 5 { d4(bb 133 insn 979) }
(call_insn 980 979 1355 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1355
;;      reg 0 { d0(bb 133 insn 980) }
(debug_insn 1355 980 981 133 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 5 uid 981
;;      reg 0 { d0(bb 133 insn 980) }
(insn 981 1355 982 133 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 6 uid 982
(debug_insn 982 981 983 133 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 983
;;      reg 251 { d82(bb 133 insn 981) }
(insn 983 982 984 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 8 uid 984
;;      reg 17 { d15(bb 133 insn 983) }
(jump_insn 984 983 985 133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; live  out 	 212 251
;; rd  out 	(2) 212[81],251[82]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 212 251
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(4) 0[0],17[15],212[81],251[82]
;; rd  gen 	(1) 17[16]
;; rd  kill	(9) 17[14,15,16,17,18,19,20,21,22]
;;  UD chains for artificial uses at top

(note 985 984 986 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 986
;;      reg 251 { d82(bb 133 insn 981) }
(insn 986 985 987 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 987
;;      reg 17 { d16(bb 134 insn 986) }
(jump_insn 987 986 1273 134 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; live  out 	 212 251
;; rd  out 	(2) 212[81],251[82]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 212 251
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
;; rd  in  	(2) 212[81],251[82]
;; rd  gen 	(10) 17[22],212[81],347[83],518[84],521[85],522[86],523[87],524[88],540[89],541[90]
;; rd  kill	(18) 17[14,15,16,17,18,19,20,21,22],212[81],347[83],518[84],521[85],522[86],523[87],524[88],540[89],541[90]
;;  UD chains for artificial uses at top

(code_label 1239 1236 1240 164 220 "" [1 uses])
(note 1240 1239 1242 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1242
(debug_insn 1242 1240 1243 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 1 uid 1243
(insn 1243 1242 1244 164 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1244
;;      reg 540 { d89(bb 164 insn 1243) }
(insn 1244 1243 1245 164 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1245
(insn 1245 1244 1246 164 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1246
;;      reg 518 { d84(bb 164 insn 1244) }
;;      reg 541 { d90(bb 164 insn 1245) }
;;   eq_note reg 518 { d84(bb 164 insn 1244) }
(insn 1246 1245 1247 164 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1247
;;      reg 347 { d83(bb 164 insn 1246) }
(insn 1247 1246 1248 164 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1248
;;      reg 521 { d85(bb 164 insn 1247) }
(insn 1248 1247 1249 164 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1249
;;      reg 212 { d81(bb 164 insn 1252) }
;;      reg 522 { d86(bb 164 insn 1248) }
(insn 1249 1248 1250 164 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 1250
;;      reg 224 { }
;;      reg 523 { d87(bb 164 insn 1249) }
(insn 1250 1249 1251 164 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 1251
;;      reg 251 { d82(bb 133 insn 981) }
;;      reg 524 { d88(bb 164 insn 1250) }
(insn 1251 1250 1252 164 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
;;   UD chains for insn luid 10 uid 1252
;;      reg 212 { d81(bb 164 insn 1252) }
(insn 1252 1251 1254 164 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 1254
;;      reg 212 { d81(bb 164 insn 1252) }
(debug_insn 1254 1252 1255 164 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 12 uid 1255
(debug_insn 1255 1254 1257 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 13 uid 1257
;;      reg 212 { d81(bb 164 insn 1252) }
;;      reg 309 { }
(insn 1257 1255 1258 164 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 14 uid 1258
;;      reg 17 { d22(bb 164 insn 1257) }
(jump_insn 1258 1257 1447 164 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1447)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1447)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 309
;; live  out 	 212
;; rd  out 	(1) 212[81]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 212
;; live  gen 	
;; live  kill	
;; rd  in  	(1) 212[81]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1447 1258 1446 174 266 "" [1 uses])
(note 1446 1447 1263 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 309
;; live  out 	 212
;; rd  out 	(1) 212[81]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 10 ******
*****starting processing of loop 11 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 138, 139, 141, 166
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 5 (0.028)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 5 (0.028)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 5 (0.028)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 234, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} 
;;    total ref usage 4369{3007d,1349u,13e} in 804{769 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225
;;  reg->defs[] map:	0[0,2] 1[3,6] 2[7,10] 4[11,14] 5[15,20] 8[21,23] 9[24,26] 10[27,29] 11[30,32] 12[33,35] 13[36,38] 14[39,41] 15[42,44] 17[45,51] 18[52,54] 19[55,57] 21[58,60] 22[61,63] 23[64,66] 24[67,69] 25[70,72] 26[73,75] 27[76,78] 28[79,81] 29[82,84] 30[85,87] 31[88,90] 32[91,93] 33[94,96] 34[97,99] 35[100,102] 36[103,105] 37[106,108] 38[109,111] 39[112,114] 40[115,117] 45[118,120] 46[121,123] 47[124,126] 48[127,129] 49[130,132] 50[133,135] 51[136,138] 52[139,141] 53[142,144] 54[145,147] 55[148,150] 56[151,153] 57[154,156] 58[157,159] 59[160,162] 60[163,165] 61[166,168] 62[169,171] 63[172,174] 64[175,177] 65[178,180] 66[181,183] 67[184,186] 68[187,189] 69[190,192] 70[193,195] 71[196,198] 72[199,201] 73[202,204] 74[205,207] 75[208,210] 76[211,213] 77[214,216] 78[217,219] 79[220,222] 80[223,225] 245[226,226] 274[227,227] 275[228,228] 277[229,229] 488[230,230] 489[231,231] 490[232,232] 491[233,233] 
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 245
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; rd  in  	(1) 245[226]
;; rd  gen 	(6) 0[0],17[47],274[227],275[228],488[230],489[231]
;; rd  kill	(14) 0[0,1,2],17[45,46,47,48,49,50,51],274[227],275[228],488[230],489[231]
;;  UD chains for artificial uses at top

(code_label 1043 1004 1005 138 225 "" [0 uses])
(note 1005 1043 1006 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1006
;;      reg 224 { }
;;      reg 245 { d226(bb 141 insn 1042) }
(debug_insn 1006 1005 1007 138 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 1 uid 1007
(debug_insn 1007 1006 1008 138 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 2 uid 1008
;;      reg 309 { }
(debug_insn 1008 1007 1009 138 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 3 uid 1009
(debug_insn 1009 1008 1010 138 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 4 uid 1010
;;      reg 245 { d226(bb 141 insn 1042) }
(insn 1010 1009 1011 138 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1011
;;      reg 224 { }
;;      reg 489 { d231(bb 138 insn 1010) }
(insn 1011 1010 1012 138 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 6 uid 1012
(insn 1012 1011 1013 138 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1013
;;      reg 309 { }
(insn 1013 1012 1014 138 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1014
(insn 1014 1013 1015 138 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 1015
;;      reg 488 { d230(bb 138 insn 1011) }
(insn 1015 1014 1016 138 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 10 uid 1016
;;      reg 7 { }
;;      reg 1 { d3(bb 138 insn 1013) }
;;      reg 2 { d7(bb 138 insn 1012) }
;;      reg 4 { d11(bb 138 insn 1014) }
;;      reg 5 { d15(bb 138 insn 1015) }
(call_insn 1016 1015 1017 138 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 11 uid 1017
;;      reg 0 { d0(bb 138 insn 1016) }
(insn 1017 1016 1018 138 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 1018
(debug_insn 1018 1017 1019 138 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 13 uid 1019
(debug_insn 1019 1018 1020 138 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 14 uid 1020
(debug_insn 1020 1019 1021 138 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 15 uid 1021
(debug_insn 1021 1020 1022 138 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 16 uid 1022
;;      reg 274 { d227(bb 138 insn 1017) }
(insn 1022 1021 1023 138 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 17 uid 1023
;;      reg 274 { d227(bb 138 insn 1017) }
(insn 1023 1022 1024 138 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 18 uid 1024
;;      reg 274 { d227(bb 138 insn 1017) }
(insn 1024 1023 1025 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 19 uid 1025
;;      reg 17 { d47(bb 138 insn 1024) }
(jump_insn 1025 1024 1026 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 270 309
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; rd  in  	(6) 0[0],17[47],274[227],275[228],488[230],489[231]
;; rd  gen 	(3) 0[1],17[49],277[229]
;; rd  kill	(11) 0[0,1,2],17[45,46,47,48,49,50,51],277[229]
;;  UD chains for artificial uses at top

(note 1026 1025 1027 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1027
(insn 1027 1026 1028 139 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1028
;;      reg 7 { }
;;      reg 5 { d17(bb 139 insn 1027) }
(call_insn 1028 1027 1029 139 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 1029
;;      reg 0 { d1(bb 139 insn 1028) }
(insn 1029 1028 1030 139 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 1030
;;      reg 277 { d229(bb 139 insn 1029) }
(insn 1030 1029 1031 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1031
;;      reg 17 { d49(bb 139 insn 1030) }
(jump_insn 1031 1030 1032 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 270 309
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(3) 245[226],490[232],491[233]
;; rd  kill	(3) 245[226],490[232],491[233]
;;  UD chains for artificial uses at top

(note 1036 1033 1037 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1037
;;      reg 270 { }
(insn 1037 1036 1038 141 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1038
(insn 1038 1037 1039 141 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1039
;;      reg 7 { }
;;      reg 5 { d19(bb 141 insn 1038) }
(call_insn 1039 1038 1040 141 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1040
(insn 1040 1039 1041 141 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1041
(insn 1041 1040 1042 141 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1042
;;      reg 490 { d232(bb 141 insn 1040) }
;;      reg 491 { d233(bb 141 insn 1041) }
(insn 1042 1041 1046 141 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 270 309
;; live  out 	 245
;; rd  out 	(1) 245[226]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(1) 17[51]
;; rd  kill	(7) 17[45,46,47,48,49,50,51]
;;  UD chains for artificial uses at top

(code_label 1271 1268 1272 166 224 "" [1 uses])
(note 1272 1271 1274 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1274
;;      reg 270 { }
(insn 1274 1272 1275 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 1275
;;      reg 17 { d51(bb 166 insn 1274) }
(jump_insn 1275 1274 1281 166 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 270 309
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 11 ******
Set in insn 1013 is invariant (0), cost 0, depends on 
Set in insn 1014 is invariant (1), cost 0, depends on 
*****starting processing of loop 12 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 122, 123, 124, 125, 126, 129, 130
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 9 (0.051)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 12 (0.068)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 12 (0.068)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 101, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} 
;;    total ref usage 4369{3007d,1349u,13e} in 804{769 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 4[3,4] 5[5,6] 8[7,7] 9[8,8] 10[9,9] 11[10,10] 12[11,11] 13[12,12] 14[13,13] 15[14,14] 17[15,27] 18[28,28] 19[29,29] 21[30,30] 22[31,31] 23[32,32] 24[33,33] 25[34,34] 26[35,35] 27[36,36] 28[37,37] 29[38,38] 30[39,39] 31[40,40] 32[41,41] 33[42,42] 34[43,43] 35[44,44] 36[45,45] 37[46,46] 38[47,47] 39[48,48] 40[49,49] 45[50,50] 46[51,51] 47[52,52] 48[53,53] 49[54,54] 50[55,55] 51[56,56] 52[57,57] 53[58,58] 54[59,59] 55[60,60] 56[61,61] 57[62,62] 58[63,63] 59[64,64] 60[65,65] 61[66,66] 62[67,67] 63[68,68] 64[69,69] 65[70,70] 66[71,71] 67[72,72] 68[73,73] 69[74,74] 70[75,75] 71[76,76] 72[77,77] 73[78,78] 74[79,79] 75[80,80] 76[81,81] 77[82,82] 78[83,83] 79[84,84] 80[85,85] 230[86,86] 232[87,87] 237[88,88] 238[89,89] 240[90,91] 242[92,92] 244[93,93] 245[94,94] 481[95,95] 482[96,96] 483[97,97] 484[98,98] 485[99,99] 486[100,100] 
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 244 245
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; rd  in  	(2) 244[93],245[94]
;; rd  gen 	(3) 17[16],232[87],481[95]
;; rd  kill	(15) 17[15,16,17,18,19,20,21,22,23,24,25,26,27],232[87],481[95]
;;  UD chains for artificial uses at top

(code_label 964 898 899 122 217 "" [0 uses])
(note 899 964 900 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 900
(debug_insn 900 899 901 122 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 901
(debug_insn 901 900 902 122 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 2 uid 902
(debug_insn 902 901 903 122 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 3 uid 903
(debug_insn 903 902 904 122 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 4 uid 904
(debug_insn 904 903 905 122 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 5 uid 905
(debug_insn 905 904 906 122 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 6 uid 906
(debug_insn 906 905 907 122 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 7 uid 907
;;      reg 245 { d94(bb 129 insn 958) }
(insn 907 906 908 122 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 908
;;      reg 232 { d87(bb 122 insn 907) }
;;      reg 244 { d93(bb 129 insn 956) }
(insn 908 907 910 122 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 910
;;      reg 481 { d95(bb 122 insn 908) }
(debug_insn 910 908 911 122 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
;;   UD chains for insn luid 10 uid 911
;;      reg 245 { d94(bb 129 insn 958) }
(insn 911 910 912 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 912
;;      reg 17 { d16(bb 122 insn 911) }
(jump_insn 912 911 913 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 245 481
;; live  out 	 232 245 481
;; rd  out 	(3) 232[87],245[94],481[95]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 232 245 481
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; rd  in  	(4) 17[16],232[87],245[94],481[95]
;; rd  gen 	(3) 17[18],237[88],238[89]
;; rd  kill	(15) 17[15,16,17,18,19,20,21,22,23,24,25,26,27],237[88],238[89]
;;  UD chains for artificial uses at top

(note 913 912 914 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 914
;;      reg 245 { d94(bb 129 insn 958) }
(insn 914 913 915 123 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 915
;;      reg 237 { d88(bb 123 insn 914) }
(insn 915 914 916 123 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 916
;;      reg 238 { d89(bb 123 insn 915) }
(debug_insn 916 915 917 123 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
;;   UD chains for insn luid 3 uid 917
;;      reg 238 { d89(bb 123 insn 915) }
(insn 917 916 918 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 918
;;      reg 17 { d18(bb 123 insn 917) }
(jump_insn 918 917 919 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 237 238 245 481
;; live  out 	 232 237 238 245 481
;; rd  out 	(5) 232[87],237[88],238[89],245[94],481[95]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 237 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 232 237 245 481
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; rd  in  	(5) 232[87],237[88],238[89],245[94],481[95]
;; rd  gen 	(2) 240[90],482[96]
;; rd  kill	(16) 17[15,16,17,18,19,20,21,22,23,24,25,26,27],240[90,91],482[96]
;;  UD chains for artificial uses at top

(note 919 918 920 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 920
;;      reg 237 { d88(bb 123 insn 914) }
(insn 920 919 921 124 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 921
;;      reg 237 { d88(bb 123 insn 914) }
;;      reg 482 { d96(bb 124 insn 920) }
(insn 921 920 922 124 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 922
;;      reg 240 { d90(bb 124 insn 921) }
;;      reg 245 { d94(bb 129 insn 958) }
(insn 922 921 925 124 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 240 245 481
;; live  out 	 232 240 245 481
;; rd  out 	(4) 232[87],240[90],245[94],481[95]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 238 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 232 238 245 481
;; live  gen 	 240
;; live  kill	
;; rd  in  	(5) 232[87],237[88],238[89],245[94],481[95]
;; rd  gen 	(1) 240[91]
;; rd  kill	(2) 240[90,91]
;;  UD chains for artificial uses at top

(code_label 925 922 926 125 213 "" [1 uses])
(note 926 925 927 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 927
;;      reg 238 { d89(bb 123 insn 915) }
;;      reg 245 { d94(bb 129 insn 958) }
(insn 927 926 26 125 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 26
;;      reg 238 { d89(bb 123 insn 915) }
(insn 26 927 928 125 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 240 245 481
;; live  out 	 232 240 245 481
;; rd  out 	(4) 232[87],240[91],245[94],481[95]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 232 240 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 232 240 245 481
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; rd  in  	(5) 232[87],240[90,91],245[94],481[95]
;; rd  gen 	(4) 0[0],17[23],242[92],483[97]
;; rd  kill	(16) 0[0],17[15,16,17,18,19,20,21,22,23,24,25,26,27],242[92],483[97]
;;  UD chains for artificial uses at top

(code_label 928 26 929 126 214 "" [0 uses])
(note 929 928 930 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 930
;;      reg 232 { d87(bb 122 insn 907) }
(debug_insn 930 929 931 126 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 1 uid 931
;;      reg 240 { d91(bb 125 insn 26) d90(bb 124 insn 921) }
(debug_insn 931 930 932 126 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 240 { d91(bb 125 insn 26) d90(bb 124 insn 921) }
(insn 932 931 933 126 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 933
;;      reg 483 { d97(bb 126 insn 932) }
(insn 933 932 934 126 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 4 uid 934
;;      reg 232 { d87(bb 122 insn 907) }
(insn 934 933 935 126 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 5 uid 935
;;      reg 7 { }
;;      reg 4 { d3(bb 126 insn 933) }
;;      reg 5 { d5(bb 126 insn 934) }
(call_insn 935 934 936 126 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 6 uid 936
;;      reg 0 { d0(bb 126 insn 935) }
(insn 936 935 937 126 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 937
(debug_insn 937 936 938 126 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 8 uid 938
(debug_insn 938 937 939 126 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 9 uid 939
;;      reg 242 { d92(bb 126 insn 936) }
;;      reg 245 { d94(bb 129 insn 958) }
(insn 939 938 940 126 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 10 uid 940
;;      reg 242 { d92(bb 126 insn 936) }
(insn 940 939 941 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 941
;;      reg 17 { d23(bb 126 insn 940) }
(jump_insn 941 940 945 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; live  out 	 242 481
;; rd  out 	(2) 242[92],481[95]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 242 481
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; rd  in  	(2) 242[92],481[95]
;; rd  gen 	(7) 17[27],230[86],244[93],245[94],484[98],485[99],486[100]
;; rd  kill	(19) 17[15,16,17,18,19,20,21,22,23,24,25,26,27],230[86],244[93],245[94],484[98],485[99],486[100]
;;  UD chains for artificial uses at top

(note 954 951 955 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 955
;;      reg 481 { d95(bb 122 insn 908) }
(insn 955 954 956 129 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 1 uid 956
;;      reg 242 { d92(bb 126 insn 936) }
;;      reg 484 { d98(bb 129 insn 955) }
(insn 956 955 957 129 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 957
;;      reg 244 { d93(bb 129 insn 956) }
(insn 957 956 958 129 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 958
;;      reg 152 { }
(insn 958 957 959 129 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 959
;;      reg 245 { d94(bb 129 insn 958) }
(insn 959 958 960 129 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 960
;;      reg 486 { d100(bb 129 insn 959) }
;;   eq_note reg 245 { d94(bb 129 insn 958) }
(insn 960 959 961 129 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 6 uid 961
;;      reg 224 { }
;;      reg 485 { d99(bb 129 insn 960) }
(insn 961 960 963 129 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 963
;;      reg 230 { d86(bb 129 insn 961) }
(debug_insn 963 961 965 129 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 8 uid 965
;;      reg 230 { d86(bb 129 insn 961) }
(insn 965 963 966 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 9 uid 966
;;      reg 17 { d27(bb 129 insn 965) }
(jump_insn 966 965 1378 129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 244 245
;; live  out 	 244 245
;; rd  out 	(2) 244[93],245[94]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 244 245
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 244[93],245[94]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1378 966 1377 130 253 "" [1 uses])
(note 1377 1378 967 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 244 245
;; live  out 	 244 245
;; rd  out 	(2) 244[93],245[94]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 12 ******
*****starting processing of loop 13 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 116, 175
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 2 (0.011)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 2 (0.011)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 3 (0.017)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 4, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} 
;;    total ref usage 4369{3007d,1349u,13e} in 804{769 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	17[0,1] 226[2,2] 227[3,3] 
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 227
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; rd  in  	(1) 227[3]
;; rd  gen 	(3) 17[1],226[2],227[3]
;; rd  kill	(4) 17[0,1],226[2],227[3]
;;  UD chains for artificial uses at top

(code_label 875 25 860 116 208 "" [0 uses])
(note 860 875 861 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 861
;;      reg 227 { d3(bb 116 insn 870) }
(debug_insn 861 860 864 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 864
;;      reg 156 { }
;;      reg 227 { d3(bb 116 insn 870) }
(debug_insn 864 861 865 116 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 865
(debug_insn 865 864 866 116 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 3 uid 866
;;      reg 213 { }
;;      reg 227 { d3(bb 116 insn 870) }
(debug_insn 866 865 867 116 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 867
(debug_insn 867 866 868 116 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 5 uid 868
;;      reg 213 { }
;;      reg 227 { d3(bb 116 insn 870) }
(insn 868 867 869 116 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 869
;;      reg 156 { }
;;      reg 226 { d2(bb 116 insn 868) }
;;      reg 227 { d3(bb 116 insn 870) }
(insn 869 868 870 116 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 7 uid 870
;;      reg 227 { d3(bb 116 insn 870) }
(insn 870 869 872 116 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 872
;;      reg 227 { d3(bb 116 insn 870) }
(debug_insn 872 870 873 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 873
(debug_insn 873 872 874 116 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
;;   UD chains for insn luid 10 uid 874
(debug_insn 874 873 876 116 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
;;   UD chains for insn luid 11 uid 876
;;      reg 224 { }
;;      reg 227 { d3(bb 116 insn 870) }
(insn 876 874 877 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 12 uid 877
;;      reg 17 { d1(bb 116 insn 876) }
(jump_insn 877 876 1449 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1449)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1449)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; live  out 	 227
;; rd  out 	(1) 227[3]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 227
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 17[1],226[2],227[3]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1449 877 1448 175 267 "" [1 uses])
(note 1448 1449 878 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; live  out 	 227
;; rd  out 	(1) 227[3]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 13 ******
*****starting processing of loop 6 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 44, 45, 97, 98, 99, 100, 109, 111, 112, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 129, 130, 131, 132, 133, 134, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 149, 150, 153, 154, 164, 165, 166, 167, 168, 169, 174, 175
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 120 ( 0.68)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 65 ( 0.37)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 66 ( 0.38)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 861, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d,1u} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} 
;;    total ref usage 4369{3007d,1349u,13e} in 804{769 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736
;;  reg->defs[] map:	0[0,8] 1[9,18] 2[19,28] 4[29,40] 5[41,57] 8[58,66] 9[67,75] 10[76,84] 11[85,93] 12[94,102] 13[103,111] 14[112,120] 15[121,129] 17[130,214] 18[215,223] 19[224,232] 21[233,241] 22[242,250] 23[251,259] 24[260,268] 25[269,277] 26[278,286] 27[287,295] 28[296,304] 29[305,313] 30[314,322] 31[323,331] 32[332,340] 33[341,349] 34[350,358] 35[359,367] 36[368,376] 37[377,385] 38[386,394] 39[395,403] 40[404,412] 45[413,421] 46[422,430] 47[431,439] 48[440,448] 49[449,457] 50[458,466] 51[467,475] 52[476,484] 53[485,493] 54[494,502] 55[503,511] 56[512,520] 57[521,529] 58[530,538] 59[539,547] 60[548,556] 61[557,565] 62[566,574] 63[575,583] 64[584,592] 65[593,601] 66[602,610] 67[611,619] 68[620,628] 69[629,637] 70[638,646] 71[647,655] 72[656,664] 73[665,673] 74[674,682] 75[683,691] 76[692,700] 77[701,709] 78[710,718] 79[719,727] 80[728,736] 90[737,737] 147[738,738] 152[739,739] 154[740,741] 156[742,742] 157[743,743] 158[744,744] 212[745,747] 213[748,748] 224[749,749] 226[750,750] 227[751,752] 230[753,754] 232[755,755] 237[756,756] 238[757,757] 240[758,759] 242[760,760] 244[761,762] 245[763,767] 251[768,768] 264[769,769] 268[770,770] 270[771,771] 274[772,772] 275[773,777] 277[778,778] 280[779,781] 287[782,782] 289[783,783] 297[784,784] 299[785,786] 306[787,788] 308[789,791] 309[792,792] 347[793,798] 407[799,799] 409[800,800] 445[801,801] 446[802,802] 447[803,803] 450[804,804] 475[805,805] 476[806,806] 477[807,807] 478[808,808] 479[809,809] 480[810,810] 481[811,811] 482[812,812] 483[813,813] 484[814,814] 485[815,815] 486[816,816] 487[817,817] 488[818,818] 489[819,819] 490[820,820] 491[821,821] 492[822,822] 493[823,823] 494[824,824] 495[825,825] 498[826,826] 499[827,827] 500[828,828] 501[829,829] 502[830,830] 503[831,831] 504[832,832] 505[833,833] 508[834,834] 509[835,835] 511[836,836] 512[837,837] 513[838,838] 518[839,839] 521[840,840] 522[841,841] 523[842,842] 524[843,843] 525[844,844] 528[845,845] 531[846,846] 532[847,847] 533[848,848] 534[849,849] 535[850,850] 540[851,855] 541[856,860] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 90
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(1) 90[737]
;; rd  gen 	(1) 17[130]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 347 346 348 44 137 "" [0 uses])
(note 348 347 349 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 349
;;      reg 90 { d737(bb 154 insn 1167) }
(debug_insn 349 348 350 44 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 350
;;      reg 90 { d737(bb 154 insn 1167) }
(insn 350 349 351 44 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 2 uid 351
;;      reg 17 { d130(bb 44 insn 350) }
(jump_insn 351 350 1350 44 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 90
;; live  out 	 90
;; rd  out 	(1) 90[737]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 90
;; live  gen 	 407 409
;; live  kill	
;; rd  in  	(2) 17[130],90[737]
;; rd  gen 	(2) 407[799],409[800]
;; rd  kill	(2) 407[799],409[800]
;;  UD chains for artificial uses at top

(note 1350 351 352 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 352
;;      reg 90 { d737(bb 154 insn 1167) }
(insn 352 1350 354 45 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 1 uid 354
;;      reg 407 { d799(bb 45 insn 352) }
(insn 354 352 355 45 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
        (insn_list:REG_LABEL_OPERAND 357 (nil))))
;;   UD chains for insn luid 2 uid 355
;;      reg 409 { d800(bb 45 insn 354) }
(jump_insn 355 354 360 45 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
;; rd  in  	(0) 
;; rd  gen 	(9) 17[135],147[738],152[739],245[763],445[801],446[802],447[803],540[851],541[856]
;; rd  kill	(20) 147[738],152[739],245[763,764,765,766,767],445[801],446[802],447[803],540[851,852,853,854,855],541[856,857,858,859,860]
;;  UD chains for artificial uses at top

(code_label 707 704 708 97 184 "" [1 uses])
(note 708 707 709 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 709
(debug_insn 709 708 710 97 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
;;   UD chains for insn luid 1 uid 710
;;      reg 88 { }
(insn 710 709 711 97 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 711
;;      reg 445 { d801(bb 97 insn 710) }
(insn 711 710 712 97 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 712
;;      reg 147 { d738(bb 97 insn 711) }
(debug_insn 712 711 713 97 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
;;   UD chains for insn luid 4 uid 713
(insn 713 712 714 97 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 714
;;      reg 88 { }
;;      reg 446 { d802(bb 97 insn 713) }
(insn 714 713 715 97 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
;;   UD chains for insn luid 6 uid 715
(insn 715 714 716 97 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 716
;;      reg 540 { d851(bb 97 insn 715) }
(insn 716 715 717 97 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 8 uid 717
(insn 717 716 718 97 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 718
;;      reg 447 { d803(bb 97 insn 716) }
;;      reg 541 { d856(bb 97 insn 717) }
;;   eq_note reg 447 { d803(bb 97 insn 716) }
(insn 718 717 719 97 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 447 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 447 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 10 uid 719
;;      reg 152 { d739(bb 97 insn 718) }
(insn 719 718 720 97 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 11 uid 720
;;      reg 245 { d763(bb 97 insn 719) }
(insn 720 719 721 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 721
;;      reg 17 { d135(bb 97 insn 720) }
(jump_insn 721 720 722 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 245 540 541
;; live  out 	 152 245 540 541
;; rd  out 	(4) 152[739],245[763],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 152 245 540 541
;; live  gen 	 154
;; live  kill	
;; rd  in  	(4) 152[739],245[763],540[851],541[856]
;; rd  gen 	(1) 154[740]
;; rd  kill	(2) 154[740,741]
;;  UD chains for artificial uses at top

(note 722 721 723 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 723
(insn 723 722 726 98 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 154 245 540 541
;; live  out 	 152 154 245 540 541
;; rd  out 	(5) 152[739],154[740],245[763],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 152 245 540 541
;; live  gen 	 154 245 450
;; live  kill	
;; rd  in  	(4) 152[739],245[763],540[851],541[856]
;; rd  gen 	(3) 154[741],245[764],450[804]
;; rd  kill	(8) 154[740,741],245[763,764,765,766,767],450[804]
;;  UD chains for artificial uses at top

(code_label 726 723 727 99 195 "" [1 uses])
(note 727 726 728 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 728
;;      reg 245 { d763(bb 97 insn 719) }
(insn 728 727 729 99 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 729
;;      reg 154 { d741(bb 99 insn 728) }
(insn 729 728 730 99 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 730
(insn 730 729 731 99 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 731
;;      reg 245 { d763(bb 97 insn 719) }
;;      reg 450 { d804(bb 99 insn 730) }
(insn 731 730 732 99 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 4 uid 732
;;      reg 152 { d739(bb 97 insn 718) }
(insn 732 731 733 99 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 733
;;      reg 245 { d764(bb 99 insn 732) }
(insn 733 732 734 99 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 154 245 540 541
;; live  out 	 152 154 245 540 541
;; rd  out 	(5) 152[739],154[741],245[764],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 154 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 152 154 245 540 541
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; rd  in  	(7) 152[739],154[740,741],245[763,764],540[851],541[856]
;; rd  gen 	(5) 17[137],156[742],157[743],158[744],244[761]
;; rd  kill	(5) 156[742],157[743],158[744],244[761,762]
;;  UD chains for artificial uses at top

(code_label 734 733 735 100 196 "" [0 uses])
(note 735 734 736 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 736
;;      reg 245 { d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 736 735 737 100 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 737
;;      reg 154 { d741(bb 99 insn 728) d740(bb 98 insn 723) }
(insn 737 736 738 100 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 2 uid 738
;;      reg 156 { d742(bb 100 insn 736) }
;;      reg 157 { d743(bb 100 insn 737) }
(insn 738 737 739 100 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 739
(insn 739 738 740 100 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 740
;;      reg 158 { d744(bb 100 insn 738) }
;;      reg 244 { d761(bb 100 insn 739) }
(insn 740 739 741 100 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 5 uid 741
;;      reg 17 { d137(bb 100 insn 740) }
(jump_insn 741 740 742 100 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 157 244 245 540 541
;; live  out 	 152 156 157 244 245 540 541
;; rd  out 	(8) 152[739],156[742],157[743],244[761],245[763,764],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 157 244 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 152 156 157 244 245 540 541
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; rd  in  	(8) 152[739],156[742],157[743],244[761],245[763,764],540[851],541[856]
;; rd  gen 	(4) 17[140],213[748],475[805],476[806]
;; rd  kill	(3) 213[748],475[805],476[806]
;;  UD chains for artificial uses at top

(code_label 825 821 826 109 197 "" [1 uses])
(note 826 825 827 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 827
;;      reg 156 { d742(bb 100 insn 736) }
(debug_insn 827 826 828 109 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
;;   UD chains for insn luid 1 uid 828
(insn 828 827 829 109 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 829
;;      reg 213 { d748(bb 109 insn 828) }
(debug_insn 829 828 830 109 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
;;   UD chains for insn luid 3 uid 830
;;      reg 157 { d743(bb 100 insn 737) }
(insn 830 829 831 109 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 831
;;      reg 156 { d742(bb 100 insn 736) }
;;      reg 475 { d805(bb 109 insn 830) }
(insn 831 830 832 109 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 832
;;      reg 244 { d761(bb 100 insn 739) }
;;      reg 476 { d806(bb 109 insn 831) }
(insn 832 831 833 109 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 6 uid 833
;;      reg 17 { d140(bb 109 insn 832) }
(jump_insn 833 832 834 109 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 244 245 540 541
;; live  out 	 152 156 213 244 245 540 541
;; rd  out 	(8) 152[739],156[742],213[748],244[761],245[763,764],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 244 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 152 156 213 244 245 540 541
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(8) 152[739],156[742],213[748],244[761],245[763,764],540[851],541[856]
;; rd  gen 	(1) 17[141]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 838 836 839 111 203 "" [1 uses])
(note 839 838 840 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 840
;;      reg 245 { d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 840 839 841 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 841
;;      reg 17 { d141(bb 111 insn 840) }
(jump_insn 841 840 842 111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 244 245 540 541
;; live  out 	 152 156 213 244 245 540 541
;; rd  out 	(8) 152[739],156[742],213[748],244[761],245[763,764],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 213 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 213 244
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; rd  in  	(8) 152[739],156[742],213[748],244[761],245[763,764],540[851],541[856]
;; rd  gen 	(2) 17[143],477[807]
;; rd  kill	(1) 477[807]
;;  UD chains for artificial uses at top

(note 842 841 843 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 843
;;      reg 213 { d748(bb 109 insn 828) }
;;      reg 244 { d761(bb 100 insn 739) }
(insn 843 842 844 112 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 844
;;      reg 477 { d807(bb 112 insn 843) }
(insn 844 843 845 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 2 uid 845
;;      reg 17 { d143(bb 112 insn 844) }
(jump_insn 845 844 848 112 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 213
;; live  out 	 213
;; rd  out 	(1) 213[748]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 244 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 152 156 213 244 245 540 541
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; rd  in  	(8) 152[739],156[742],213[748],244[761],245[763,764],540[851],541[856]
;; rd  gen 	(3) 17[146],224[749],478[808]
;; rd  kill	(2) 224[749],478[808]
;;  UD chains for artificial uses at top

(code_label 849 34 850 114 204 "" [1 uses])
(note 850 849 851 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 851
;;      reg 213 { d748(bb 109 insn 828) }
;;      reg 244 { d761(bb 100 insn 739) }
(insn 851 850 852 114 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 852
;;      reg 478 { d808(bb 114 insn 851) }
(insn 852 851 853 114 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 853
;;      reg 224 { d749(bb 114 insn 852) }
(debug_insn 853 852 855 114 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
;;   UD chains for insn luid 3 uid 855
(debug_insn 855 853 856 114 (var_location:DI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 4 uid 856
;;      reg 213 { d748(bb 109 insn 828) }
(debug_insn 856 855 857 114 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 857
;;      reg 156 { d742(bb 100 insn 736) }
(debug_insn 857 856 858 114 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
;;   UD chains for insn luid 6 uid 858
;;      reg 224 { d749(bb 114 insn 852) }
(insn 858 857 859 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 7 uid 859
;;      reg 17 { d146(bb 114 insn 858) }
(jump_insn 859 858 1345 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 224 244 245 540 541
;; live  out 	 152 156 213 224 244 245 540 541
;; rd  out 	(9) 152[739],156[742],213[748],224[749],244[761],245[763,764],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 224 244 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 152 156 213 224 244 540 541
;; live  gen 	 227
;; live  kill	
;; rd  in  	(9) 152[739],156[742],213[748],224[749],244[761],245[763,764],540[851],541[856]
;; rd  gen 	(1) 227[751]
;; rd  kill	(2) 227[751,752]
;;  UD chains for artificial uses at top

(note 1345 859 25 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 25
(insn 25 1345 875 115 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 224 227 244 540 541
;; live  out 	 152 156 213 224 227 244 540 541
;; rd  out 	(8) 152[739],156[742],213[748],224[749],227[751],244[761],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 224 227 244 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 152 156 213 224 227 244 540 541
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; rd  in  	(9) 152[739],156[742],213[748],224[749],227[751,752],244[761],540[851],541[856]
;; rd  gen 	(3) 17[148],226[750],227[752]
;; rd  kill	(3) 226[750],227[751,752]
;;  UD chains for artificial uses at top

(code_label 875 25 860 116 208 "" [0 uses])
(note 860 875 861 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 861
;;      reg 227 { d752(bb 116 insn 870) d751(bb 115 insn 25) }
(debug_insn 861 860 864 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 864
;;      reg 156 { d742(bb 100 insn 736) }
;;      reg 227 { d752(bb 116 insn 870) d751(bb 115 insn 25) }
(debug_insn 864 861 865 116 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 865
(debug_insn 865 864 866 116 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 3 uid 866
;;      reg 213 { d748(bb 109 insn 828) }
;;      reg 227 { d752(bb 116 insn 870) d751(bb 115 insn 25) }
(debug_insn 866 865 867 116 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 867
(debug_insn 867 866 868 116 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 5 uid 868
;;      reg 213 { d748(bb 109 insn 828) }
;;      reg 227 { d752(bb 116 insn 870) d751(bb 115 insn 25) }
(insn 868 867 869 116 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 869
;;      reg 156 { d742(bb 100 insn 736) }
;;      reg 226 { d750(bb 116 insn 868) }
;;      reg 227 { d752(bb 116 insn 870) d751(bb 115 insn 25) }
(insn 869 868 870 116 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 7 uid 870
;;      reg 227 { d752(bb 116 insn 870) d751(bb 115 insn 25) }
(insn 870 869 872 116 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 872
;;      reg 227 { d752(bb 116 insn 870) }
(debug_insn 872 870 873 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 873
(debug_insn 873 872 874 116 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
;;   UD chains for insn luid 10 uid 874
(debug_insn 874 873 876 116 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
;;   UD chains for insn luid 11 uid 876
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 227 { d752(bb 116 insn 870) }
(insn 876 874 877 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 12 uid 877
;;      reg 17 { d148(bb 116 insn 876) }
(jump_insn 877 876 1449 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1449)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1449)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 224 227 244 540 541
;; live  out 	 152 156 213 224 227 244 540 541
;; rd  out 	(8) 152[739],156[742],213[748],224[749],227[752],244[761],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 152 224 244 540 541
;; live  gen 	 245
;; live  kill	
;; rd  in  	(8) 152[739],156[742],213[748],224[749],227[752],244[761],540[851],541[856]
;; rd  gen 	(1) 245[765]
;; rd  kill	(5) 245[763,764,765,766,767]
;;  UD chains for artificial uses at top

(note 878 1448 879 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 879
;;      reg 152 { d739(bb 97 insn 718) }
(insn 879 878 880 117 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245 540 541
;; live  out 	 152 224 244 245 540 541
;; rd  out 	(6) 152[739],224[749],244[761],245[765],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 152 224 244 245 540 541
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(10) 152[739],156[742],213[748],224[749],244[761],245[763,764,765],540[851],541[856]
;; rd  gen 	(1) 17[149]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 880 879 881 118 207 "" [1 uses])
(note 881 880 882 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 882
;;      reg 245 { d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 882 881 883 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 883
;;      reg 17 { d149(bb 118 insn 882) }
(jump_insn 883 882 884 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245 540 541
;; live  out 	 152 224 244 245 540 541
;; rd  out 	(8) 152[739],224[749],244[761],245[763,764,765],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 245 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 224 245 540 541
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 152[739],224[749],244[761],245[763,764,765],540[851],541[856]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 884 883 885 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 885
(insn 885 884 886 119 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 886
;;      reg 245 { d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 886 885 889 119 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 540 541
;; live  out 	 224 540 541
;; rd  out 	(3) 224[749],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 152 224 244 245
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; rd  in  	(8) 152[739],224[749],244[761],245[763,764,765],540[851],541[856]
;; rd  gen 	(4) 17[152],230[753],479[809],480[810]
;; rd  kill	(4) 230[753,754],479[809],480[810]
;;  UD chains for artificial uses at top

(code_label 889 886 890 120 209 "" [1 uses])
(note 890 889 891 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 891
;;      reg 245 { d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 891 890 892 120 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 892
;;      reg 480 { d810(bb 120 insn 891) }
;;   eq_note reg 245 { d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 892 891 893 120 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 2 uid 893
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 479 { d809(bb 120 insn 892) }
(insn 893 892 895 120 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 895
;;      reg 230 { d753(bb 120 insn 893) }
(debug_insn 895 893 896 120 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 896
;;      reg 230 { d753(bb 120 insn 893) }
(insn 896 895 897 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 897
;;      reg 17 { d152(bb 120 insn 896) }
(jump_insn 897 896 898 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 230 244 245
;; live  out 	 152 224 230 244 245
;; rd  out 	(7) 152[739],224[749],230[753],244[761],245[763,764,765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 152 224 244 245
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 152[739],224[749],230[753],244[761],245[763,764,765]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 898 897 964 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245
;; live  out 	 152 224 244 245
;; rd  out 	(6) 152[739],224[749],244[761],245[763,764,765]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 152 224 244 245
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; rd  in  	(8) 152[739],224[749],244[761,762],245[763,764,765,766]
;; rd  gen 	(3) 17[154],232[755],481[811]
;; rd  kill	(2) 232[755],481[811]
;;  UD chains for artificial uses at top

(code_label 964 898 899 122 217 "" [0 uses])
(note 899 964 900 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 900
(debug_insn 900 899 901 122 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 901
(debug_insn 901 900 902 122 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 2 uid 902
(debug_insn 902 901 903 122 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 3 uid 903
(debug_insn 903 902 904 122 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 4 uid 904
(debug_insn 904 903 905 122 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 5 uid 905
(debug_insn 905 904 906 122 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 6 uid 906
(debug_insn 906 905 907 122 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 7 uid 907
;;      reg 245 { d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 907 906 908 122 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 908
;;      reg 232 { d755(bb 122 insn 907) }
;;      reg 244 { d762(bb 129 insn 956) d761(bb 100 insn 739) }
(insn 908 907 910 122 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 910
;;      reg 481 { d811(bb 122 insn 908) }
(debug_insn 910 908 911 122 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
;;   UD chains for insn luid 10 uid 911
;;      reg 245 { d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 911 910 912 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 912
;;      reg 17 { d154(bb 122 insn 911) }
(jump_insn 912 911 913 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 245 481
;; live  out 	 152 224 232 245 481
;; rd  out 	(8) 152[739],224[749],232[755],245[763,764,765,766],481[811]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 152 224 232 245 481
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; rd  in  	(8) 152[739],224[749],232[755],245[763,764,765,766],481[811]
;; rd  gen 	(3) 17[156],237[756],238[757]
;; rd  kill	(2) 237[756],238[757]
;;  UD chains for artificial uses at top

(note 913 912 914 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 914
;;      reg 245 { d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 914 913 915 123 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 915
;;      reg 237 { d756(bb 123 insn 914) }
(insn 915 914 916 123 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 916
;;      reg 238 { d757(bb 123 insn 915) }
(debug_insn 916 915 917 123 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
;;   UD chains for insn luid 3 uid 917
;;      reg 238 { d757(bb 123 insn 915) }
(insn 917 916 918 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 918
;;      reg 17 { d156(bb 123 insn 917) }
(jump_insn 918 917 919 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 237 238 245 481
;; live  out 	 152 224 232 237 238 245 481
;; rd  out 	(10) 152[739],224[749],232[755],237[756],238[757],245[763,764,765,766],481[811]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 237 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 152 224 232 237 245 481
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; rd  in  	(10) 152[739],224[749],232[755],237[756],238[757],245[763,764,765,766],481[811]
;; rd  gen 	(2) 240[758],482[812]
;; rd  kill	(3) 240[758,759],482[812]
;;  UD chains for artificial uses at top

(note 919 918 920 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 920
;;      reg 237 { d756(bb 123 insn 914) }
(insn 920 919 921 124 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 921
;;      reg 237 { d756(bb 123 insn 914) }
;;      reg 482 { d812(bb 124 insn 920) }
(insn 921 920 922 124 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 922
;;      reg 240 { d758(bb 124 insn 921) }
;;      reg 245 { d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 922 921 925 124 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 240 245 481
;; live  out 	 152 224 232 240 245 481
;; rd  out 	(9) 152[739],224[749],232[755],240[758],245[763,764,765,766],481[811]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 238 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 152 224 232 238 245 481
;; live  gen 	 240
;; live  kill	
;; rd  in  	(10) 152[739],224[749],232[755],237[756],238[757],245[763,764,765,766],481[811]
;; rd  gen 	(1) 240[759]
;; rd  kill	(2) 240[758,759]
;;  UD chains for artificial uses at top

(code_label 925 922 926 125 213 "" [1 uses])
(note 926 925 927 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 927
;;      reg 238 { d757(bb 123 insn 915) }
;;      reg 245 { d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 927 926 26 125 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 26
;;      reg 238 { d757(bb 123 insn 915) }
(insn 26 927 928 125 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 240 245 481
;; live  out 	 152 224 232 240 245 481
;; rd  out 	(9) 152[739],224[749],232[755],240[759],245[763,764,765,766],481[811]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 232 240 245 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 152 224 232 240 245 481
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; rd  in  	(10) 152[739],224[749],232[755],240[758,759],245[763,764,765,766],481[811]
;; rd  gen 	(4) 0[0],17[161],242[760],483[813]
;; rd  kill	(11) 0[0,1,2,3,4,5,6,7,8],242[760],483[813]
;;  UD chains for artificial uses at top

(code_label 928 26 929 126 214 "" [0 uses])
(note 929 928 930 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 930
;;      reg 232 { d755(bb 122 insn 907) }
(debug_insn 930 929 931 126 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 1 uid 931
;;      reg 240 { d759(bb 125 insn 26) d758(bb 124 insn 921) }
(debug_insn 931 930 932 126 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 240 { d759(bb 125 insn 26) d758(bb 124 insn 921) }
(insn 932 931 933 126 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 933
;;      reg 483 { d813(bb 126 insn 932) }
(insn 933 932 934 126 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 4 uid 934
;;      reg 232 { d755(bb 122 insn 907) }
(insn 934 933 935 126 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 5 uid 935
;;      reg 7 { }
;;      reg 4 { d29(bb 126 insn 933) }
;;      reg 5 { d41(bb 126 insn 934) }
(call_insn 935 934 936 126 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 6 uid 936
;;      reg 0 { d0(bb 126 insn 935) }
(insn 936 935 937 126 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 937
(debug_insn 937 936 938 126 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 8 uid 938
(debug_insn 938 937 939 126 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 9 uid 939
;;      reg 242 { d760(bb 126 insn 936) }
;;      reg 245 { d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 939 938 940 126 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 10 uid 940
;;      reg 242 { d760(bb 126 insn 936) }
(insn 940 939 941 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 941
;;      reg 17 { d161(bb 126 insn 940) }
(jump_insn 941 940 945 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 242 481
;; live  out 	 152 224 242 481
;; rd  out 	(4) 152[739],224[749],242[760],481[811]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 242 481
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 152 224 242 481
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; rd  in  	(4) 152[739],224[749],242[760],481[811]
;; rd  gen 	(7) 17[165],230[754],244[762],245[766],484[814],485[815],486[816]
;; rd  kill	(12) 230[753,754],244[761,762],245[763,764,765,766,767],484[814],485[815],486[816]
;;  UD chains for artificial uses at top

(note 954 951 955 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 955
;;      reg 481 { d811(bb 122 insn 908) }
(insn 955 954 956 129 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 1 uid 956
;;      reg 242 { d760(bb 126 insn 936) }
;;      reg 484 { d814(bb 129 insn 955) }
(insn 956 955 957 129 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 957
;;      reg 244 { d762(bb 129 insn 956) }
(insn 957 956 958 129 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 958
;;      reg 152 { d739(bb 97 insn 718) }
(insn 958 957 959 129 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 959
;;      reg 245 { d766(bb 129 insn 958) }
(insn 959 958 960 129 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 960
;;      reg 486 { d816(bb 129 insn 959) }
;;   eq_note reg 245 { d766(bb 129 insn 958) }
(insn 960 959 961 129 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 6 uid 961
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 485 { d815(bb 129 insn 960) }
(insn 961 960 963 129 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 963
;;      reg 230 { d754(bb 129 insn 961) }
(debug_insn 963 961 965 129 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 8 uid 965
;;      reg 230 { d754(bb 129 insn 961) }
(insn 965 963 966 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 9 uid 966
;;      reg 17 { d165(bb 129 insn 965) }
(jump_insn 966 965 1378 129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 230 244 245
;; live  out 	 152 224 230 244 245
;; rd  out 	(5) 152[739],224[749],230[754],244[762],245[766]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 152 224 244 245
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 17[165],152[739],224[749],230[754],244[762],245[766],484[814],485[815],486[816]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1378 966 1377 130 253 "" [1 uses])
(note 1377 1378 967 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 224 244 245
;; live  out 	 152 224 244 245
;; rd  out 	(4) 152[739],224[749],244[762],245[766]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 230 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245
;; lr  def 	 17 [flags] 309 487
;; live  in  	 224 230 245
;; live  gen 	 17 [flags] 309 487
;; live  kill	
;; rd  in  	(10) 152[739],224[749],230[753,754],244[761,762],245[763,764,765,766]
;; rd  gen 	(3) 17[167],309[792],487[817]
;; rd  kill	(2) 309[792],487[817]
;;  UD chains for artificial uses at top

(code_label 967 1377 968 131 211 "" [1 uses])
(note 968 967 970 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 970
(insn 970 968 969 131 (set (reg:DI 487)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 969
;;      reg 230 { d754(bb 129 insn 961) d753(bb 120 insn 893) }
(insn 969 970 971 131 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 2 uid 971
;;      reg 17 { d166(bb 131 insn 969) }
;;      reg 230 { d754(bb 129 insn 961) d753(bb 120 insn 893) }
;;      reg 487 { d817(bb 131 insn 970) }
(insn 971 969 972 131 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 487))) 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:DI 487)
        (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 972
;;      reg 309 { d792(bb 131 insn 971) }
(debug_insn 972 971 973 131 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 973
;;      reg 245 { d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 973 972 974 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 974
;;      reg 17 { d167(bb 131 insn 973) }
(jump_insn 974 973 975 131 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 245 309
;; live  out 	 224 245 309
;; rd  out 	(6) 224[749],245[763,764,765,766],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 224 309
;; live  gen 	 212
;; live  kill	
;; rd  in  	(6) 224[749],245[763,764,765,766],309[792]
;; rd  gen 	(1) 212[745]
;; rd  kill	(3) 212[745,746,747]
;;  UD chains for artificial uses at top

(note 975 974 27 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
(insn 27 975 1256 132 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 309
;; live  out 	 212 224 309
;; rd  out 	(3) 212[745],224[749],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 212 224 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; rd  in  	(4) 212[745,746],224[749],309[792]
;; rd  gen 	(3) 0[1],17[169],251[768]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8],251[768]
;;  UD chains for artificial uses at top

(code_label 1256 27 976 133 232 "" [0 uses])
(note 976 1256 977 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 977
;;      reg 212 { d746(bb 164 insn 1252) d745(bb 132 insn 27) }
(debug_insn 977 976 978 133 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 978
(debug_insn 978 977 979 133 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
;;   UD chains for insn luid 2 uid 979
(insn 979 978 980 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 980
;;      reg 7 { }
;;      reg 5 { d43(bb 133 insn 979) }
(call_insn 980 979 1355 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1355
;;      reg 0 { d1(bb 133 insn 980) }
(debug_insn 1355 980 981 133 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 5 uid 981
;;      reg 0 { d1(bb 133 insn 980) }
(insn 981 1355 982 133 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 6 uid 982
(debug_insn 982 981 983 133 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 983
;;      reg 251 { d768(bb 133 insn 981) }
(insn 983 982 984 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 8 uid 984
;;      reg 17 { d169(bb 133 insn 983) }
(jump_insn 984 983 985 133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 251 309
;; live  out 	 212 224 251 309
;; rd  out 	(5) 212[745,746],224[749],251[768],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 212 224 251 309
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(5) 212[745,746],224[749],251[768],309[792]
;; rd  gen 	(1) 17[170]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 985 984 986 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 986
;;      reg 251 { d768(bb 133 insn 981) }
(insn 986 985 987 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 987
;;      reg 17 { d170(bb 134 insn 986) }
(jump_insn 987 986 1273 134 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 251 309
;; live  out 	 212 224 251 309
;; rd  out 	(5) 212[745,746],224[749],251[768],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 347 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 212 224 347 540 541
;; live  gen 	 275
;; live  kill	
;; rd  in  	(14) 212[745,746,747],224[749],309[792],347[795,797,798],540[852,854,855],541[857,859,860]
;; rd  gen 	(1) 275[773]
;; rd  kill	(5) 275[773,774,775,776,777]
;;  UD chains for artificial uses at top

(code_label 1260 993 995 136 233 "" [0 uses])
(note 995 1260 996 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 996
;;      reg 212 { d747(bb 167 insn 28) d746(bb 164 insn 1252) d745(bb 132 insn 27) }
(insn 996 995 997 136 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 997
;;      reg 212 { d747(bb 167 insn 28) d746(bb 164 insn 1252) d745(bb 132 insn 27) }
(insn 997 996 1000 136 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275 347 540 541
;; live  out 	 224 275 347 540 541
;; rd  out 	(11) 224[749],275[773],347[795,797,798],540[852,854,855],541[857,859,860]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 245 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 224 245 309
;; live  gen 	 0 [ax] 270
;; live  kill	
;; rd  in  	(6) 224[749],245[763,764,765,766],309[792]
;; rd  gen 	(2) 0[2],270[771]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8],270[771]
;;  UD chains for artificial uses at top

(code_label 1000 997 1001 137 218 "" [1 uses])
(note 1001 1000 1002 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1002
;;      reg 7 { }
(call_insn/u 1002 1001 1003 137 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 1 uid 1003
;;      reg 0 { d2(bb 137 insn 1002) }
(insn 1003 1002 1004 137 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 1004
;;      reg 270 { d771(bb 137 insn 1003) }
(insn 1004 1003 1043 137 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 245 270 309
;; live  out 	 224 245 270 309
;; rd  out 	(7) 224[749],245[763,764,765,766],270[771],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 245 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 224 245 270 309
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; rd  in  	(8) 224[749],245[763,764,765,766,767],270[771],309[792]
;; rd  gen 	(6) 0[3],17[174],274[772],275[774],488[818],489[819]
;; rd  kill	(17) 0[0,1,2,3,4,5,6,7,8],274[772],275[773,774,775,776,777],488[818],489[819]
;;  UD chains for artificial uses at top

(code_label 1043 1004 1005 138 225 "" [0 uses])
(note 1005 1043 1006 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1006
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 245 { d767(bb 141 insn 1042) d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(debug_insn 1006 1005 1007 138 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 1 uid 1007
(debug_insn 1007 1006 1008 138 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 2 uid 1008
;;      reg 309 { d792(bb 131 insn 971) }
(debug_insn 1008 1007 1009 138 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 3 uid 1009
(debug_insn 1009 1008 1010 138 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 4 uid 1010
;;      reg 245 { d767(bb 141 insn 1042) d766(bb 129 insn 958) d765(bb 117 insn 879) d764(bb 99 insn 732) d763(bb 97 insn 719) }
(insn 1010 1009 1011 138 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1011
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 489 { d819(bb 138 insn 1010) }
(insn 1011 1010 1012 138 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 6 uid 1012
(insn 1012 1011 1013 138 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1013
;;      reg 309 { d792(bb 131 insn 971) }
(insn 1013 1012 1014 138 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1014
(insn 1014 1013 1015 138 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 1015
;;      reg 488 { d818(bb 138 insn 1011) }
(insn 1015 1014 1016 138 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 10 uid 1016
;;      reg 7 { }
;;      reg 1 { d12(bb 138 insn 1013) }
;;      reg 2 { d22(bb 138 insn 1012) }
;;      reg 4 { d33(bb 138 insn 1014) }
;;      reg 5 { d46(bb 138 insn 1015) }
(call_insn 1016 1015 1017 138 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 11 uid 1017
;;      reg 0 { d3(bb 138 insn 1016) }
(insn 1017 1016 1018 138 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 1018
(debug_insn 1018 1017 1019 138 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 13 uid 1019
(debug_insn 1019 1018 1020 138 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 14 uid 1020
(debug_insn 1020 1019 1021 138 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 15 uid 1021
(debug_insn 1021 1020 1022 138 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 16 uid 1022
;;      reg 274 { d772(bb 138 insn 1017) }
(insn 1022 1021 1023 138 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 17 uid 1023
;;      reg 274 { d772(bb 138 insn 1017) }
(insn 1023 1022 1024 138 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 18 uid 1024
;;      reg 274 { d772(bb 138 insn 1017) }
(insn 1024 1023 1025 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 19 uid 1025
;;      reg 17 { d174(bb 138 insn 1024) }
(jump_insn 1025 1024 1026 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 270 275 309
;; live  out 	 224 270 275 309
;; rd  out 	(4) 224[749],270[771],275[774],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 224 270 309
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; rd  in  	(4) 224[749],270[771],275[774],309[792]
;; rd  gen 	(3) 0[4],17[176],277[778]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8],277[778]
;;  UD chains for artificial uses at top

(note 1026 1025 1027 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1027
(insn 1027 1026 1028 139 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1028
;;      reg 7 { }
;;      reg 5 { d48(bb 139 insn 1027) }
(call_insn 1028 1027 1029 139 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 1029
;;      reg 0 { d4(bb 139 insn 1028) }
(insn 1029 1028 1030 139 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 1030
;;      reg 277 { d778(bb 139 insn 1029) }
(insn 1030 1029 1031 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1031
;;      reg 17 { d176(bb 139 insn 1030) }
(jump_insn 1031 1030 1032 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 270 309
;; live  out 	 224 270 309
;; rd  out 	(3) 224[749],270[771],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 224
;; live  gen 	 275
;; live  kill	
;; rd  in  	(3) 224[749],270[771],309[792]
;; rd  gen 	(1) 275[775]
;; rd  kill	(5) 275[773,774,775,776,777]
;;  UD chains for artificial uses at top

(note 1032 1031 1033 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1033
(insn 1033 1032 1036 140 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275
;; live  out 	 224 275
;; rd  out 	(2) 224[749],275[775]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 224 270 309
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; rd  in  	(3) 224[749],270[771],309[792]
;; rd  gen 	(3) 245[767],490[820],491[821]
;; rd  kill	(7) 245[763,764,765,766,767],490[820],491[821]
;;  UD chains for artificial uses at top

(note 1036 1033 1037 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1037
;;      reg 270 { d771(bb 137 insn 1003) }
(insn 1037 1036 1038 141 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1038
(insn 1038 1037 1039 141 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1039
;;      reg 7 { }
;;      reg 5 { d50(bb 141 insn 1038) }
(call_insn 1039 1038 1040 141 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1040
(insn 1040 1039 1041 141 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1041
(insn 1041 1040 1042 141 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1042
;;      reg 490 { d820(bb 141 insn 1040) }
;;      reg 491 { d821(bb 141 insn 1041) }
(insn 1042 1041 1046 141 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 245 270 309
;; live  out 	 224 245 270 309
;; rd  out 	(4) 224[749],245[767],270[771],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275 347 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 224 275 347 540 541
;; live  gen 	 17 [flags] 280 308
;; live  kill	
;; rd  in  	(16) 224[749],275[773,774,775],347[795,796,797,798],540[852,853,854,855],541[857,858,859,860]
;; rd  gen 	(3) 17[178],280[779],308[789]
;; rd  kill	(6) 280[779,780,781],308[789,790,791]
;;  UD chains for artificial uses at top

(code_label 1046 1042 1047 142 222 "" [0 uses])
(note 1047 1046 1048 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1048
;;      reg 347 { d798(bb 169 insn 1314) d797(bb 167 insn 1288) d796(bb 165 insn 1268) d795(bb 164 insn 1246) }
(insn 1048 1047 1049 142 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1049
;;      reg 275 { d775(bb 140 insn 1033) d774(bb 138 insn 1022) d773(bb 136 insn 996) }
;;      reg 280 { d779(bb 142 insn 1048) }
(insn 1049 1048 29 142 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 29
(insn 29 1049 1050 142 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1050
;;      reg 275 { d775(bb 140 insn 1033) d774(bb 138 insn 1022) d773(bb 136 insn 996) }
(insn 1050 29 1051 142 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 1051
;;      reg 17 { d178(bb 142 insn 1050) }
(jump_insn 1051 1050 1052 142 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1078)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1078)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275 280 308 347 540 541
;; live  out 	 224 275 280 308 347 540 541
;; rd  out 	(18) 224[749],275[773,774,775],280[779],308[789],347[795,796,797,798],540[852,853,854,855],541[857,858,859,860]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 224 540 541
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 224[749],275[773,774,775],280[779],308[789],347[795,796,797,798],540[851,852,853,854,855],541[856,857,858,859,860]
;; rd  gen 	(1) 17[179]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1052 1051 1053 143 210 "" [0 uses])
(note 1053 1052 1054 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1054
;;      reg 224 { d749(bb 114 insn 852) }
(insn 1054 1053 1055 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 1055
;;      reg 17 { d179(bb 143 insn 1054) }
(jump_insn 1055 1054 1056 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 540 541
;; live  out 	 224 540 541
;; rd  out 	(11) 224[749],540[851,852,853,854,855],541[856,857,858,859,860]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 224
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; rd  in  	(11) 224[749],540[851,852,853,854,855],541[856,857,858,859,860]
;; rd  gen 	(7) 275[776],280[780],308[790],347[793],492[822],493[823],494[824]
;; rd  kill	(20) 275[773,774,775,776,777],280[779,780,781],308[789,790,791],347[793,794,795,796,797,798],492[822],493[823],494[824]
;;  UD chains for artificial uses at top

(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1057
(debug_insn 1057 1056 1058 144 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
;;   UD chains for insn luid 1 uid 1058
(insn 1058 1057 1059 144 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1059
;;      reg 7 { }
;;      reg 5 { d52(bb 144 insn 1058) }
(call_insn 1059 1058 1060 144 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1060
(insn 1060 1059 1061 144 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1061
(insn 1061 1060 1062 144 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1062
;;      reg 493 { d823(bb 144 insn 1061) }
(insn 1062 1061 1063 144 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 6 uid 1063
(insn 1063 1062 1064 144 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1064
;;      reg 492 { d822(bb 144 insn 1062) }
;;      reg 494 { d824(bb 144 insn 1063) }
;;   eq_note reg 492 { d822(bb 144 insn 1062) }
(insn 1064 1063 1065 144 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 8 uid 1065
;;      reg 347 { d793(bb 144 insn 1064) }
(insn 1065 1064 30 144 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 30
(insn 30 1065 1068 144 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275 280 308 347
;; live  out 	 224 275 280 308 347
;; rd  out 	(5) 224[749],275[776],280[780],308[790],347[793]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 224 540 541
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
;; rd  in  	(11) 224[749],540[851,852,853,854,855],541[856,857,858,859,860]
;; rd  gen 	(5) 275[777],280[781],308[791],347[794],495[825]
;; rd  kill	(18) 275[773,774,775,776,777],280[779,780,781],308[789,790,791],347[793,794,795,796,797,798],495[825]
;;  UD chains for artificial uses at top

(code_label 1068 30 1069 145 227 "" [1 uses])
(note 1069 1068 1070 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1070
(debug_insn 1070 1069 1072 145 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
;;   UD chains for insn luid 1 uid 1072
;;      reg 540 { d855(bb 169 insn 1311) d854(bb 167 insn 1285) d853(bb 165 insn 1265) d852(bb 164 insn 1243) d851(bb 97 insn 715) }
(insn 1072 1070 1074 145 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 540 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 2 uid 1074
;;      reg 495 { d825(bb 145 insn 1072) }
;;      reg 541 { d860(bb 169 insn 1313) d859(bb 167 insn 1287) d858(bb 165 insn 1267) d857(bb 164 insn 1245) d856(bb 97 insn 717) }
;;   eq_note reg 495 { d825(bb 145 insn 1072) }
(insn 1074 1072 1075 145 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 495 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 541 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 1075
;;      reg 347 { d794(bb 145 insn 1074) }
(insn 1075 1074 1076 145 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1076
;;      reg 280 { d781(bb 145 insn 1075) }
(insn 1076 1075 1077 145 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1077
(insn 1077 1076 31 145 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 31
(insn 31 1077 1078 145 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275 280 308 347
;; live  out 	 224 275 280 308 347
;; rd  out 	(5) 224[749],275[777],280[781],308[791],347[794]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275 280 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 224 275 280 308 347
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
;; rd  in  	(26) 224[749],275[773,774,775,776,777],280[779,780,781],308[789,790,791],347[793,794,795,796,797,798],540[852,853,854,855],541[857,858,859,860]
;; rd  gen 	(3) 17[186],287[782],289[783]
;; rd  kill	(2) 287[782],289[783]
;;  UD chains for artificial uses at top

(code_label 1078 31 1079 146 226 "" [1 uses])
(note 1079 1078 1080 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1080
;;      reg 308 { d791(bb 145 insn 31) d790(bb 144 insn 30) d789(bb 142 insn 29) }
(debug_insn 1080 1079 1081 146 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1081
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 275 { d777(bb 145 insn 1077) d776(bb 144 insn 1060) d775(bb 140 insn 1033) d774(bb 138 insn 1022) d773(bb 136 insn 996) }
(insn 1081 1080 1083 146 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 1083
;;      reg 287 { d782(bb 146 insn 1081) }
(insn 1083 1081 1084 146 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 1084
;;      reg 280 { d781(bb 145 insn 1075) d780(bb 144 insn 1065) d779(bb 142 insn 1048) }
;;      reg 289 { d783(bb 146 insn 1083) }
(insn 1084 1083 1085 146 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 1085
;;      reg 17 { d186(bb 146 insn 1084) }
(jump_insn 1085 1084 1086 146 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 275 280 287 289 308 347
;; live  out 	 275 280 287 289 308 347
;; rd  out 	(19) 275[773,774,775,776,777],280[779,780,781],287[782],289[783],308[789,790,791],347[793,794,795,796,797,798]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 275 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 275 280 287 289 308 347
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; rd  in  	(19) 275[773,774,775,776,777],280[779,780,781],287[782],289[783],308[789,790,791],347[793,794,795,796,797,798]
;; rd  gen 	(9) 0[7],17[190],297[784],299[785],498[826],499[827],500[828],501[829],502[830]
;; rd  kill	(17) 0[0,1,2,3,4,5,6,7,8],297[784],299[785,786],498[826],499[827],500[828],501[829],502[830]
;;  UD chains for artificial uses at top

(note 1086 1085 1087 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1087
;;      reg 275 { d777(bb 145 insn 1077) d776(bb 144 insn 1060) d775(bb 140 insn 1033) d774(bb 138 insn 1022) d773(bb 136 insn 996) }
;;      reg 287 { d782(bb 146 insn 1081) }
(debug_insn 1087 1086 1088 147 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
;;   UD chains for insn luid 1 uid 1088
;;      reg 280 { d781(bb 145 insn 1075) d780(bb 144 insn 1065) d779(bb 142 insn 1048) }
(debug_insn 1088 1087 1089 147 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 2 uid 1089
;;      reg 275 { d777(bb 145 insn 1077) d776(bb 144 insn 1060) d775(bb 140 insn 1033) d774(bb 138 insn 1022) d773(bb 136 insn 996) }
;;      reg 287 { d782(bb 146 insn 1081) }
(debug_insn 1089 1088 1090 147 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 3 uid 1090
;;      reg 275 { d777(bb 145 insn 1077) d776(bb 144 insn 1060) d775(bb 140 insn 1033) d774(bb 138 insn 1022) d773(bb 136 insn 996) }
(insn 1090 1089 1091 147 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 1091
;;      reg 287 { d782(bb 146 insn 1081) }
;;      reg 498 { d826(bb 147 insn 1090) }
(insn 1091 1090 1092 147 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 1092
;;      reg 499 { d827(bb 147 insn 1091) }
(insn 1092 1091 1093 147 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1093
;;      reg 280 { d781(bb 145 insn 1075) d780(bb 144 insn 1065) d779(bb 142 insn 1048) }
(insn 1093 1092 1094 147 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1094
;;      reg 500 { d828(bb 147 insn 1092) }
(insn 1094 1093 1095 147 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 8 uid 1095
;;      reg 501 { d829(bb 147 insn 1093) }
(insn 1095 1094 1096 147 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 9 uid 1096
;;      reg 7 { }
;;      reg 4 { d38(bb 147 insn 1094) }
;;      reg 5 { d54(bb 147 insn 1095) }
(call_insn 1096 1095 1097 147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 10 uid 1097
;;      reg 0 { d7(bb 147 insn 1096) }
(insn 1097 1096 1098 147 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 11 uid 1098
(debug_insn 1098 1097 1099 147 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 12 uid 1099
(debug_insn 1099 1098 1100 147 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 13 uid 1100
;;      reg 280 { d781(bb 145 insn 1075) d780(bb 144 insn 1065) d779(bb 142 insn 1048) }
;;      reg 297 { d784(bb 147 insn 1097) }
(insn 1100 1099 1101 147 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 14 uid 1101
;;      reg 347 { d798(bb 169 insn 1314) d797(bb 167 insn 1288) d796(bb 165 insn 1268) d795(bb 164 insn 1246) d794(bb 145 insn 1074) d793(bb 144 insn 1064) }
(insn 1101 1100 1102 147 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 15 uid 1102
;;      reg 502 { d830(bb 147 insn 1101) }
(insn 1102 1101 1103 147 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 16 uid 1103
;;      reg 299 { d785(bb 147 insn 1102) }
(insn 1103 1102 1104 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 17 uid 1104
;;      reg 17 { d190(bb 147 insn 1103) }
(jump_insn 1104 1103 1105 147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 287 289 299 308 347
;; live  out 	 287 289 299 308 347
;; rd  out 	(12) 287[782],289[783],299[785],308[789,790,791],347[793,794,795,796,797,798]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 280 287 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 280 287 289 308 347
;; live  gen 	 299
;; live  kill	
;; rd  in  	(19) 275[773,774,775,776,777],280[779,780,781],287[782],289[783],308[789,790,791],347[793,794,795,796,797,798]
;; rd  gen 	(1) 299[786]
;; rd  kill	(2) 299[785,786]
;;  UD chains for artificial uses at top

(code_label 1109 1107 1110 149 228 "" [1 uses])
(note 1110 1109 1111 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1111
;;      reg 280 { d781(bb 145 insn 1075) d780(bb 144 insn 1065) d779(bb 142 insn 1048) }
(insn 1111 1110 1112 149 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 287 289 299 308 347
;; live  out 	 287 289 299 308 347
;; rd  out 	(12) 287[782],289[783],299[786],308[789,790,791],347[793,794,795,796,797,798]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 287 289 299 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 287 289 299 308 347
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; rd  in  	(13) 287[782],289[783],299[785,786],308[789,790,791],347[793,794,795,796,797,798]
;; rd  gen 	(5) 17[191],306[787],503[831],504[832],505[833]
;; rd  kill	(5) 306[787,788],503[831],504[832],505[833]
;;  UD chains for artificial uses at top

(code_label 1112 1111 1113 150 229 "" [1 uses])
(note 1113 1112 1114 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1114
;;      reg 287 { d782(bb 146 insn 1081) }
(insn 1114 1113 1115 150 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1115
;;      reg 289 { d783(bb 146 insn 1083) }
;;      reg 299 { d786(bb 149 insn 1111) d785(bb 147 insn 1102) }
(insn 1115 1114 1116 150 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1116
;;      reg 347 { d798(bb 169 insn 1314) d797(bb 167 insn 1288) d796(bb 165 insn 1268) d795(bb 164 insn 1246) d794(bb 145 insn 1074) d793(bb 144 insn 1064) }
(insn 1116 1115 1117 150 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1117
;;      reg 503 { d831(bb 150 insn 1116) }
(insn 1117 1116 1118 150 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1118
;;      reg 289 { d783(bb 146 insn 1083) }
;;      reg 504 { d832(bb 150 insn 1117) }
(insn 1118 1117 1119 150 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 5 uid 1119
;;      reg 347 { d798(bb 169 insn 1314) d797(bb 167 insn 1288) d796(bb 165 insn 1268) d795(bb 164 insn 1246) d794(bb 145 insn 1074) d793(bb 144 insn 1064) }
(insn 1119 1118 1120 150 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1120
;;      reg 505 { d833(bb 150 insn 1119) }
(insn 1120 1119 1121 150 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1121
;;      reg 306 { d787(bb 150 insn 1120) }
(insn 1121 1120 1122 150 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1122
(debug_insn 1122 1121 1123 150 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1123
(debug_insn 1123 1122 1124 150 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1124
(debug_insn 1124 1123 1125 150 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1125
(debug_insn 1125 1124 1126 150 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1126
(debug_insn 1126 1125 1127 150 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 13 uid 1127
(debug_insn 1127 1126 1128 150 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 14 uid 1128
(debug_insn 1128 1127 1129 150 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 15 uid 1129
(debug_insn 1129 1128 1130 150 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 16 uid 1130
(debug_insn 1130 1129 1131 150 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 17 uid 1131
(debug_insn 1131 1130 1132 150 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 18 uid 1132
(debug_insn 1132 1131 1133 150 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 19 uid 1133
(debug_insn 1133 1132 1134 150 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 20 uid 1134
;;      reg 308 { d791(bb 145 insn 31) d790(bb 144 insn 30) d789(bb 142 insn 29) }
(insn 1134 1133 1135 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 21 uid 1135
;;      reg 17 { d191(bb 150 insn 1134) }
(jump_insn 1135 1134 1351 150 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 306
;; live  out 	 306
;; rd  out 	(1) 306[787]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 213
;; live  gen 	 306
;; live  kill	
;; rd  in  	(1) 213[748]
;; rd  gen 	(1) 306[788]
;; rd  kill	(2) 306[787,788]
;;  UD chains for artificial uses at top

(code_label 1344 33 1343 153 242 "" [1 uses])
(note 1343 1344 32 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 32
;;      reg 213 { d748(bb 109 insn 828) }
(insn 32 1343 1147 153 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 306
;; live  out 	 306
;; rd  out 	(1) 306[788]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 306
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; rd  in  	(2) 306[787,788]
;; rd  gen 	(6) 90[737],508[834],509[835],511[836],512[837],513[838]
;; rd  kill	(6) 90[737],508[834],509[835],511[836],512[837],513[838]
;;  UD chains for artificial uses at top

(code_label 1147 32 1148 154 205 "" [1 uses])
(note 1148 1147 1149 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1149
(debug_insn 1149 1148 1150 154 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1150
(debug_insn 1150 1149 1151 154 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1151
(debug_insn 1151 1150 1152 154 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1152
(debug_insn 1152 1151 1153 154 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1153
(debug_insn 1153 1152 1154 154 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1154
(debug_insn 1154 1153 1155 154 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1155
(debug_insn 1155 1154 1156 154 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1156
(debug_insn 1156 1155 1157 154 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1157
(debug_insn 1157 1156 1158 154 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1158
(debug_insn 1158 1157 1159 154 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1159
(debug_insn 1159 1158 1160 154 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1160
(debug_insn 1160 1159 1161 154 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1161
;;      reg 306 { d788(bb 153 insn 32) d787(bb 150 insn 1120) }
(insn 1161 1160 1162 154 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 13 uid 1162
(insn 1162 1161 1163 154 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 14 uid 1163
;;      reg 509 { d835(bb 154 insn 1162) }
(insn 1163 1162 1164 154 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 15 uid 1164
;;      reg 508 { d834(bb 154 insn 1163) }
(insn 1164 1163 1165 154 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 16 uid 1165
;;      reg 508 { d834(bb 154 insn 1163) }
;;      reg 511 { d836(bb 154 insn 1164) }
(insn 1165 1164 1166 154 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 17 uid 1166
;;      reg 512 { d837(bb 154 insn 1165) }
(insn 1166 1165 1167 154 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 18 uid 1167
;;      reg 513 { d838(bb 154 insn 1166) }
(insn 1167 1166 1168 154 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 19 uid 1168
;;      reg 90 { d737(bb 154 insn 1167) }
(debug_insn 1168 1167 1172 154 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 90
;; live  out 	 90
;; rd  out 	(1) 90[737]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 251 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 212 224 251 309
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
;; rd  in  	(6) 17[170],212[745,746],224[749],251[768],309[792]
;; rd  gen 	(10) 17[202],212[746],347[795],518[839],521[840],522[841],523[842],524[843],540[852],541[857]
;; rd  kill	(24) 212[745,746,747],347[793,794,795,796,797,798],518[839],521[840],522[841],523[842],524[843],540[851,852,853,854,855],541[856,857,858,859,860]
;;  UD chains for artificial uses at top

(code_label 1239 1236 1240 164 220 "" [1 uses])
(note 1240 1239 1242 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1242
(debug_insn 1242 1240 1243 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 1 uid 1243
(insn 1243 1242 1244 164 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1244
;;      reg 540 { d852(bb 164 insn 1243) }
(insn 1244 1243 1245 164 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1245
(insn 1245 1244 1246 164 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1246
;;      reg 518 { d839(bb 164 insn 1244) }
;;      reg 541 { d857(bb 164 insn 1245) }
;;   eq_note reg 518 { d839(bb 164 insn 1244) }
(insn 1246 1245 1247 164 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1247
;;      reg 347 { d795(bb 164 insn 1246) }
(insn 1247 1246 1248 164 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1248
;;      reg 521 { d840(bb 164 insn 1247) }
(insn 1248 1247 1249 164 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1249
;;      reg 212 { d746(bb 164 insn 1252) d745(bb 132 insn 27) }
;;      reg 522 { d841(bb 164 insn 1248) }
(insn 1249 1248 1250 164 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 1250
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 523 { d842(bb 164 insn 1249) }
(insn 1250 1249 1251 164 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 1251
;;      reg 251 { d768(bb 133 insn 981) }
;;      reg 524 { d843(bb 164 insn 1250) }
(insn 1251 1250 1252 164 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
;;   UD chains for insn luid 10 uid 1252
;;      reg 212 { d746(bb 164 insn 1252) d745(bb 132 insn 27) }
(insn 1252 1251 1254 164 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 1254
;;      reg 212 { d746(bb 164 insn 1252) }
(debug_insn 1254 1252 1255 164 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 12 uid 1255
(debug_insn 1255 1254 1257 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 13 uid 1257
;;      reg 212 { d746(bb 164 insn 1252) }
;;      reg 309 { d792(bb 131 insn 971) }
(insn 1257 1255 1258 164 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 14 uid 1258
;;      reg 17 { d202(bb 164 insn 1257) }
(jump_insn 1258 1257 1447 164 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1447)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1447)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 309 347 540 541
;; live  out 	 212 224 309 347 540 541
;; rd  out 	(6) 212[746],224[749],309[792],347[795],540[852],541[857]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 224 275
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
;; rd  in  	(5) 224[749],270[771],275[774,775],309[792]
;; rd  gen 	(4) 347[796],525[844],540[853],541[858]
;; rd  kill	(17) 347[793,794,795,796,797,798],525[844],540[851,852,853,854,855],541[856,857,858,859,860]
;;  UD chains for artificial uses at top

(code_label 1263 1446 1264 165 223 "" [1 uses])
(note 1264 1263 1265 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1265
(insn 1265 1264 1266 165 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1266
;;      reg 540 { d853(bb 165 insn 1265) }
(insn 1266 1265 1267 165 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1267
(insn 1267 1266 1268 165 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1268
;;      reg 525 { d844(bb 165 insn 1266) }
;;      reg 541 { d858(bb 165 insn 1267) }
;;   eq_note reg 525 { d844(bb 165 insn 1266) }
(insn 1268 1267 1271 165 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 525 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 525 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 275 347 540 541
;; live  out 	 224 275 347 540 541
;; rd  out 	(6) 224[749],275[774,775],347[796],540[853],541[858]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 270 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 224 270 309
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(6) 0[4],17[176],224[749],270[771],277[778],309[792]
;; rd  gen 	(1) 17[205]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1271 1268 1272 166 224 "" [1 uses])
(note 1272 1271 1274 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1274
;;      reg 270 { d771(bb 137 insn 1003) }
(insn 1274 1272 1275 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 1275
;;      reg 17 { d205(bb 166 insn 1274) }
(jump_insn 1275 1274 1281 166 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 224 270 309
;; live  out 	 224 270 309
;; rd  out 	(3) 224[749],270[771],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 212 224
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
;; rd  in  	(5) 212[745,746],224[749],251[768],309[792]
;; rd  gen 	(10) 212[747],264[769],347[797],528[845],531[846],532[847],533[848],534[849],540[854],541[859]
;; rd  kill	(25) 212[745,746,747],264[769],347[793,794,795,796,797,798],528[845],531[846],532[847],533[848],534[849],540[851,852,853,854,855],541[856,857,858,859,860]
;;  UD chains for artificial uses at top

(note 1281 1275 1284 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1284
(debug_insn 1284 1281 1285 167 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1285
(insn 1285 1284 1286 167 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1286
;;      reg 540 { d854(bb 167 insn 1285) }
(insn 1286 1285 1287 167 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1287
(insn 1287 1286 1288 167 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1288
;;      reg 528 { d845(bb 167 insn 1286) }
;;      reg 541 { d859(bb 167 insn 1287) }
;;   eq_note reg 528 { d845(bb 167 insn 1286) }
(insn 1288 1287 1289 167 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 528 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 528 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1289
;;      reg 212 { d746(bb 164 insn 1252) d745(bb 132 insn 27) }
(insn 1289 1288 1290 167 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 1290
;;      reg 264 { d769(bb 167 insn 1289) }
(debug_insn 1290 1289 1291 167 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 1291
;;      reg 347 { d797(bb 167 insn 1288) }
(insn 1291 1290 1292 167 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1292
;;      reg 531 { d846(bb 167 insn 1291) }
(insn 1292 1291 1293 167 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1293
;;      reg 212 { d746(bb 164 insn 1252) d745(bb 132 insn 27) }
;;      reg 532 { d847(bb 167 insn 1292) }
(insn 1293 1292 1294 167 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 10 uid 1294
;;      reg 224 { d749(bb 114 insn 852) }
;;      reg 533 { d848(bb 167 insn 1293) }
(insn 1294 1293 1295 167 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 1295
;;      reg 534 { d849(bb 167 insn 1294) }
(insn 1295 1294 1296 167 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
;;   UD chains for insn luid 12 uid 1296
;;      reg 264 { d769(bb 167 insn 1289) }
(debug_insn 1296 1295 28 167 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
;;   UD chains for insn luid 13 uid 28
;;      reg 264 { d769(bb 167 insn 1289) }
(insn 28 1296 1299 167 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 347 540 541
;; live  out 	 212 224 347 540 541
;; rd  out 	(5) 212[747],224[749],347[797],540[854],541[859]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 212 224
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; rd  in  	(5) 212[745,746],224[749],251[768],309[792]
;; rd  gen 	(3) 0[8],17[212],268[770]
;; rd  kill	(10) 0[0,1,2,3,4,5,6,7,8],268[770]
;;  UD chains for artificial uses at top

(code_label 1299 28 1300 168 219 "" [1 uses])
(note 1300 1299 1303 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1303
(debug_insn 1303 1300 1304 168 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1304
;;      reg 212 { d746(bb 164 insn 1252) d745(bb 132 insn 27) }
(debug_insn 1304 1303 1305 168 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 1305
(insn 1305 1304 1306 168 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1306
;;      reg 7 { }
;;      reg 5 { d56(bb 168 insn 1305) }
(call_insn 1306 1305 1307 168 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1307
;;      reg 0 { d8(bb 168 insn 1306) }
(insn 1307 1306 1308 168 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1308
;;      reg 268 { d770(bb 168 insn 1307) }
(insn 1308 1307 1309 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1309
;;      reg 17 { d212(bb 168 insn 1308) }
(jump_insn 1309 1308 1310 168 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224
;; live  out 	 212 224
;; rd  out 	(3) 212[745,746],224[749]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 212 224
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
;; rd  in  	(3) 212[745,746],224[749]
;; rd  gen 	(4) 347[798],535[850],540[855],541[860]
;; rd  kill	(17) 347[793,794,795,796,797,798],535[850],540[851,852,853,854,855],541[856,857,858,859,860]
;;  UD chains for artificial uses at top

(note 1310 1309 1311 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1311
(insn 1311 1310 1312 169 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1312
;;      reg 540 { d855(bb 169 insn 1311) }
(insn 1312 1311 1313 169 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1313
(insn 1313 1312 1314 169 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1314
;;      reg 535 { d850(bb 169 insn 1312) }
;;      reg 541 { d860(bb 169 insn 1313) }
;;   eq_note reg 535 { d850(bb 169 insn 1312) }
(insn 1314 1313 1353 169 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 535 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 535 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 347 540 541
;; live  out 	 212 224 347 540 541
;; rd  out 	(6) 212[745,746],224[749],347[798],540[855],541[860]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 309
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 212 224 309
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 212[746],224[749],309[792],347[795],540[852],541[857]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1447 1258 1446 174 266 "" [1 uses])
(note 1446 1447 1263 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 212 224 309
;; live  out 	 212 224 309
;; rd  out 	(3) 212[746],224[749],309[792]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 224 227 244 540 541
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 152 156 213 224 227 244 540 541
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 17[148],152[739],156[742],213[748],224[749],226[750],227[752],244[761],540[851],541[856]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1449 877 1448 175 267 "" [1 uses])
(note 1448 1449 878 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 152 156 213 224 227 244 540 541
;; live  out 	 152 156 213 224 227 244 540 541
;; rd  out 	(8) 152[739],156[742],213[748],224[749],227[752],244[761],540[851],541[856]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 6 ******
Set in insn 31 is invariant (0), cost 4, depends on 
Set in insn 30 is invariant (1), cost 4, depends on 
Set in insn 970 is invariant (2), cost 4, depends on 
Set in insn 29 is invariant (3), cost 4, depends on 
Set in insn 1014 is invariant (4), cost 0, depends on 
Set in insn 885 is invariant (5), cost 0, depends on 
Invariant 5 is equivalent to invariant 3.
Decided to move invariant 2 -- gain 4
deferring rescan insn with uid = 970.
deferring rescan insn with uid = 971.
deferring rescan insn with uid = 1450.
changing bb of uid 970
  from 131 to 39
*****starting processing of loop 5 ******
starting the processing of deferred insns
rescanning insn with uid = 970.
rescanning insn with uid = 971.
rescanning insn with uid = 1450.
ending the processing of deferred insns
setting blocks to analyze 41, 42, 43, 172
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 6 (0.034)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 6 (0.034)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 7 ( 0.04)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 5, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} r554={1d,2u} 
;;    total ref usage 4371{3008d,1350u,13e} in 805{770 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	17[0,3] 311[4,4] 
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 311
;; live  gen 	
;; live  kill	 17 [flags]
;; rd  in  	(2) 17[3],311[4]
;; rd  gen 	(0) 
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 333 332 334 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 334
(insn 334 333 335 41 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; live  out 	 311
;; rd  out 	(1) 311[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 311
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; rd  in  	(2) 17[3],311[4]
;; rd  gen 	(2) 17[2],311[4]
;; rd  kill	(5) 17[0,1,2,3],311[4]
;;  UD chains for artificial uses at top

(code_label 335 334 336 42 138 "" [1 uses])
(note 336 335 337 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 337
;;      reg 311 { d4(bb 42 insn 340) }
(debug_insn 337 336 339 42 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 339
(debug_insn 339 337 340 42 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
;;   UD chains for insn luid 2 uid 340
;;      reg 311 { d4(bb 42 insn 340) }
(insn 340 339 341 42 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 341
;;      reg 311 { d4(bb 42 insn 340) }
;;      reg 327 { }
(insn 341 340 342 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 342
;;      reg 17 { d2(bb 42 insn 341) }
(jump_insn 342 341 346 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; live  out 	 311
;; rd  out 	(1) 311[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 311
;; live  gen 	
;; live  kill	
;; rd  in  	(1) 311[4]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 346 342 347 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; live  out 	 311
;; rd  out 	(1) 311[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 311
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(1) 311[4]
;; rd  gen 	(1) 17[3]
;; rd  kill	(4) 17[0,1,2,3]
;;  UD chains for artificial uses at top

(note 1443 329 330 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 330
;;      reg 311 { d4(bb 42 insn 340) }
(debug_insn 330 1443 331 172 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
;;   UD chains for insn luid 1 uid 331
;;      reg 311 { d4(bb 42 insn 340) }
(insn 331 330 332 172 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 2 uid 332
;;      reg 17 { d3(bb 172 insn 331) }
(jump_insn 332 331 333 172 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; live  out 	 311
;; rd  out 	(1) 311[4]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 5 ******
*****starting processing of loop 4 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 48, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 109, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 129, 130, 131, 132, 133, 134, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 149, 150, 151, 152, 153, 154, 156, 163, 164, 165, 166, 167, 168, 169, 172, 173, 174, 175
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 235 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 232 (  1.3)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 239 (  1.4)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 1029, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} r554={1d,2u} 
;;    total ref usage 4371{3008d,1350u,13e} in 805{770 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853
;;  reg->defs[] map:	0[0,10] 1[11,22] 2[23,34] 4[35,48] 5[49,67] 8[68,78] 9[79,89] 10[90,100] 11[101,111] 12[112,122] 13[123,133] 14[134,144] 15[145,155] 17[156,263] 18[264,274] 19[275,285] 21[286,294] 22[295,303] 23[304,312] 24[313,321] 25[322,330] 26[331,339] 27[340,348] 28[349,357] 29[358,366] 30[367,375] 31[376,384] 32[385,393] 33[394,402] 34[403,411] 35[412,420] 36[421,429] 37[430,440] 38[441,451] 39[452,462] 40[463,473] 45[474,482] 46[483,491] 47[492,500] 48[501,509] 49[510,518] 50[519,527] 51[528,536] 52[537,545] 53[546,556] 54[557,567] 55[568,578] 56[579,589] 57[590,600] 58[601,611] 59[612,622] 60[623,633] 61[634,644] 62[645,655] 63[656,666] 64[667,677] 65[678,688] 66[689,699] 67[700,710] 68[711,721] 69[722,732] 70[733,743] 71[744,754] 72[755,765] 73[766,776] 74[777,787] 75[788,798] 76[799,809] 77[810,820] 78[821,831] 79[832,842] 80[843,853] 87[854,854] 88[855,859] 89[860,862] 90[863,865] 147[866,866] 152[867,867] 154[868,869] 156[870,870] 157[871,871] 158[872,872] 160[873,873] 186[874,876] 187[877,878] 192[879,879] 193[880,881] 212[882,884] 213[885,885] 224[886,886] 226[887,887] 227[888,889] 230[890,891] 232[892,892] 237[893,893] 238[894,894] 240[895,896] 242[897,897] 244[898,899] 245[900,904] 251[905,905] 264[906,906] 268[907,907] 270[908,908] 274[909,909] 275[910,914] 277[915,915] 280[916,918] 287[919,919] 289[920,920] 297[921,921] 299[922,923] 306[924,925] 307[926,926] 308[927,929] 309[930,930] 311[931,932] 324[933,933] 327[934,934] 347[935,940] 401[941,941] 402[942,942] 403[943,943] 404[944,944] 406[945,945] 407[946,946] 409[947,947] 414[948,948] 416[949,949] 417[950,950] 445[951,951] 446[952,952] 447[953,953] 450[954,954] 451[955,955] 452[956,956] 459[957,957] 460[958,958] 461[959,959] 468[960,960] 469[961,961] 470[962,962] 473[963,963] 474[964,964] 475[965,965] 476[966,966] 477[967,967] 478[968,968] 479[969,969] 480[970,970] 481[971,971] 482[972,972] 483[973,973] 484[974,974] 485[975,975] 486[976,976] 487[977,977] 488[978,978] 489[979,979] 490[980,980] 491[981,981] 492[982,982] 493[983,983] 494[984,984] 495[985,985] 498[986,986] 499[987,987] 500[988,988] 501[989,989] 502[990,990] 503[991,991] 504[992,992] 505[993,993] 506[994,994] 507[995,995] 508[996,996] 509[997,997] 511[998,998] 512[999,999] 513[1000,1000] 516[1001,1001] 518[1002,1002] 521[1003,1003] 522[1004,1004] 523[1005,1005] 524[1006,1006] 525[1007,1007] 528[1008,1008] 531[1009,1009] 532[1010,1010] 533[1011,1011] 534[1012,1012] 535[1013,1013] 540[1014,1018] 541[1019,1023] 542[1024,1025] 543[1026,1027] 554[1028,1028] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 186
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 88[856,857,858,859],89[860,861,862],186[874,875,876]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 390 274 277 33 187 "" [1 uses])
(note 277 390 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 88 89 186
;; rd  out 	(10) 88[856,857,858,859],89[860,861,862],186[874,875,876]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 88 89 186
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(10) 88[856,857,858,859],89[860,861,862],186[874,875,876]
;; rd  gen 	(2) 17[156],90[863]
;; rd  kill	(3) 90[863,864,865]
;;  UD chains for artificial uses at top

(code_label 278 277 279 34 133 "" [0 uses])
(note 279 278 280 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 280
;;      reg 89 { d862(bb 163 insn 1235) d861(bb 156 insn 1211) d860(bb 107 insn 813) }
(debug_insn 280 279 281 34 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 281
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) }
(debug_insn 281 280 282 34 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 282
(debug_insn 282 281 283 34 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 3 uid 283
;;      reg 186 { d876(bb 156 insn 1215) d875(bb 101 insn 755) d874(bb 48 insn 389) }
(insn 283 282 284 34 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (reg:HI 186 [ D.6786 ]))) lex.yy.c:859 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 186 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 4 uid 284
;;      reg 90 { d863(bb 34 insn 283) }
(debug_insn 284 283 285 34 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:859 -1
     (nil))
;;   UD chains for insn luid 5 uid 285
;;      reg 90 { d863(bb 34 insn 283) }
(insn 285 284 286 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 0 [0]))) lex.yy.c:860 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 286
;;      reg 17 { d156(bb 34 insn 285) }
(jump_insn 286 285 287 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) lex.yy.c:860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 296)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 88 89 90
;; rd  out 	(8) 88[856,857,858,859],89[860,861,862],90[863]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 89
;; live  gen 	 88 90 401 402
;; live  kill	
;; rd  in  	(9) 17[156],88[856,857,858,859],89[860,861,862],90[863]
;; rd  gen 	(4) 88[855],90[864],401[941],402[942]
;; rd  kill	(10) 88[855,856,857,858,859],90[863,864,865],401[941],402[942]
;;  UD chains for artificial uses at top

(note 287 286 288 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 288
(insn 288 287 289 35 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:862 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 289
;;      reg 88 { d855(bb 35 insn 288) }
(debug_insn 289 288 290 35 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:862 -1
     (nil))
;;   UD chains for insn luid 2 uid 290
(debug_insn 290 289 292 35 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:863 -1
     (nil))
;;   UD chains for insn luid 3 uid 292
(insn 292 290 293 35 (set (reg:SI 402 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:864 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 293
;;      reg 402 { d942(bb 35 insn 292) }
(insn 293 292 294 35 (set (reg:DI 401 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 402 [ yy_last_accepting_state ]))) lex.yy.c:864 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 402 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 5 uid 294
;;      reg 401 { d941(bb 35 insn 293) }
(insn 294 293 295 35 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 401 [ yy_last_accepting_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16]))) lex.yy.c:864 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 401 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 6 uid 295
;;      reg 90 { d864(bb 35 insn 294) }
(debug_insn 295 294 296 35 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:864 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 88 89 90
;; rd  out 	(5) 88[855],89[860,861,862],90[864]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 403 404
;; live  in  	 88 89 90
;; live  gen 	 17 [flags] 403 404
;; live  kill	 17 [flags]
;; rd  in  	(11) 17[156],88[855,856,857,858,859],89[860,861,862],90[863,864]
;; rd  gen 	(3) 17[158],403[943],404[944]
;; rd  kill	(2) 403[943],404[944]
;;  UD chains for artificial uses at top

(code_label 296 295 297 36 134 "" [1 uses])
(note 297 296 298 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 298
;;      reg 90 { d864(bb 35 insn 294) d863(bb 34 insn 283) }
(debug_insn 298 297 299 36 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 299
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
(debug_insn 299 298 300 36 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 300
;;      reg 89 { d862(bb 163 insn 1235) d861(bb 156 insn 1211) d860(bb 107 insn 813) }
(insn 300 299 302 36 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 302
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
;;      reg 89 { d862(bb 163 insn 1235) d861(bb 156 insn 1211) d860(bb 107 insn 813) }
(insn 302 300 303 36 (parallel [
            (set (reg:DI 403)
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (reg/v/f:DI 89 [ yy_cp ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:867 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 303
;;      reg 403 { d943(bb 36 insn 302) }
(insn 303 302 304 36 (set (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])
        (reg:DI 403)) lex.yy.c:867 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
;;   UD chains for insn luid 5 uid 304
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
(insn 304 303 305 36 (set (reg:QI 404 [ *yy_cp_6 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 305
;;      reg 404 { d944(bb 36 insn 304) }
(insn 305 304 306 36 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 404 [ *yy_cp_6 ])) lex.yy.c:867 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 404 [ *yy_cp_6 ])
        (nil)))
;;   UD chains for insn luid 7 uid 306
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
(insn 306 305 307 36 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 307
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
(insn 307 306 308 36 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 308
;;      reg 90 { d864(bb 35 insn 294) d863(bb 34 insn 283) }
(insn 308 307 309 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 46 [0x2e]))) lex.yy.c:869 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 10 uid 309
;;      reg 17 { d158(bb 36 insn 308) }
(jump_insn 309 308 310 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 88 89 90
;; rd  out 	(10) 88[855,856,857,858,859],89[860,861,862],90[863,864]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 88 89 90
;; live  gen 	 17 [flags] 406
;; live  kill	
;; rd  in  	(10) 88[855,856,857,858,859],89[860,861,862],90[863,864]
;; rd  gen 	(2) 17[159],406[945]
;; rd  kill	(1) 406[945]
;;  UD chains for artificial uses at top

(note 310 309 312 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 90 { d864(bb 35 insn 294) d863(bb 34 insn 283) }
(insn 312 310 313 37 (set (reg:DI 406 [ yy_act ])
        (sign_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:869 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 313
;;      reg 406 { d945(bb 37 insn 312) }
(insn 313 312 314 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:SI (plus:DI (mult:DI (reg:DI 406 [ yy_act ])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)) [2 yy_rule_can_match_eol S4 A32])
            (const_int 0 [0]))) lex.yy.c:869 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 406 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 2 uid 314
;;      reg 17 { d159(bb 37 insn 313) }
(jump_insn 314 313 315 37 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; live  out 	 88 89 90
;; rd  out 	(10) 88[855,856,857,858,859],89[860,861,862],90[863,864]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307 311 327
;; live  in  	 88 89 90
;; live  gen 	 17 [flags] 307 311 327
;; live  kill	 17 [flags]
;; rd  in  	(10) 88[855,856,857,858,859],89[860,861,862],90[863,864]
;; rd  gen 	(4) 17[161],307[926],311[931],327[934]
;; rd  kill	(4) 307[926],311[931,932],327[934]
;;  UD chains for artificial uses at top

(note 315 314 316 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 316
(debug_insn 316 315 317 38 (var_location:DI yyl (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 317
(insn 317 316 326 38 (set (reg:DI 307 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:872 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 326
(insn 326 317 328 38 (set (reg:DI 311 [ ivtmp.210 ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 328
;;      reg 307 { d926(bb 38 insn 317) }
;;      reg 311 { d931(bb 38 insn 326) }
(insn 328 326 318 38 (parallel [
            (set (reg:DI 327 [ D.6796 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (reg:DI 307 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 318
;;      reg 307 { d926(bb 38 insn 317) }
(insn 318 328 319 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 307 [ D.6781 ])
            (const_int 0 [0]))) lex.yy.c:872 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 319
;;      reg 17 { d161(bb 38 insn 318) }
(jump_insn 319 318 320 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 343)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 343)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; live  out 	 88 89 90 311 327
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931],327[934]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 554
;; live  in  	 88 89 90
;; live  gen 	 554
;; live  kill	
;; rd  in  	(13) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931,932],327[934]
;; rd  gen 	(1) 554[1028]
;; rd  kill	(1) 554[1028]
;;  UD chains for artificial uses at top

(code_label 320 319 321 39 135 "" [3 uses])
(note 321 320 970 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 970
(insn 970 321 343 39 (set (reg:DI 554)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 554
;; live  out 	 88 89 90 554
;; rd  out 	(11) 88[855,856,857,858,859],89[860,861,862],90[863,864],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931],327[934]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 343 970 329 40 139 "" [1 uses])
(note 329 343 1443 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; live  out 	 88 89 90 311 327
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931],327[934]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327
;; live  gen 	
;; live  kill	 17 [flags]
;; rd  in  	(13) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931,932],327[934]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 333 332 334 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 334
(insn 334 333 335 41 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; live  out 	 88 89 90 311 327
;; rd  out 	(13) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931,932],327[934]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 88 89 90 311 327
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; rd  in  	(13) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931,932],327[934]
;; rd  gen 	(2) 17[164],311[932]
;; rd  kill	(2) 311[931,932]
;;  UD chains for artificial uses at top

(code_label 335 334 336 42 138 "" [1 uses])
(note 336 335 337 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 337
;;      reg 311 { d932(bb 42 insn 340) d931(bb 38 insn 326) }
(debug_insn 337 336 339 42 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 339
(debug_insn 339 337 340 42 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
;;   UD chains for insn luid 2 uid 340
;;      reg 311 { d932(bb 42 insn 340) d931(bb 38 insn 326) }
(insn 340 339 341 42 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 341
;;      reg 311 { d932(bb 42 insn 340) }
;;      reg 327 { d934(bb 38 insn 328) }
(insn 341 340 342 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 342
;;      reg 17 { d164(bb 42 insn 341) }
(jump_insn 342 341 346 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; live  out 	 88 89 90 311 327
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[932],327[934]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 17[164],88[855,856,857,858,859],89[860,861,862],90[863,864],311[932],327[934]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 346 342 347 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; live  out 	 88 89 90 311 327
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[932],327[934]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 554
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864,865],554[1028]
;; rd  gen 	(1) 17[165]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 347 346 348 44 137 "" [0 uses])
(note 348 347 349 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 349
;;      reg 90 { d865(bb 154 insn 1167) d864(bb 35 insn 294) d863(bb 34 insn 283) }
(debug_insn 349 348 350 44 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 350
;;      reg 90 { d865(bb 154 insn 1167) d864(bb 35 insn 294) d863(bb 34 insn 283) }
(insn 350 349 351 44 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 2 uid 351
;;      reg 17 { d165(bb 44 insn 350) }
(jump_insn 351 350 1350 44 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 554
;; live  out 	 88 89 90 554
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864,865],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 88 89 90 554
;; live  gen 	 407 409
;; live  kill	
;; rd  in  	(12) 88[855,856,857,858,859],89[860,861,862],90[863,864,865],554[1028]
;; rd  gen 	(2) 407[946],409[947]
;; rd  kill	(2) 407[946],409[947]
;;  UD chains for artificial uses at top

(note 1350 351 352 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 352
;;      reg 90 { d865(bb 154 insn 1167) d864(bb 35 insn 294) d863(bb 34 insn 283) }
(insn 352 1350 354 45 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 1 uid 354
;;      reg 407 { d946(bb 45 insn 352) }
(insn 354 352 355 45 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
        (insn_list:REG_LABEL_OPERAND 357 (nil))))
;;   UD chains for insn luid 2 uid 355
;;      reg 409 { d947(bb 45 insn 354) }
(jump_insn 355 354 360 45 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 554
;; live  out 	 88 89 554
;; rd  out 	(9) 88[855,856,857,858,859],89[860,861,862],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 88 89
;; live  gen 	 88 186 414 416 417
;; live  kill	
;; rd  in  	(9) 88[855,856,857,858,859],89[860,861,862],554[1028]
;; rd  gen 	(5) 88[856],186[874],414[948],416[949],417[950]
;; rd  kill	(11) 88[855,856,857,858,859],186[874,875,876],414[948],416[949],417[950]
;;  UD chains for artificial uses at top

(code_label 379 375 380 48 141 "" [1 uses])
(note 380 379 381 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 381
(insn 381 380 382 48 (set (reg:QI 414 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:885 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 382
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
;;      reg 414 { d948(bb 48 insn 381) }
(insn 382 381 383 48 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 414 [ yy_hold_char ])) lex.yy.c:885 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 414 [ yy_hold_char ])
        (expr_list:REG_DEAD (reg/v/f:DI 88 [ yy_cp ])
            (nil))))
;;   UD chains for insn luid 2 uid 383
(insn 383 382 384 48 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:886 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 384
;;      reg 88 { d856(bb 48 insn 383) }
(debug_insn 384 383 385 48 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:886 -1
     (nil))
;;   UD chains for insn luid 4 uid 385
(debug_insn 385 384 387 48 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:887 -1
     (nil))
;;   UD chains for insn luid 5 uid 387
(insn 387 385 388 48 (set (reg:SI 417 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 388
;;      reg 417 { d950(bb 48 insn 387) }
(insn 388 387 389 48 (set (reg:DI 416 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 417 [ yy_last_accepting_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 417 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 7 uid 389
;;      reg 416 { d949(bb 48 insn 388) }
(insn 389 388 393 48 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 416 [ yy_last_accepting_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 416 [ yy_last_accepting_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 88 89 186
;; rd  out 	(5) 88[856],89[860,861,862],186[874]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	 88 89 554
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
;; rd  in  	(9) 88[855,856,857,858,859],89[860,861,862],554[1028]
;; rd  gen 	(9) 17[170],147[866],152[867],245[900],445[951],446[952],447[953],540[1014],541[1019]
;; rd  kill	(20) 147[866],152[867],245[900,901,902,903,904],445[951],446[952],447[953],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023]
;;  UD chains for artificial uses at top

(code_label 707 704 708 97 184 "" [1 uses])
(note 708 707 709 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 709
(debug_insn 709 708 710 97 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
;;   UD chains for insn luid 1 uid 710
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
(insn 710 709 711 97 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 711
;;      reg 445 { d951(bb 97 insn 710) }
(insn 711 710 712 97 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 712
;;      reg 147 { d866(bb 97 insn 711) }
(debug_insn 712 711 713 97 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
;;   UD chains for insn luid 4 uid 713
(insn 713 712 714 97 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 714
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) d857(bb 101 insn 745) d856(bb 48 insn 383) d855(bb 35 insn 288) }
;;      reg 446 { d952(bb 97 insn 713) }
(insn 714 713 715 97 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
;;   UD chains for insn luid 6 uid 715
(insn 715 714 716 97 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 716
;;      reg 540 { d1014(bb 97 insn 715) }
(insn 716 715 717 97 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 8 uid 717
(insn 717 716 718 97 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 718
;;      reg 447 { d953(bb 97 insn 716) }
;;      reg 541 { d1019(bb 97 insn 717) }
;;   eq_note reg 447 { d953(bb 97 insn 716) }
(insn 718 717 719 97 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 447 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 447 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 10 uid 719
;;      reg 152 { d867(bb 97 insn 718) }
(insn 719 718 720 97 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 11 uid 720
;;      reg 245 { d900(bb 97 insn 719) }
(insn 720 719 721 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 721
;;      reg 17 { d170(bb 97 insn 720) }
(jump_insn 721 720 722 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 554
;; live  out 	 88 89 147 152 245 540 541 554
;; rd  out 	(14) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],245[900],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 88 89 147 152 245 540 541 554
;; live  gen 	 154
;; live  kill	
;; rd  in  	(14) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],245[900],540[1014],541[1019],554[1028]
;; rd  gen 	(1) 154[868]
;; rd  kill	(2) 154[868,869]
;;  UD chains for artificial uses at top

(note 722 721 723 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 723
(insn 723 722 726 98 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 554
;; live  out 	 88 89 147 152 154 245 540 541 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],154[868],245[900],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 88 89 147 152 245 540 541 554
;; live  gen 	 154 245 450
;; live  kill	
;; rd  in  	(14) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],245[900],540[1014],541[1019],554[1028]
;; rd  gen 	(3) 154[869],245[901],450[954]
;; rd  kill	(8) 154[868,869],245[900,901,902,903,904],450[954]
;;  UD chains for artificial uses at top

(code_label 726 723 727 99 195 "" [1 uses])
(note 727 726 728 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 728
;;      reg 245 { d900(bb 97 insn 719) }
(insn 728 727 729 99 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 729
;;      reg 154 { d869(bb 99 insn 728) }
(insn 729 728 730 99 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 730
(insn 730 729 731 99 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 731
;;      reg 245 { d900(bb 97 insn 719) }
;;      reg 450 { d954(bb 99 insn 730) }
(insn 731 730 732 99 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 4 uid 732
;;      reg 152 { d867(bb 97 insn 718) }
(insn 732 731 733 99 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 733
;;      reg 245 { d901(bb 99 insn 732) }
(insn 733 732 734 99 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 554
;; live  out 	 88 89 147 152 154 245 540 541 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],154[869],245[901],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 88 89 147 152 154 245 540 541 554
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],154[868,869],245[900,901],540[1014],541[1019],554[1028]
;; rd  gen 	(5) 17[172],156[870],157[871],158[872],244[898]
;; rd  kill	(5) 156[870],157[871],158[872],244[898,899]
;;  UD chains for artificial uses at top

(code_label 734 733 735 100 196 "" [0 uses])
(note 735 734 736 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 736
;;      reg 245 { d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 736 735 737 100 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 737
;;      reg 154 { d869(bb 99 insn 728) d868(bb 98 insn 723) }
(insn 737 736 738 100 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 2 uid 738
;;      reg 156 { d870(bb 100 insn 736) }
;;      reg 157 { d871(bb 100 insn 737) }
(insn 738 737 739 100 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 739
(insn 739 738 740 100 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 740
;;      reg 158 { d872(bb 100 insn 738) }
;;      reg 244 { d898(bb 100 insn 739) }
(insn 740 739 741 100 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 5 uid 741
;;      reg 17 { d172(bb 100 insn 740) }
(jump_insn 741 740 742 100 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 554
;; live  out 	 88 89 147 152 156 157 158 244 245 540 541 554
;; rd  out 	(19) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],156[870],157[871],158[872],244[898],245[900,901],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 543
;; live  in  	 147
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 543
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[855,856,857,858,859],89[860,861,862],147[866],152[867],156[870],157[871],158[872],244[898],245[900,901],540[1014],541[1019],554[1028]
;; rd  gen 	(8) 0[0],17[175],88[857],186[875],193[880],451[955],452[956],543[1026]
;; rd  kill	(25) 0[0,1,2,3,4,5,6,7,8,9,10],88[855,856,857,858,859],186[874,875,876],193[880,881],451[955],452[956],543[1026,1027]
;;  UD chains for artificial uses at top

(note 742 741 743 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 743
;;      reg 147 { d866(bb 97 insn 711) }
(insn 743 742 744 101 (set (reg:DI 451 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1173 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
;;   UD chains for insn luid 1 uid 744
(insn 744 743 745 101 (set (reg/f:DI 452 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 745
;;      reg 451 { d955(bb 101 insn 743) }
;;      reg 452 { d956(bb 101 insn 744) }
;;   eq_note reg 451 { d955(bb 101 insn 743) }
(insn 745 744 746 101 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg:DI 451 [ D.6790 ])
                    (reg/f:DI 452 [ yytext ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1173 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 452 [ yytext ])
        (expr_list:REG_DEAD (reg:DI 451 [ D.6790 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                        (reg:DI 451 [ D.6790 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 746
;;      reg 88 { d857(bb 101 insn 745) }
(insn 746 745 747 101 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 747
;;      reg 7 { }
(call_insn 747 746 1407 101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1175 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 5 uid 1407
;;      reg 0 { d0(bb 101 insn 747) }
(debug_insn 1407 747 748 101 (var_location:SI D#22 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 6 uid 748
;;      reg 0 { d0(bb 101 insn 747) }
(insn 748 1407 749 101 (set (reg/v:SI 193 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1175 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 749
(debug_insn 749 748 750 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 8 uid 750
(debug_insn 750 749 751 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 9 uid 751
;;      reg 88 { d857(bb 101 insn 745) }
(debug_insn 751 750 752 101 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1443 -1
     (nil))
;;   UD chains for insn luid 10 uid 752
(debug_insn 752 751 754 101 (var_location:QI yy_c (const_int 1 [0x1])) lex.yy.c:1445 -1
     (nil))
;;   UD chains for insn luid 11 uid 754
;;      reg 193 { d880(bb 101 insn 748) }
(insn 754 752 755 101 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1446 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 12 uid 755
;;      reg 543 { d1026(bb 101 insn 754) }
(insn 755 754 756 101 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) lex.yy.c:1446 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 13 uid 756
;;      reg 186 { d875(bb 101 insn 755) }
(insn 756 755 757 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 186 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:1446 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 14 uid 757
;;      reg 17 { d175(bb 101 insn 756) }
(jump_insn 757 756 758 101 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 761)
            (pc))) lex.yy.c:1446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 761)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543
;; live  out 	 88 186 193 543
;; rd  out 	(4) 88[857],186[875],193[880],543[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 88 186 193 543
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 88[857],186[875],193[880],543[1026]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 758 757 759 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 759
;;      reg 193 { d880(bb 101 insn 748) }
(insn 759 758 760 102 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1448 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 760
;;      reg 88 { d857(bb 101 insn 745) }
(insn 760 759 761 102 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1449 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543
;; live  out 	 88 186 193 543
;; rd  out 	(4) 88[857],186[875],193[880],543[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193 543
;; lr  def 	 17 [flags] 187 459 460 461 542
;; live  in  	 88 186 193 543
;; live  gen 	 17 [flags] 187 459 460 461 542
;; live  kill	 17 [flags]
;; rd  in  	(4) 88[857],186[875],193[880],543[1026]
;; rd  gen 	(6) 17[177],187[877],459[957],460[958],461[959],542[1024]
;; rd  kill	(7) 187[877,878],459[957],460[958],461[959],542[1024,1025]
;;  UD chains for artificial uses at top

(code_label 761 760 762 103 198 "" [1 uses])
(note 762 761 763 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 763
(debug_insn 763 762 764 103 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 764
(debug_insn 764 763 767 103 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 767
;;      reg 543 { d1026(bb 101 insn 754) }
(insn 767 764 769 103 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 769
;;      reg 187 { d877(bb 103 insn 767) }
(insn 769 767 770 103 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 4 uid 770
;;      reg 542 { d1024(bb 103 insn 769) }
(insn 770 769 771 103 (parallel [
            (set (reg:SI 459 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 771
;;      reg 459 { d957(bb 103 insn 770) }
(insn 771 770 772 103 (set (reg:DI 460 [ D.6777 ])
        (sign_extend:DI (reg:SI 459 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 459 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 772
;;      reg 460 { d958(bb 103 insn 771) }
(insn 772 771 773 103 (set (reg:SI 461 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 460 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 460 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 773
;;      reg 193 { d880(bb 101 insn 748) }
;;      reg 461 { d959(bb 103 insn 772) }
(insn 773 772 774 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 193 [ yy_current_state ])
            (reg:SI 461 [ D.6777 ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 461 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 8 uid 774
;;      reg 17 { d177(bb 103 insn 773) }
(jump_insn 774 773 775 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 797)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 797)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543
;; live  out 	 88 186 542 543
;; rd  out 	(4) 88[857],186[875],542[1024],543[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 88[857],186[875],542[1024],543[1026]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 775 774 789 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543
;; live  out 	 88 186 543
;; rd  out 	(3) 88[857],186[875],543[1026]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 88 186 543
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
;; rd  in  	(4) 88[857],186[875],543[1026,1027]
;; rd  gen 	(9) 17[179],187[878],192[879],193[881],468[960],469[961],470[962],542[1025],543[1027]
;; rd  kill	(12) 187[877,878],192[879],193[880,881],468[960],469[961],470[962],542[1024,1025],543[1026,1027]
;;  UD chains for artificial uses at top

(code_label 789 775 776 105 200 "" [0 uses])
(note 776 789 777 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 777
(debug_insn 777 776 778 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 778
(debug_insn 778 777 781 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 781
;;      reg 543 { d1027(bb 105 insn 787) d1026(bb 101 insn 754) }
(insn 781 778 1406 105 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 543 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 3 uid 1406
;;      reg 192 { d879(bb 105 insn 781) }
(debug_insn 1406 781 782 105 (var_location:SI D#22 (sign_extend:SI (reg:HI 192 [ D.6786 ]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 782
;;      reg 192 { d879(bb 105 insn 781) }
(insn 782 1406 784 105 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 5 uid 784
(debug_insn 784 782 785 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 6 uid 785
(debug_insn 785 784 787 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 7 uid 787
;;      reg 193 { d881(bb 105 insn 782) }
(insn 787 785 788 105 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 8 uid 788
;;      reg 543 { d1027(bb 105 insn 787) }
(insn 788 787 791 105 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 791
;;      reg 187 { d878(bb 105 insn 788) }
(insn 791 788 792 105 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 10 uid 792
;;      reg 542 { d1025(bb 105 insn 791) }
(insn 792 791 793 105 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 793
;;      reg 468 { d960(bb 105 insn 792) }
(insn 793 792 794 105 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 12 uid 794
;;      reg 469 { d961(bb 105 insn 793) }
(insn 794 793 795 105 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 13 uid 795
;;      reg 193 { d881(bb 105 insn 782) }
;;      reg 470 { d962(bb 105 insn 794) }
(insn 795 794 796 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 14 uid 796
;;      reg 17 { d179(bb 105 insn 795) }
(jump_insn 796 795 1445 105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1445)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1445)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543
;; live  out 	 88 186 542 543
;; rd  out 	(4) 88[857],186[875],542[1025],543[1027]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 542
;; lr  def 	 17 [flags] 87 473 474
;; live  in  	 88 186 542
;; live  gen 	 17 [flags] 87 473 474
;; live  kill	 17 [flags]
;; rd  in  	(6) 88[857],186[875],542[1024,1025],543[1026,1027]
;; rd  gen 	(4) 17[181],87[854],473[963],474[964]
;; rd  kill	(3) 87[854],473[963],474[964]
;;  UD chains for artificial uses at top

(code_label 797 1444 798 106 199 "" [1 uses])
(note 798 797 801 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 801
;;      reg 542 { d1025(bb 105 insn 791) d1024(bb 103 insn 769) }
(insn 801 798 802 106 (parallel [
            (set (reg:SI 473 [ D.6785 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1457 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 542 [ D.6785 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 802
;;      reg 473 { d963(bb 106 insn 801) }
(insn 802 801 803 106 (set (reg:DI 474 [ D.6785 ])
        (zero_extend:DI (reg:SI 473 [ D.6785 ]))) lex.yy.c:1457 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 473 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 803
;;      reg 474 { d964(bb 106 insn 802) }
(insn 803 802 804 106 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 474 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 474 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 804
;;      reg 87 { d854(bb 106 insn 803) }
(debug_insn 804 803 805 106 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1457 -1
     (nil))
;;   UD chains for insn luid 4 uid 805
;;      reg 87 { d854(bb 106 insn 803) }
(debug_insn 805 804 806 106 (var_location:QI D#1 (eq:QI (reg/v:SI 87 [ yy_current_state ])
        (const_int 101 [0x65]))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 5 uid 806
(debug_insn 806 805 807 106 (var_location:SI yy_is_jam (zero_extend:SI (debug_expr:QI D#1))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 6 uid 807
;;      reg 87 { d854(bb 106 insn 803) }
(insn 807 806 808 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1460 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 7 uid 808
;;      reg 17 { d181(bb 106 insn 807) }
(jump_insn 808 807 809 106 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1230)
            (pc))) lex.yy.c:1460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 1230)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; live  out 	 87 88 186
;; rd  out 	(3) 87[854],88[857],186[875]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 87 88 186
;; live  gen 	 17 [flags] 89
;; live  kill	
;; rd  in  	(3) 87[854],88[857],186[875]
;; rd  gen 	(2) 17[182],89[860]
;; rd  kill	(3) 89[860,861,862]
;;  UD chains for artificial uses at top

(note 809 808 810 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 810
(debug_insn 810 809 811 107 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 811
(debug_insn 811 810 812 107 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 812
(debug_insn 812 811 813 107 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 813
(insn 813 812 814 107 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 814
;;      reg 89 { d860(bb 107 insn 813) }
(debug_insn 814 813 815 107 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;;   UD chains for insn luid 5 uid 815
;;      reg 87 { d854(bb 106 insn 803) }
(insn 815 814 816 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 0 [0]))) lex.yy.c:1190 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 816
;;      reg 17 { d182(bb 107 insn 815) }
(jump_insn 816 815 817 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) lex.yy.c:1190 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 390)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 88 89 186
;; rd  out 	(3) 88[857],89[860],186[875]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 157 158 244 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 88 89 152 156 157 158 244 245 540 541 554
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; rd  in  	(20) 17[172],88[855,856,857,858,859],89[860,861,862],147[866],152[867],156[870],157[871],158[872],244[898],245[900,901],540[1014],541[1019],554[1028]
;; rd  gen 	(4) 17[185],213[885],475[965],476[966]
;; rd  kill	(3) 213[885],475[965],476[966]
;;  UD chains for artificial uses at top

(code_label 825 821 826 109 197 "" [1 uses])
(note 826 825 827 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 827
;;      reg 156 { d870(bb 100 insn 736) }
(debug_insn 827 826 828 109 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
;;   UD chains for insn luid 1 uid 828
(insn 828 827 829 109 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 829
;;      reg 213 { d885(bb 109 insn 828) }
(debug_insn 829 828 830 109 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
;;   UD chains for insn luid 3 uid 830
;;      reg 157 { d871(bb 100 insn 737) }
(insn 830 829 831 109 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 831
;;      reg 156 { d870(bb 100 insn 736) }
;;      reg 475 { d965(bb 109 insn 830) }
(insn 831 830 832 109 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 832
;;      reg 244 { d898(bb 100 insn 739) }
;;      reg 476 { d966(bb 109 insn 831) }
(insn 832 831 833 109 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 6 uid 833
;;      reg 17 { d185(bb 109 insn 832) }
(jump_insn 833 832 834 109 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 158 213 244 245 540 541 554
;; live  out 	 88 89 152 156 158 213 244 245 540 541 554
;; rd  out 	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],158[872],213[885],244[898],245[900,901],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 158 213 244 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 152 156 158 213 244 245 540 541 554
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],158[872],213[885],244[898],245[900,901],540[1014],541[1019],554[1028]
;; rd  gen 	(1) 17[186]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 838 836 839 111 203 "" [1 uses])
(note 839 838 840 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 840
;;      reg 245 { d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 840 839 841 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 841
;;      reg 17 { d186(bb 111 insn 840) }
(jump_insn 841 840 842 111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 158 213 244 245 540 541 554
;; live  out 	 88 89 152 156 158 213 244 245 540 541 554
;; rd  out 	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],158[872],213[885],244[898],245[900,901],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 88 89 158 213 244 554
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; rd  in  	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],158[872],213[885],244[898],245[900,901],540[1014],541[1019],554[1028]
;; rd  gen 	(2) 17[188],477[967]
;; rd  kill	(1) 477[967]
;;  UD chains for artificial uses at top

(note 842 841 843 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 843
;;      reg 213 { d885(bb 109 insn 828) }
;;      reg 244 { d898(bb 100 insn 739) }
(insn 843 842 844 112 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 844
;;      reg 477 { d967(bb 112 insn 843) }
(insn 844 843 845 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 2 uid 845
;;      reg 17 { d188(bb 112 insn 844) }
(jump_insn 845 844 848 112 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 554
;; live  out 	 88 89 158 213 554
;; rd  out 	(11) 88[855,856,857,858,859],89[860,861,862],158[872],213[885],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 158
;; live  gen 	 88
;; live  kill	
;; rd  in  	(11) 88[855,856,857,858,859],89[860,861,862],158[872],213[885],554[1028]
;; rd  gen 	(1) 88[858]
;; rd  kill	(5) 88[855,856,857,858,859]
;;  UD chains for artificial uses at top

(note 848 845 34 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 34
;;      reg 158 { d872(bb 100 insn 738) }
(insn 34 848 849 113 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 158 [ D.6783 ])) lex.yy.c:1169 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 88
;; rd  out 	(1) 88[858]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 244 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 88 89 152 156 213 244 245 540 541 554
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; rd  in  	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],158[872],213[885],244[898],245[900,901],540[1014],541[1019],554[1028]
;; rd  gen 	(3) 17[191],224[886],478[968]
;; rd  kill	(2) 224[886],478[968]
;;  UD chains for artificial uses at top

(code_label 849 34 850 114 204 "" [1 uses])
(note 850 849 851 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 851
;;      reg 213 { d885(bb 109 insn 828) }
;;      reg 244 { d898(bb 100 insn 739) }
(insn 851 850 852 114 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 852
;;      reg 478 { d968(bb 114 insn 851) }
(insn 852 851 853 114 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 853
;;      reg 224 { d886(bb 114 insn 852) }
(debug_insn 853 852 855 114 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
;;   UD chains for insn luid 3 uid 855
(debug_insn 855 853 856 114 (var_location:DI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 4 uid 856
;;      reg 213 { d885(bb 109 insn 828) }
(debug_insn 856 855 857 114 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 857
;;      reg 156 { d870(bb 100 insn 736) }
(debug_insn 857 856 858 114 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
;;   UD chains for insn luid 6 uid 858
;;      reg 224 { d886(bb 114 insn 852) }
(insn 858 857 859 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 7 uid 859
;;      reg 17 { d191(bb 114 insn 858) }
(jump_insn 859 858 1345 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 224 244 245 540 541 554
;; live  out 	 88 89 152 156 213 224 244 245 540 541 554
;; rd  out 	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],244[898],245[900,901],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 224 244 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 88 89 152 156 213 224 244 540 541 554
;; live  gen 	 227
;; live  kill	
;; rd  in  	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],244[898],245[900,901],540[1014],541[1019],554[1028]
;; rd  gen 	(1) 227[888]
;; rd  kill	(2) 227[888,889]
;;  UD chains for artificial uses at top

(note 1345 859 25 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 25
(insn 25 1345 875 115 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 224 227 244 540 541 554
;; live  out 	 88 89 152 156 213 224 227 244 540 541 554
;; rd  out 	(17) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],227[888],244[898],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 224 227 244 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 88 89 152 156 213 224 227 244 540 541 554
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; rd  in  	(18) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],227[888,889],244[898],540[1014],541[1019],554[1028]
;; rd  gen 	(3) 17[193],226[887],227[889]
;; rd  kill	(3) 226[887],227[888,889]
;;  UD chains for artificial uses at top

(code_label 875 25 860 116 208 "" [0 uses])
(note 860 875 861 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 861
;;      reg 227 { d889(bb 116 insn 870) d888(bb 115 insn 25) }
(debug_insn 861 860 864 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 864
;;      reg 156 { d870(bb 100 insn 736) }
;;      reg 227 { d889(bb 116 insn 870) d888(bb 115 insn 25) }
(debug_insn 864 861 865 116 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 865
(debug_insn 865 864 866 116 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 3 uid 866
;;      reg 213 { d885(bb 109 insn 828) }
;;      reg 227 { d889(bb 116 insn 870) d888(bb 115 insn 25) }
(debug_insn 866 865 867 116 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 867
(debug_insn 867 866 868 116 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 5 uid 868
;;      reg 213 { d885(bb 109 insn 828) }
;;      reg 227 { d889(bb 116 insn 870) d888(bb 115 insn 25) }
(insn 868 867 869 116 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 869
;;      reg 156 { d870(bb 100 insn 736) }
;;      reg 226 { d887(bb 116 insn 868) }
;;      reg 227 { d889(bb 116 insn 870) d888(bb 115 insn 25) }
(insn 869 868 870 116 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 7 uid 870
;;      reg 227 { d889(bb 116 insn 870) d888(bb 115 insn 25) }
(insn 870 869 872 116 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 872
;;      reg 227 { d889(bb 116 insn 870) }
(debug_insn 872 870 873 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 873
(debug_insn 873 872 874 116 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
;;   UD chains for insn luid 10 uid 874
(debug_insn 874 873 876 116 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
;;   UD chains for insn luid 11 uid 876
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 227 { d889(bb 116 insn 870) }
(insn 876 874 877 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 12 uid 877
;;      reg 17 { d193(bb 116 insn 876) }
(jump_insn 877 876 1449 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1449)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1449)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 224 227 244 540 541 554
;; live  out 	 88 89 152 156 213 224 227 244 540 541 554
;; rd  out 	(17) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],227[889],244[898],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 88 89 152 224 244 540 541 554
;; live  gen 	 245
;; live  kill	
;; rd  in  	(17) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],227[889],244[898],540[1014],541[1019],554[1028]
;; rd  gen 	(1) 245[902]
;; rd  kill	(5) 245[900,901,902,903,904]
;;  UD chains for artificial uses at top

(note 878 1448 879 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 879
;;      reg 152 { d867(bb 97 insn 718) }
(insn 879 878 880 117 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 540 541 554
;; live  out 	 88 89 152 224 244 245 540 541 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],244[898],245[902],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 152 224 244 245 540 541 554
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],244[898],245[900,901,902],540[1014],541[1019],554[1028]
;; rd  gen 	(1) 17[194]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 880 879 881 118 207 "" [1 uses])
(note 881 880 882 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 882
;;      reg 245 { d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 882 881 883 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 883
;;      reg 17 { d194(bb 118 insn 882) }
(jump_insn 883 882 884 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 540 541 554
;; live  out 	 88 89 152 224 244 245 540 541 554
;; rd  out 	(17) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],244[898],245[900,901,902],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 245 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 88 89 224 245 540 541 554
;; live  gen 	
;; live  kill	
;; rd  in  	(17) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],244[898],245[900,901,902],540[1014],541[1019],554[1028]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 884 883 885 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 885
(insn 885 884 886 119 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 886
;;      reg 245 { d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 886 885 889 119 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 540 541 554
;; live  out 	 88 89 224 540 541 554
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],224[886],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 88 89 152 224 244 245 554
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],244[898],245[900,901,902],540[1014],541[1019],554[1028]
;; rd  gen 	(4) 17[197],230[890],479[969],480[970]
;; rd  kill	(4) 230[890,891],479[969],480[970]
;;  UD chains for artificial uses at top

(code_label 889 886 890 120 209 "" [1 uses])
(note 890 889 891 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 891
;;      reg 245 { d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 891 890 892 120 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 892
;;      reg 480 { d970(bb 120 insn 891) }
;;   eq_note reg 245 { d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 892 891 893 120 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 2 uid 893
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 479 { d969(bb 120 insn 892) }
(insn 893 892 895 120 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 895
;;      reg 230 { d890(bb 120 insn 893) }
(debug_insn 895 893 896 120 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 896
;;      reg 230 { d890(bb 120 insn 893) }
(insn 896 895 897 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 897
;;      reg 17 { d197(bb 120 insn 896) }
(jump_insn 897 896 898 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 230 244 245 554
;; live  out 	 88 89 152 224 230 244 245 554
;; rd  out 	(16) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],230[890],244[898],245[900,901,902],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 152 224 244 245 554
;; live  gen 	
;; live  kill	
;; rd  in  	(16) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],230[890],244[898],245[900,901,902],554[1028]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 898 897 964 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 554
;; live  out 	 88 89 152 224 244 245 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],244[898],245[900,901,902],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 88 89 152 224 244 245 554
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],244[898,899],245[900,901,902,903],554[1028]
;; rd  gen 	(3) 17[199],232[892],481[971]
;; rd  kill	(2) 232[892],481[971]
;;  UD chains for artificial uses at top

(code_label 964 898 899 122 217 "" [0 uses])
(note 899 964 900 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 900
(debug_insn 900 899 901 122 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 901
(debug_insn 901 900 902 122 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 2 uid 902
(debug_insn 902 901 903 122 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 3 uid 903
(debug_insn 903 902 904 122 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 4 uid 904
(debug_insn 904 903 905 122 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 5 uid 905
(debug_insn 905 904 906 122 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 6 uid 906
(debug_insn 906 905 907 122 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 7 uid 907
;;      reg 245 { d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 907 906 908 122 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 908
;;      reg 232 { d892(bb 122 insn 907) }
;;      reg 244 { d899(bb 129 insn 956) d898(bb 100 insn 739) }
(insn 908 907 910 122 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 910
;;      reg 481 { d971(bb 122 insn 908) }
(debug_insn 910 908 911 122 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
;;   UD chains for insn luid 10 uid 911
;;      reg 245 { d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 911 910 912 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 912
;;      reg 17 { d199(bb 122 insn 911) }
(jump_insn 912 911 913 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 245 481 554
;; live  out 	 88 89 152 224 232 245 481 554
;; rd  out 	(17) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],245[900,901,902,903],481[971],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 245 481 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 88 89 152 224 232 245 481 554
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],245[900,901,902,903],481[971],554[1028]
;; rd  gen 	(3) 17[201],237[893],238[894]
;; rd  kill	(2) 237[893],238[894]
;;  UD chains for artificial uses at top

(note 913 912 914 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 914
;;      reg 245 { d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 914 913 915 123 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 915
;;      reg 237 { d893(bb 123 insn 914) }
(insn 915 914 916 123 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 916
;;      reg 238 { d894(bb 123 insn 915) }
(debug_insn 916 915 917 123 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
;;   UD chains for insn luid 3 uid 917
;;      reg 238 { d894(bb 123 insn 915) }
(insn 917 916 918 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 918
;;      reg 17 { d201(bb 123 insn 917) }
(jump_insn 918 917 919 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 237 238 245 481 554
;; live  out 	 88 89 152 224 232 237 238 245 481 554
;; rd  out 	(19) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],237[893],238[894],245[900,901,902,903],481[971],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 237 245 481 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 88 89 152 224 232 237 245 481 554
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],237[893],238[894],245[900,901,902,903],481[971],554[1028]
;; rd  gen 	(2) 240[895],482[972]
;; rd  kill	(3) 240[895,896],482[972]
;;  UD chains for artificial uses at top

(note 919 918 920 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 920
;;      reg 237 { d893(bb 123 insn 914) }
(insn 920 919 921 124 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 921
;;      reg 237 { d893(bb 123 insn 914) }
;;      reg 482 { d972(bb 124 insn 920) }
(insn 921 920 922 124 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 922
;;      reg 240 { d895(bb 124 insn 921) }
;;      reg 245 { d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 922 921 925 124 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 240 245 481 554
;; live  out 	 88 89 152 224 232 240 245 481 554
;; rd  out 	(18) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],240[895],245[900,901,902,903],481[971],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 238 245 481 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 88 89 152 224 232 238 245 481 554
;; live  gen 	 240
;; live  kill	
;; rd  in  	(19) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],237[893],238[894],245[900,901,902,903],481[971],554[1028]
;; rd  gen 	(1) 240[896]
;; rd  kill	(2) 240[895,896]
;;  UD chains for artificial uses at top

(code_label 925 922 926 125 213 "" [1 uses])
(note 926 925 927 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 927
;;      reg 238 { d894(bb 123 insn 915) }
;;      reg 245 { d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 927 926 26 125 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 26
;;      reg 238 { d894(bb 123 insn 915) }
(insn 26 927 928 125 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 240 245 481 554
;; live  out 	 88 89 152 224 232 240 245 481 554
;; rd  out 	(18) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],240[896],245[900,901,902,903],481[971],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 232 240 245 481 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 88 89 152 224 232 240 245 481 554
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],232[892],240[895,896],245[900,901,902,903],481[971],554[1028]
;; rd  gen 	(4) 0[1],17[206],242[897],483[973]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10],242[897],483[973]
;;  UD chains for artificial uses at top

(code_label 928 26 929 126 214 "" [0 uses])
(note 929 928 930 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 930
;;      reg 232 { d892(bb 122 insn 907) }
(debug_insn 930 929 931 126 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 1 uid 931
;;      reg 240 { d896(bb 125 insn 26) d895(bb 124 insn 921) }
(debug_insn 931 930 932 126 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 240 { d896(bb 125 insn 26) d895(bb 124 insn 921) }
(insn 932 931 933 126 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 933
;;      reg 483 { d973(bb 126 insn 932) }
(insn 933 932 934 126 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 4 uid 934
;;      reg 232 { d892(bb 122 insn 907) }
(insn 934 933 935 126 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 5 uid 935
;;      reg 7 { }
;;      reg 4 { d36(bb 126 insn 933) }
;;      reg 5 { d50(bb 126 insn 934) }
(call_insn 935 934 936 126 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 6 uid 936
;;      reg 0 { d1(bb 126 insn 935) }
(insn 936 935 937 126 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 937
(debug_insn 937 936 938 126 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 8 uid 938
(debug_insn 938 937 939 126 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 9 uid 939
;;      reg 242 { d897(bb 126 insn 936) }
;;      reg 245 { d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 939 938 940 126 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 10 uid 940
;;      reg 242 { d897(bb 126 insn 936) }
(insn 940 939 941 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 941
;;      reg 17 { d206(bb 126 insn 940) }
(jump_insn 941 940 945 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 242 481 554
;; live  out 	 88 89 152 224 242 481 554
;; rd  out 	(13) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],242[897],481[971],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 242 481 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 88 89 152 224 242 481 554
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; rd  in  	(13) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],242[897],481[971],554[1028]
;; rd  gen 	(7) 17[210],230[891],244[899],245[903],484[974],485[975],486[976]
;; rd  kill	(12) 230[890,891],244[898,899],245[900,901,902,903,904],484[974],485[975],486[976]
;;  UD chains for artificial uses at top

(note 954 951 955 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 955
;;      reg 481 { d971(bb 122 insn 908) }
(insn 955 954 956 129 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 1 uid 956
;;      reg 242 { d897(bb 126 insn 936) }
;;      reg 484 { d974(bb 129 insn 955) }
(insn 956 955 957 129 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 957
;;      reg 244 { d899(bb 129 insn 956) }
(insn 957 956 958 129 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 958
;;      reg 152 { d867(bb 97 insn 718) }
(insn 958 957 959 129 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 959
;;      reg 245 { d903(bb 129 insn 958) }
(insn 959 958 960 129 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 960
;;      reg 486 { d976(bb 129 insn 959) }
;;   eq_note reg 245 { d903(bb 129 insn 958) }
(insn 960 959 961 129 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 6 uid 961
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 485 { d975(bb 129 insn 960) }
(insn 961 960 963 129 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 963
;;      reg 230 { d891(bb 129 insn 961) }
(debug_insn 963 961 965 129 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 8 uid 965
;;      reg 230 { d891(bb 129 insn 961) }
(insn 965 963 966 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 9 uid 966
;;      reg 17 { d210(bb 129 insn 965) }
(jump_insn 966 965 1378 129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 230 244 245 554
;; live  out 	 88 89 152 224 230 244 245 554
;; rd  out 	(14) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],230[891],244[899],245[903],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 152 224 244 245 554
;; live  gen 	
;; live  kill	
;; rd  in  	(18) 17[210],88[855,856,857,858,859],89[860,861,862],152[867],224[886],230[891],244[899],245[903],484[974],485[975],486[976],554[1028]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1378 966 1377 130 253 "" [1 uses])
(note 1377 1378 967 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 224 244 245 554
;; live  out 	 88 89 152 224 244 245 554
;; rd  out 	(13) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],244[899],245[903],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 230 245 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245 554
;; lr  def 	 17 [flags] 309 487
;; live  in  	 88 89 224 230 245 554
;; live  gen 	 17 [flags] 309 487
;; live  kill	
;; rd  in  	(19) 88[855,856,857,858,859],89[860,861,862],152[867],224[886],230[890,891],244[898,899],245[900,901,902,903],554[1028]
;; rd  gen 	(3) 17[212],309[930],487[977]
;; rd  kill	(2) 309[930],487[977]
;;  UD chains for artificial uses at top

(code_label 967 1377 968 131 211 "" [1 uses])
(note 968 967 1450 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1450
;;      reg 554 { d1028(bb 39 insn 970) }
(insn 1450 968 969 131 (set (reg:DI 487)
        (reg:DI 554)) -1
     (nil))
;;   UD chains for insn luid 1 uid 969
;;      reg 230 { d891(bb 129 insn 961) d890(bb 120 insn 893) }
(insn 969 1450 971 131 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 2 uid 971
;;      reg 17 { d211(bb 131 insn 969) }
;;      reg 230 { d891(bb 129 insn 961) d890(bb 120 insn 893) }
;;      reg 554 { d1028(bb 39 insn 970) }
(insn 971 969 972 131 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 554))) 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:DI 487)
        (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 972
;;      reg 309 { d930(bb 131 insn 971) }
(debug_insn 972 971 973 131 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 973
;;      reg 245 { d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 973 972 974 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 974
;;      reg 17 { d212(bb 131 insn 973) }
(jump_insn 974 973 975 131 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 245 309 554
;; live  out 	 88 89 224 245 309 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],224[886],245[900,901,902,903],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 88 89 224 309 554
;; live  gen 	 212
;; live  kill	
;; rd  in  	(15) 88[855,856,857,858,859],89[860,861,862],224[886],245[900,901,902,903],309[930],554[1028]
;; rd  gen 	(1) 212[882]
;; rd  kill	(3) 212[882,883,884]
;;  UD chains for artificial uses at top

(note 975 974 27 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
(insn 27 975 1256 132 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 309 554
;; live  out 	 88 89 212 224 309 554
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],212[882],224[886],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 88 89 212 224 309 554
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; rd  in  	(13) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],309[930],554[1028]
;; rd  gen 	(3) 0[2],17[214],251[905]
;; rd  kill	(12) 0[0,1,2,3,4,5,6,7,8,9,10],251[905]
;;  UD chains for artificial uses at top

(code_label 1256 27 976 133 232 "" [0 uses])
(note 976 1256 977 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 977
;;      reg 212 { d883(bb 164 insn 1252) d882(bb 132 insn 27) }
(debug_insn 977 976 978 133 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 978
(debug_insn 978 977 979 133 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
;;   UD chains for insn luid 2 uid 979
(insn 979 978 980 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 980
;;      reg 7 { }
;;      reg 5 { d52(bb 133 insn 979) }
(call_insn 980 979 1355 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1355
;;      reg 0 { d2(bb 133 insn 980) }
(debug_insn 1355 980 981 133 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 5 uid 981
;;      reg 0 { d2(bb 133 insn 980) }
(insn 981 1355 982 133 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 6 uid 982
(debug_insn 982 981 983 133 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 983
;;      reg 251 { d905(bb 133 insn 981) }
(insn 983 982 984 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 8 uid 984
;;      reg 17 { d214(bb 133 insn 983) }
(jump_insn 984 983 985 133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 251 309 554
;; live  out 	 88 89 212 224 251 309 554
;; rd  out 	(14) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],251[905],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 251 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 88 89 212 224 251 309 554
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],251[905],309[930],554[1028]
;; rd  gen 	(1) 17[215]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 985 984 986 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 986
;;      reg 251 { d905(bb 133 insn 981) }
(insn 986 985 987 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 987
;;      reg 17 { d215(bb 134 insn 986) }
(jump_insn 987 986 1273 134 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 251 309 554
;; live  out 	 88 89 212 224 251 309 554
;; rd  out 	(14) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],251[905],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 347 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 88 89 212 224 347 540 541 554
;; live  gen 	 275
;; live  kill	
;; rd  in  	(23) 88[855,856,857,858,859],89[860,861,862],212[882,883,884],224[886],309[930],347[937,939,940],540[1015,1017,1018],541[1020,1022,1023],554[1028]
;; rd  gen 	(1) 275[910]
;; rd  kill	(5) 275[910,911,912,913,914]
;;  UD chains for artificial uses at top

(code_label 1260 993 995 136 233 "" [0 uses])
(note 995 1260 996 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 996
;;      reg 212 { d884(bb 167 insn 28) d883(bb 164 insn 1252) d882(bb 132 insn 27) }
(insn 996 995 997 136 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 997
;;      reg 212 { d884(bb 167 insn 28) d883(bb 164 insn 1252) d882(bb 132 insn 27) }
(insn 997 996 1000 136 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 347 540 541 554
;; live  out 	 88 89 224 275 347 540 541 554
;; rd  out 	(20) 88[855,856,857,858,859],89[860,861,862],224[886],275[910],347[937,939,940],540[1015,1017,1018],541[1020,1022,1023],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 245 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 88 89 224 245 309 554
;; live  gen 	 0 [ax] 270
;; live  kill	
;; rd  in  	(15) 88[855,856,857,858,859],89[860,861,862],224[886],245[900,901,902,903],309[930],554[1028]
;; rd  gen 	(2) 0[3],270[908]
;; rd  kill	(12) 0[0,1,2,3,4,5,6,7,8,9,10],270[908]
;;  UD chains for artificial uses at top

(code_label 1000 997 1001 137 218 "" [1 uses])
(note 1001 1000 1002 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1002
;;      reg 7 { }
(call_insn/u 1002 1001 1003 137 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 1 uid 1003
;;      reg 0 { d3(bb 137 insn 1002) }
(insn 1003 1002 1004 137 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 1004
;;      reg 270 { d908(bb 137 insn 1003) }
(insn 1004 1003 1043 137 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 245 270 309 554
;; live  out 	 88 89 224 245 270 309 554
;; rd  out 	(16) 88[855,856,857,858,859],89[860,861,862],224[886],245[900,901,902,903],270[908],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 245 270 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 88 89 224 245 270 309 554
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[855,856,857,858,859],89[860,861,862],224[886],245[900,901,902,903,904],270[908],309[930],554[1028]
;; rd  gen 	(6) 0[4],17[219],274[909],275[911],488[978],489[979]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9,10],274[909],275[910,911,912,913,914],488[978],489[979]
;;  UD chains for artificial uses at top

(code_label 1043 1004 1005 138 225 "" [0 uses])
(note 1005 1043 1006 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1006
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 245 { d904(bb 141 insn 1042) d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(debug_insn 1006 1005 1007 138 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 1 uid 1007
(debug_insn 1007 1006 1008 138 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 2 uid 1008
;;      reg 309 { d930(bb 131 insn 971) }
(debug_insn 1008 1007 1009 138 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 3 uid 1009
(debug_insn 1009 1008 1010 138 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 4 uid 1010
;;      reg 245 { d904(bb 141 insn 1042) d903(bb 129 insn 958) d902(bb 117 insn 879) d901(bb 99 insn 732) d900(bb 97 insn 719) }
(insn 1010 1009 1011 138 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1011
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 489 { d979(bb 138 insn 1010) }
(insn 1011 1010 1012 138 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 6 uid 1012
(insn 1012 1011 1013 138 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1013
;;      reg 309 { d930(bb 131 insn 971) }
(insn 1013 1012 1014 138 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1014
(insn 1014 1013 1015 138 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 1015
;;      reg 488 { d978(bb 138 insn 1011) }
(insn 1015 1014 1016 138 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 10 uid 1016
;;      reg 7 { }
;;      reg 1 { d15(bb 138 insn 1013) }
;;      reg 2 { d27(bb 138 insn 1012) }
;;      reg 4 { d40(bb 138 insn 1014) }
;;      reg 5 { d55(bb 138 insn 1015) }
(call_insn 1016 1015 1017 138 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 11 uid 1017
;;      reg 0 { d4(bb 138 insn 1016) }
(insn 1017 1016 1018 138 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 1018
(debug_insn 1018 1017 1019 138 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 13 uid 1019
(debug_insn 1019 1018 1020 138 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 14 uid 1020
(debug_insn 1020 1019 1021 138 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 15 uid 1021
(debug_insn 1021 1020 1022 138 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 16 uid 1022
;;      reg 274 { d909(bb 138 insn 1017) }
(insn 1022 1021 1023 138 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 17 uid 1023
;;      reg 274 { d909(bb 138 insn 1017) }
(insn 1023 1022 1024 138 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 18 uid 1024
;;      reg 274 { d909(bb 138 insn 1017) }
(insn 1024 1023 1025 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 19 uid 1025
;;      reg 17 { d219(bb 138 insn 1024) }
(jump_insn 1025 1024 1026 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 270 275 309 554
;; live  out 	 88 89 224 270 275 309 554
;; rd  out 	(13) 88[855,856,857,858,859],89[860,861,862],224[886],270[908],275[911],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 270 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 88 89 224 270 309 554
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; rd  in  	(13) 88[855,856,857,858,859],89[860,861,862],224[886],270[908],275[911],309[930],554[1028]
;; rd  gen 	(3) 0[5],17[221],277[915]
;; rd  kill	(12) 0[0,1,2,3,4,5,6,7,8,9,10],277[915]
;;  UD chains for artificial uses at top

(note 1026 1025 1027 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1027
(insn 1027 1026 1028 139 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1028
;;      reg 7 { }
;;      reg 5 { d57(bb 139 insn 1027) }
(call_insn 1028 1027 1029 139 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 1029
;;      reg 0 { d5(bb 139 insn 1028) }
(insn 1029 1028 1030 139 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 1030
;;      reg 277 { d915(bb 139 insn 1029) }
(insn 1030 1029 1031 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1031
;;      reg 17 { d221(bb 139 insn 1030) }
(jump_insn 1031 1030 1032 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 270 309 554
;; live  out 	 88 89 224 270 309 554
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],224[886],270[908],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 88 89 224 554
;; live  gen 	 275
;; live  kill	
;; rd  in  	(12) 88[855,856,857,858,859],89[860,861,862],224[886],270[908],309[930],554[1028]
;; rd  gen 	(1) 275[912]
;; rd  kill	(5) 275[910,911,912,913,914]
;;  UD chains for artificial uses at top

(note 1032 1031 1033 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1033
(insn 1033 1032 1036 140 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 554
;; live  out 	 88 89 224 275 554
;; rd  out 	(11) 88[855,856,857,858,859],89[860,861,862],224[886],275[912],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 270 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 88 89 224 270 309 554
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; rd  in  	(12) 88[855,856,857,858,859],89[860,861,862],224[886],270[908],309[930],554[1028]
;; rd  gen 	(3) 245[904],490[980],491[981]
;; rd  kill	(7) 245[900,901,902,903,904],490[980],491[981]
;;  UD chains for artificial uses at top

(note 1036 1033 1037 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1037
;;      reg 270 { d908(bb 137 insn 1003) }
(insn 1037 1036 1038 141 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1038
(insn 1038 1037 1039 141 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1039
;;      reg 7 { }
;;      reg 5 { d59(bb 141 insn 1038) }
(call_insn 1039 1038 1040 141 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1040
(insn 1040 1039 1041 141 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1041
(insn 1041 1040 1042 141 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1042
;;      reg 490 { d980(bb 141 insn 1040) }
;;      reg 491 { d981(bb 141 insn 1041) }
(insn 1042 1041 1046 141 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 245 270 309 554
;; live  out 	 88 89 224 245 270 309 554
;; rd  out 	(13) 88[855,856,857,858,859],89[860,861,862],224[886],245[904],270[908],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 347 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 88 89 224 275 347 540 541 554
;; live  gen 	 17 [flags] 280 308
;; live  kill	
;; rd  in  	(25) 88[855,856,857,858,859],89[860,861,862],224[886],275[910,911,912],347[937,938,939,940],540[1015,1016,1017,1018],541[1020,1021,1022,1023],554[1028]
;; rd  gen 	(3) 17[223],280[916],308[927]
;; rd  kill	(6) 280[916,917,918],308[927,928,929]
;;  UD chains for artificial uses at top

(code_label 1046 1042 1047 142 222 "" [0 uses])
(note 1047 1046 1048 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1048
;;      reg 347 { d940(bb 169 insn 1314) d939(bb 167 insn 1288) d938(bb 165 insn 1268) d937(bb 164 insn 1246) }
(insn 1048 1047 1049 142 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1049
;;      reg 275 { d912(bb 140 insn 1033) d911(bb 138 insn 1022) d910(bb 136 insn 996) }
;;      reg 280 { d916(bb 142 insn 1048) }
(insn 1049 1048 29 142 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 29
(insn 29 1049 1050 142 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1050
;;      reg 275 { d912(bb 140 insn 1033) d911(bb 138 insn 1022) d910(bb 136 insn 996) }
(insn 1050 29 1051 142 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 1051
;;      reg 17 { d223(bb 142 insn 1050) }
(jump_insn 1051 1050 1052 142 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1078)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1078)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 280 308 347 540 541 554
;; live  out 	 88 89 224 275 280 308 347 540 541 554
;; rd  out 	(27) 88[855,856,857,858,859],89[860,861,862],224[886],275[910,911,912],280[916],308[927],347[937,938,939,940],540[1015,1016,1017,1018],541[1020,1021,1022,1023],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 88 89 224 540 541 554
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(29) 88[855,856,857,858,859],89[860,861,862],224[886],275[910,911,912],280[916],308[927],347[937,938,939,940],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023],554[1028]
;; rd  gen 	(1) 17[224]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1052 1051 1053 143 210 "" [0 uses])
(note 1053 1052 1054 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1054
;;      reg 224 { d886(bb 114 insn 852) }
(insn 1054 1053 1055 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 1055
;;      reg 17 { d224(bb 143 insn 1054) }
(jump_insn 1055 1054 1056 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 540 541 554
;; live  out 	 88 89 224 540 541 554
;; rd  out 	(20) 88[855,856,857,858,859],89[860,861,862],224[886],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 88 89 224 554
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[855,856,857,858,859],89[860,861,862],224[886],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023],554[1028]
;; rd  gen 	(7) 275[913],280[917],308[928],347[935],492[982],493[983],494[984]
;; rd  kill	(20) 275[910,911,912,913,914],280[916,917,918],308[927,928,929],347[935,936,937,938,939,940],492[982],493[983],494[984]
;;  UD chains for artificial uses at top

(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1057
(debug_insn 1057 1056 1058 144 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
;;   UD chains for insn luid 1 uid 1058
(insn 1058 1057 1059 144 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1059
;;      reg 7 { }
;;      reg 5 { d61(bb 144 insn 1058) }
(call_insn 1059 1058 1060 144 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1060
(insn 1060 1059 1061 144 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1061
(insn 1061 1060 1062 144 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1062
;;      reg 493 { d983(bb 144 insn 1061) }
(insn 1062 1061 1063 144 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 6 uid 1063
(insn 1063 1062 1064 144 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1064
;;      reg 492 { d982(bb 144 insn 1062) }
;;      reg 494 { d984(bb 144 insn 1063) }
;;   eq_note reg 492 { d982(bb 144 insn 1062) }
(insn 1064 1063 1065 144 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 8 uid 1065
;;      reg 347 { d935(bb 144 insn 1064) }
(insn 1065 1064 30 144 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 30
(insn 30 1065 1068 144 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 280 308 347 554
;; live  out 	 88 89 224 275 280 308 347 554
;; rd  out 	(14) 88[855,856,857,858,859],89[860,861,862],224[886],275[913],280[917],308[928],347[935],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 88 89 224 540 541 554
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[855,856,857,858,859],89[860,861,862],224[886],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023],554[1028]
;; rd  gen 	(5) 275[914],280[918],308[929],347[936],495[985]
;; rd  kill	(18) 275[910,911,912,913,914],280[916,917,918],308[927,928,929],347[935,936,937,938,939,940],495[985]
;;  UD chains for artificial uses at top

(code_label 1068 30 1069 145 227 "" [1 uses])
(note 1069 1068 1070 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1070
(debug_insn 1070 1069 1072 145 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
;;   UD chains for insn luid 1 uid 1072
;;      reg 540 { d1018(bb 169 insn 1311) d1017(bb 167 insn 1285) d1016(bb 165 insn 1265) d1015(bb 164 insn 1243) d1014(bb 97 insn 715) }
(insn 1072 1070 1074 145 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 540 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 2 uid 1074
;;      reg 495 { d985(bb 145 insn 1072) }
;;      reg 541 { d1023(bb 169 insn 1313) d1022(bb 167 insn 1287) d1021(bb 165 insn 1267) d1020(bb 164 insn 1245) d1019(bb 97 insn 717) }
;;   eq_note reg 495 { d985(bb 145 insn 1072) }
(insn 1074 1072 1075 145 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 495 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 541 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 1075
;;      reg 347 { d936(bb 145 insn 1074) }
(insn 1075 1074 1076 145 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1076
;;      reg 280 { d918(bb 145 insn 1075) }
(insn 1076 1075 1077 145 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1077
(insn 1077 1076 31 145 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 31
(insn 31 1077 1078 145 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 280 308 347 554
;; live  out 	 88 89 224 275 280 308 347 554
;; rd  out 	(14) 88[855,856,857,858,859],89[860,861,862],224[886],275[914],280[918],308[929],347[936],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 280 308 347 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 88 89 224 275 280 308 347 554
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
;; rd  in  	(35) 88[855,856,857,858,859],89[860,861,862],224[886],275[910,911,912,913,914],280[916,917,918],308[927,928,929],347[935,936,937,938,939,940],540[1015,1016,1017,1018],541[1020,1021,1022,1023],554[1028]
;; rd  gen 	(3) 17[231],287[919],289[920]
;; rd  kill	(2) 287[919],289[920]
;;  UD chains for artificial uses at top

(code_label 1078 31 1079 146 226 "" [1 uses])
(note 1079 1078 1080 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1080
;;      reg 308 { d929(bb 145 insn 31) d928(bb 144 insn 30) d927(bb 142 insn 29) }
(debug_insn 1080 1079 1081 146 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1081
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 275 { d914(bb 145 insn 1077) d913(bb 144 insn 1060) d912(bb 140 insn 1033) d911(bb 138 insn 1022) d910(bb 136 insn 996) }
(insn 1081 1080 1083 146 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 1083
;;      reg 287 { d919(bb 146 insn 1081) }
(insn 1083 1081 1084 146 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 1084
;;      reg 280 { d918(bb 145 insn 1075) d917(bb 144 insn 1065) d916(bb 142 insn 1048) }
;;      reg 289 { d920(bb 146 insn 1083) }
(insn 1084 1083 1085 146 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 1085
;;      reg 17 { d231(bb 146 insn 1084) }
(jump_insn 1085 1084 1086 146 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 275 280 287 289 308 347 554
;; live  out 	 88 89 275 280 287 289 308 347 554
;; rd  out 	(28) 88[855,856,857,858,859],89[860,861,862],275[910,911,912,913,914],280[916,917,918],287[919],289[920],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 275 280 287 289 308 347 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 88 89 275 280 287 289 308 347 554
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; rd  in  	(28) 88[855,856,857,858,859],89[860,861,862],275[910,911,912,913,914],280[916,917,918],287[919],289[920],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;; rd  gen 	(9) 0[8],17[235],297[921],299[922],498[986],499[987],500[988],501[989],502[990]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9,10],297[921],299[922,923],498[986],499[987],500[988],501[989],502[990]
;;  UD chains for artificial uses at top

(note 1086 1085 1087 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1087
;;      reg 275 { d914(bb 145 insn 1077) d913(bb 144 insn 1060) d912(bb 140 insn 1033) d911(bb 138 insn 1022) d910(bb 136 insn 996) }
;;      reg 287 { d919(bb 146 insn 1081) }
(debug_insn 1087 1086 1088 147 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
;;   UD chains for insn luid 1 uid 1088
;;      reg 280 { d918(bb 145 insn 1075) d917(bb 144 insn 1065) d916(bb 142 insn 1048) }
(debug_insn 1088 1087 1089 147 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 2 uid 1089
;;      reg 275 { d914(bb 145 insn 1077) d913(bb 144 insn 1060) d912(bb 140 insn 1033) d911(bb 138 insn 1022) d910(bb 136 insn 996) }
;;      reg 287 { d919(bb 146 insn 1081) }
(debug_insn 1089 1088 1090 147 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 3 uid 1090
;;      reg 275 { d914(bb 145 insn 1077) d913(bb 144 insn 1060) d912(bb 140 insn 1033) d911(bb 138 insn 1022) d910(bb 136 insn 996) }
(insn 1090 1089 1091 147 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 1091
;;      reg 287 { d919(bb 146 insn 1081) }
;;      reg 498 { d986(bb 147 insn 1090) }
(insn 1091 1090 1092 147 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 1092
;;      reg 499 { d987(bb 147 insn 1091) }
(insn 1092 1091 1093 147 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1093
;;      reg 280 { d918(bb 145 insn 1075) d917(bb 144 insn 1065) d916(bb 142 insn 1048) }
(insn 1093 1092 1094 147 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1094
;;      reg 500 { d988(bb 147 insn 1092) }
(insn 1094 1093 1095 147 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 8 uid 1095
;;      reg 501 { d989(bb 147 insn 1093) }
(insn 1095 1094 1096 147 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 9 uid 1096
;;      reg 7 { }
;;      reg 4 { d45(bb 147 insn 1094) }
;;      reg 5 { d63(bb 147 insn 1095) }
(call_insn 1096 1095 1097 147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 10 uid 1097
;;      reg 0 { d8(bb 147 insn 1096) }
(insn 1097 1096 1098 147 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 11 uid 1098
(debug_insn 1098 1097 1099 147 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 12 uid 1099
(debug_insn 1099 1098 1100 147 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 13 uid 1100
;;      reg 280 { d918(bb 145 insn 1075) d917(bb 144 insn 1065) d916(bb 142 insn 1048) }
;;      reg 297 { d921(bb 147 insn 1097) }
(insn 1100 1099 1101 147 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 14 uid 1101
;;      reg 347 { d940(bb 169 insn 1314) d939(bb 167 insn 1288) d938(bb 165 insn 1268) d937(bb 164 insn 1246) d936(bb 145 insn 1074) d935(bb 144 insn 1064) }
(insn 1101 1100 1102 147 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 15 uid 1102
;;      reg 502 { d990(bb 147 insn 1101) }
(insn 1102 1101 1103 147 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 16 uid 1103
;;      reg 299 { d922(bb 147 insn 1102) }
(insn 1103 1102 1104 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 17 uid 1104
;;      reg 17 { d235(bb 147 insn 1103) }
(jump_insn 1104 1103 1105 147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 287 289 299 308 347 554
;; live  out 	 88 89 287 289 299 308 347 554
;; rd  out 	(21) 88[855,856,857,858,859],89[860,861,862],287[919],289[920],299[922],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 280 287 289 308 347 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 88 89 280 287 289 308 347 554
;; live  gen 	 299
;; live  kill	
;; rd  in  	(28) 88[855,856,857,858,859],89[860,861,862],275[910,911,912,913,914],280[916,917,918],287[919],289[920],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;; rd  gen 	(1) 299[923]
;; rd  kill	(2) 299[922,923]
;;  UD chains for artificial uses at top

(code_label 1109 1107 1110 149 228 "" [1 uses])
(note 1110 1109 1111 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1111
;;      reg 280 { d918(bb 145 insn 1075) d917(bb 144 insn 1065) d916(bb 142 insn 1048) }
(insn 1111 1110 1112 149 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 287 289 299 308 347 554
;; live  out 	 88 89 287 289 299 308 347 554
;; rd  out 	(21) 88[855,856,857,858,859],89[860,861,862],287[919],289[920],299[923],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 287 289 299 308 347 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 88 89 287 289 299 308 347 554
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; rd  in  	(22) 88[855,856,857,858,859],89[860,861,862],287[919],289[920],299[922,923],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;; rd  gen 	(5) 17[236],306[924],503[991],504[992],505[993]
;; rd  kill	(5) 306[924,925],503[991],504[992],505[993]
;;  UD chains for artificial uses at top

(code_label 1112 1111 1113 150 229 "" [1 uses])
(note 1113 1112 1114 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1114
;;      reg 287 { d919(bb 146 insn 1081) }
(insn 1114 1113 1115 150 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1115
;;      reg 289 { d920(bb 146 insn 1083) }
;;      reg 299 { d923(bb 149 insn 1111) d922(bb 147 insn 1102) }
(insn 1115 1114 1116 150 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1116
;;      reg 347 { d940(bb 169 insn 1314) d939(bb 167 insn 1288) d938(bb 165 insn 1268) d937(bb 164 insn 1246) d936(bb 145 insn 1074) d935(bb 144 insn 1064) }
(insn 1116 1115 1117 150 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1117
;;      reg 503 { d991(bb 150 insn 1116) }
(insn 1117 1116 1118 150 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1118
;;      reg 289 { d920(bb 146 insn 1083) }
;;      reg 504 { d992(bb 150 insn 1117) }
(insn 1118 1117 1119 150 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 5 uid 1119
;;      reg 347 { d940(bb 169 insn 1314) d939(bb 167 insn 1288) d938(bb 165 insn 1268) d937(bb 164 insn 1246) d936(bb 145 insn 1074) d935(bb 144 insn 1064) }
(insn 1119 1118 1120 150 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1120
;;      reg 505 { d993(bb 150 insn 1119) }
(insn 1120 1119 1121 150 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1121
;;      reg 306 { d924(bb 150 insn 1120) }
(insn 1121 1120 1122 150 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1122
(debug_insn 1122 1121 1123 150 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1123
(debug_insn 1123 1122 1124 150 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1124
(debug_insn 1124 1123 1125 150 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1125
(debug_insn 1125 1124 1126 150 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1126
(debug_insn 1126 1125 1127 150 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 13 uid 1127
(debug_insn 1127 1126 1128 150 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 14 uid 1128
(debug_insn 1128 1127 1129 150 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 15 uid 1129
(debug_insn 1129 1128 1130 150 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 16 uid 1130
(debug_insn 1130 1129 1131 150 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 17 uid 1131
(debug_insn 1131 1130 1132 150 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 18 uid 1132
(debug_insn 1132 1131 1133 150 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 19 uid 1133
(debug_insn 1133 1132 1134 150 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 20 uid 1134
;;      reg 308 { d929(bb 145 insn 31) d928(bb 144 insn 30) d927(bb 142 insn 29) }
(insn 1134 1133 1135 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 21 uid 1135
;;      reg 17 { d236(bb 150 insn 1134) }
(jump_insn 1135 1134 1351 150 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 289 306 308 347 554
;; live  out 	 88 89 289 306 308 347 554
;; rd  out 	(20) 88[855,856,857,858,859],89[860,861,862],289[920],306[924],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 308 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 289 308 347
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 88[855,856,857,858,859],89[860,861,862],289[920],306[924],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;; rd  gen 	(1) 17[237]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1351 1135 1136 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1136
;;      reg 308 { d929(bb 145 insn 31) d928(bb 144 insn 30) d927(bb 142 insn 29) }
(insn 1136 1351 1137 151 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 2 [0x2]))) lex.yy.c:1205 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 308 [ ret_val ])
        (nil)))
;;   UD chains for insn luid 1 uid 1137
;;      reg 17 { d237(bb 151 insn 1136) }
(jump_insn 1137 1136 1140 151 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1140)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1140)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; live  out 	 289 347
;; rd  out 	(7) 289[920],347[935,936,937,938,939,940]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 289 347
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
;; rd  in  	(7) 289[920],347[935,936,937,938,939,940]
;; rd  gen 	(4) 88[859],324[933],506[994],507[995]
;; rd  kill	(8) 88[855,856,857,858,859],324[933],506[994],507[995]
;;  UD chains for artificial uses at top

(code_label 1140 1137 1141 152 231 "" [1 uses])
(note 1141 1140 1142 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1142
;;      reg 347 { d940(bb 169 insn 1314) d939(bb 167 insn 1288) d938(bb 165 insn 1268) d937(bb 164 insn 1246) d936(bb 145 insn 1074) d935(bb 144 insn 1064) }
(insn 1142 1141 1143 152 (set (reg/f:DI 506 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 347 [ D.6780 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1143
;;      reg 506 { d994(bb 152 insn 1142) }
(insn 1143 1142 1144 152 (set (reg/f:DI 507 [ _934->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 506 [ *_955 ])
                (const_int 8 [0x8])) [1 _934->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 506 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1144
;;      reg 289 { d920(bb 146 insn 1083) }
;;      reg 507 { d995(bb 152 insn 1143) }
(insn 1144 1143 33 152 (parallel [
            (set (reg/f:DI 324 [ D.6783 ])
                (plus:DI (reg:DI 289 [ D.6781 ])
                    (reg/f:DI 507 [ _934->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 507 [ _934->yy_ch_buf ])
        (expr_list:REG_DEAD (reg:DI 289 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 33
;;      reg 324 { d933(bb 152 insn 1144) }
(insn 33 1144 1344 152 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 324 [ D.6783 ])) lex.yy.c:1205 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; live  out 	 88
;; rd  out 	(1) 88[859]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 88 89 213 554
;; live  gen 	 306
;; live  kill	
;; rd  in  	(11) 88[855,856,857,858,859],89[860,861,862],158[872],213[885],554[1028]
;; rd  gen 	(1) 306[925]
;; rd  kill	(2) 306[924,925]
;;  UD chains for artificial uses at top

(code_label 1344 33 1343 153 242 "" [1 uses])
(note 1343 1344 32 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 32
;;      reg 213 { d885(bb 109 insn 828) }
(insn 32 1343 1147 153 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 554
;; live  out 	 88 89 306 554
;; rd  out 	(10) 88[855,856,857,858,859],89[860,861,862],306[925],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 88 89 306 554
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; rd  in  	(21) 88[855,856,857,858,859],89[860,861,862],289[920],306[924,925],308[927,928,929],347[935,936,937,938,939,940],554[1028]
;; rd  gen 	(6) 90[865],508[996],509[997],511[998],512[999],513[1000]
;; rd  kill	(8) 90[863,864,865],508[996],509[997],511[998],512[999],513[1000]
;;  UD chains for artificial uses at top

(code_label 1147 32 1148 154 205 "" [1 uses])
(note 1148 1147 1149 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1149
(debug_insn 1149 1148 1150 154 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1150
(debug_insn 1150 1149 1151 154 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1151
(debug_insn 1151 1150 1152 154 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1152
(debug_insn 1152 1151 1153 154 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1153
(debug_insn 1153 1152 1154 154 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1154
(debug_insn 1154 1153 1155 154 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1155
(debug_insn 1155 1154 1156 154 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1156
(debug_insn 1156 1155 1157 154 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1157
(debug_insn 1157 1156 1158 154 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1158
(debug_insn 1158 1157 1159 154 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1159
(debug_insn 1159 1158 1160 154 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1160
(debug_insn 1160 1159 1161 154 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1161
;;      reg 306 { d925(bb 153 insn 32) d924(bb 150 insn 1120) }
(insn 1161 1160 1162 154 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 13 uid 1162
(insn 1162 1161 1163 154 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 14 uid 1163
;;      reg 509 { d997(bb 154 insn 1162) }
(insn 1163 1162 1164 154 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 15 uid 1164
;;      reg 508 { d996(bb 154 insn 1163) }
(insn 1164 1163 1165 154 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 16 uid 1165
;;      reg 508 { d996(bb 154 insn 1163) }
;;      reg 511 { d998(bb 154 insn 1164) }
(insn 1165 1164 1166 154 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 17 uid 1166
;;      reg 512 { d999(bb 154 insn 1165) }
(insn 1166 1165 1167 154 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 18 uid 1167
;;      reg 513 { d1000(bb 154 insn 1166) }
(insn 1167 1166 1168 154 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 19 uid 1168
;;      reg 90 { d865(bb 154 insn 1167) }
(debug_insn 1168 1167 1172 154 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 554
;; live  out 	 88 89 90 554
;; rd  out 	(10) 88[855,856,857,858,859],89[860,861,862],90[865],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 88
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
;; rd  in  	(2) 88[858,859]
;; rd  gen 	(5) 0[9],89[861],160[873],186[876],516[1001]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9,10],89[860,861,862],160[873],186[874,875,876],516[1001]
;;  UD chains for artificial uses at top

(code_label 1184 1181 1185 156 206 "" [0 uses])
(note 1185 1184 1186 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1186
(debug_insn 1186 1185 1187 156 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1187
(debug_insn 1187 1186 1188 156 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1188
(debug_insn 1188 1187 1189 156 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1189
(debug_insn 1189 1188 1190 156 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1190
(debug_insn 1190 1189 1191 156 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1191
(debug_insn 1191 1190 1192 156 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1192
(debug_insn 1192 1191 1193 156 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1193
(debug_insn 1193 1192 1194 156 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1194
(debug_insn 1194 1193 1195 156 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1195
(debug_insn 1195 1194 1196 156 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1196
(debug_insn 1196 1195 1197 156 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1197
(debug_insn 1197 1196 1198 156 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1198
(debug_insn 1198 1197 1199 156 (var_location:DI D#9 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 13 uid 1199
(debug_insn 1199 1198 1200 156 (var_location:DI D#8 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 14 uid 1200
(debug_insn 1200 1199 1201 156 (var_location:DI D#7 (ashift:DI (debug_expr:DI D#8)
        (const_int 3 [0x3]))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 15 uid 1201
(debug_insn 1201 1200 1202 156 (var_location:DI D#6 (plus:DI (debug_expr:DI D#9)
        (debug_expr:DI D#7))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 16 uid 1202
(debug_insn 1202 1201 1203 156 (var_location:DI D#5 (mem/f:DI (debug_expr:DI D#6) [0 +0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 17 uid 1203
(debug_insn 1203 1202 1204 156 (var_location:DI D#4 (mem/f/j:DI (plus:DI (debug_expr:DI D#5)
            (const_int 8 [0x8])) [0 D#5->yy_ch_buf+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 18 uid 1204
(debug_insn 1204 1203 1205 156 (var_location:SI D#3 (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 19 uid 1205
(debug_insn 1205 1204 1206 156 (var_location:DI D#2 (sign_extend:DI (debug_expr:SI D#3))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 20 uid 1206
;;      reg 88 { d859(bb 152 insn 33) d858(bb 113 insn 34) }
(insn 1206 1205 1207 156 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1248 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 21 uid 1207
;;      reg 7 { }
(call_insn 1207 1206 1208 156 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1250 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 22 uid 1208
;;      reg 0 { d9(bb 156 insn 1207) }
(insn 1208 1207 1209 156 (set (reg/v:SI 160 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1250 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 23 uid 1209
;;      reg 160 { d873(bb 156 insn 1208) }
(debug_insn 1209 1208 1210 156 (var_location:SI yy_current_state (reg/v:SI 160 [ yy_current_state ])) lex.yy.c:1250 -1
     (nil))
;;   UD chains for insn luid 24 uid 1210
(debug_insn 1210 1209 1211 156 (var_location:DI yy_cp (plus:DI (debug_expr:DI D#4)
        (debug_expr:DI D#2))) lex.yy.c:1252 -1
     (nil))
;;   UD chains for insn luid 25 uid 1211
(insn 1211 1210 1212 156 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1253 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 26 uid 1212
;;      reg 89 { d861(bb 156 insn 1211) }
(debug_insn 1212 1211 1214 156 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1253 -1
     (nil))
;;   UD chains for insn luid 27 uid 1214
;;      reg 160 { d873(bb 156 insn 1208) }
(insn 1214 1212 1215 156 (set (reg:DI 516 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 160 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 160 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 28 uid 1215
;;      reg 516 { d1001(bb 156 insn 1214) }
(insn 1215 1214 1218 156 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 516 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 516 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 88 89 186
;; rd  out 	(4) 88[858,859],89[861],186[876]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 88 186
;; live  gen 	 89
;; live  kill	
;; rd  in  	(3) 87[854],88[857],186[875]
;; rd  gen 	(1) 89[862]
;; rd  kill	(3) 89[860,861,862]
;;  UD chains for artificial uses at top

(code_label 1230 1321 1231 163 201 "" [1 uses])
(note 1231 1230 1232 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1232
(debug_insn 1232 1231 1233 163 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 1233
(debug_insn 1233 1232 1234 163 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 1234
(debug_insn 1234 1233 1235 163 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 1235
(insn 1235 1234 1236 163 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1236
;;      reg 89 { d862(bb 163 insn 1235) }
(debug_insn 1236 1235 1239 163 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186
;; live  out 	 88 89 186
;; rd  out 	(3) 88[857],89[862],186[875]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 251 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 88 89 212 224 251 309 554
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
;; rd  in  	(15) 17[215],88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],251[905],309[930],554[1028]
;; rd  gen 	(10) 17[250],212[883],347[937],518[1002],521[1003],522[1004],523[1005],524[1006],540[1015],541[1020]
;; rd  kill	(24) 212[882,883,884],347[935,936,937,938,939,940],518[1002],521[1003],522[1004],523[1005],524[1006],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023]
;;  UD chains for artificial uses at top

(code_label 1239 1236 1240 164 220 "" [1 uses])
(note 1240 1239 1242 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1242
(debug_insn 1242 1240 1243 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 1 uid 1243
(insn 1243 1242 1244 164 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1244
;;      reg 540 { d1015(bb 164 insn 1243) }
(insn 1244 1243 1245 164 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1245
(insn 1245 1244 1246 164 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1246
;;      reg 518 { d1002(bb 164 insn 1244) }
;;      reg 541 { d1020(bb 164 insn 1245) }
;;   eq_note reg 518 { d1002(bb 164 insn 1244) }
(insn 1246 1245 1247 164 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1247
;;      reg 347 { d937(bb 164 insn 1246) }
(insn 1247 1246 1248 164 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1248
;;      reg 521 { d1003(bb 164 insn 1247) }
(insn 1248 1247 1249 164 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1249
;;      reg 212 { d883(bb 164 insn 1252) d882(bb 132 insn 27) }
;;      reg 522 { d1004(bb 164 insn 1248) }
(insn 1249 1248 1250 164 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 1250
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 523 { d1005(bb 164 insn 1249) }
(insn 1250 1249 1251 164 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 1251
;;      reg 251 { d905(bb 133 insn 981) }
;;      reg 524 { d1006(bb 164 insn 1250) }
(insn 1251 1250 1252 164 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
;;   UD chains for insn luid 10 uid 1252
;;      reg 212 { d883(bb 164 insn 1252) d882(bb 132 insn 27) }
(insn 1252 1251 1254 164 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 1254
;;      reg 212 { d883(bb 164 insn 1252) }
(debug_insn 1254 1252 1255 164 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 12 uid 1255
(debug_insn 1255 1254 1257 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 13 uid 1257
;;      reg 212 { d883(bb 164 insn 1252) }
;;      reg 309 { d930(bb 131 insn 971) }
(insn 1257 1255 1258 164 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 14 uid 1258
;;      reg 17 { d250(bb 164 insn 1257) }
(jump_insn 1258 1257 1447 164 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1447)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1447)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 309 347 540 541 554
;; live  out 	 88 89 212 224 309 347 540 541 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],212[883],224[886],309[930],347[937],540[1015],541[1020],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 88 89 224 275 554
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
;; rd  in  	(14) 88[855,856,857,858,859],89[860,861,862],224[886],270[908],275[911,912],309[930],554[1028]
;; rd  gen 	(4) 347[938],525[1007],540[1016],541[1021]
;; rd  kill	(17) 347[935,936,937,938,939,940],525[1007],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023]
;;  UD chains for artificial uses at top

(code_label 1263 1446 1264 165 223 "" [1 uses])
(note 1264 1263 1265 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1265
(insn 1265 1264 1266 165 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1266
;;      reg 540 { d1016(bb 165 insn 1265) }
(insn 1266 1265 1267 165 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1267
(insn 1267 1266 1268 165 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1268
;;      reg 525 { d1007(bb 165 insn 1266) }
;;      reg 541 { d1021(bb 165 insn 1267) }
;;   eq_note reg 525 { d1007(bb 165 insn 1266) }
(insn 1268 1267 1271 165 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 525 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 525 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 275 347 540 541 554
;; live  out 	 88 89 224 275 347 540 541 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],224[886],275[911,912],347[938],540[1016],541[1021],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 270 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 88 89 224 270 309 554
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(15) 0[5],17[221],88[855,856,857,858,859],89[860,861,862],224[886],270[908],277[915],309[930],554[1028]
;; rd  gen 	(1) 17[253]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1271 1268 1272 166 224 "" [1 uses])
(note 1272 1271 1274 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1274
;;      reg 270 { d908(bb 137 insn 1003) }
(insn 1274 1272 1275 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 1275
;;      reg 17 { d253(bb 166 insn 1274) }
(jump_insn 1275 1274 1281 166 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 224 270 309 554
;; live  out 	 88 89 224 270 309 554
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],224[886],270[908],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 88 89 212 224 554
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
;; rd  in  	(14) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],251[905],309[930],554[1028]
;; rd  gen 	(10) 212[884],264[906],347[939],528[1008],531[1009],532[1010],533[1011],534[1012],540[1017],541[1022]
;; rd  kill	(25) 212[882,883,884],264[906],347[935,936,937,938,939,940],528[1008],531[1009],532[1010],533[1011],534[1012],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023]
;;  UD chains for artificial uses at top

(note 1281 1275 1284 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1284
(debug_insn 1284 1281 1285 167 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1285
(insn 1285 1284 1286 167 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1286
;;      reg 540 { d1017(bb 167 insn 1285) }
(insn 1286 1285 1287 167 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1287
(insn 1287 1286 1288 167 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1288
;;      reg 528 { d1008(bb 167 insn 1286) }
;;      reg 541 { d1022(bb 167 insn 1287) }
;;   eq_note reg 528 { d1008(bb 167 insn 1286) }
(insn 1288 1287 1289 167 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 528 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 528 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1289
;;      reg 212 { d883(bb 164 insn 1252) d882(bb 132 insn 27) }
(insn 1289 1288 1290 167 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 1290
;;      reg 264 { d906(bb 167 insn 1289) }
(debug_insn 1290 1289 1291 167 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 1291
;;      reg 347 { d939(bb 167 insn 1288) }
(insn 1291 1290 1292 167 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1292
;;      reg 531 { d1009(bb 167 insn 1291) }
(insn 1292 1291 1293 167 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1293
;;      reg 212 { d883(bb 164 insn 1252) d882(bb 132 insn 27) }
;;      reg 532 { d1010(bb 167 insn 1292) }
(insn 1293 1292 1294 167 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 10 uid 1294
;;      reg 224 { d886(bb 114 insn 852) }
;;      reg 533 { d1011(bb 167 insn 1293) }
(insn 1294 1293 1295 167 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 1295
;;      reg 534 { d1012(bb 167 insn 1294) }
(insn 1295 1294 1296 167 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
;;   UD chains for insn luid 12 uid 1296
;;      reg 264 { d906(bb 167 insn 1289) }
(debug_insn 1296 1295 28 167 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
;;   UD chains for insn luid 13 uid 28
;;      reg 264 { d906(bb 167 insn 1289) }
(insn 28 1296 1299 167 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 347 540 541 554
;; live  out 	 88 89 212 224 347 540 541 554
;; rd  out 	(14) 88[855,856,857,858,859],89[860,861,862],212[884],224[886],347[939],540[1017],541[1022],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 88 89 212 224 554
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; rd  in  	(14) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],251[905],309[930],554[1028]
;; rd  gen 	(3) 0[10],17[260],268[907]
;; rd  kill	(12) 0[0,1,2,3,4,5,6,7,8,9,10],268[907]
;;  UD chains for artificial uses at top

(code_label 1299 28 1300 168 219 "" [1 uses])
(note 1300 1299 1303 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1303
(debug_insn 1303 1300 1304 168 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1304
;;      reg 212 { d883(bb 164 insn 1252) d882(bb 132 insn 27) }
(debug_insn 1304 1303 1305 168 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 1305
(insn 1305 1304 1306 168 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1306
;;      reg 7 { }
;;      reg 5 { d66(bb 168 insn 1305) }
(call_insn 1306 1305 1307 168 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1307
;;      reg 0 { d10(bb 168 insn 1306) }
(insn 1307 1306 1308 168 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1308
;;      reg 268 { d907(bb 168 insn 1307) }
(insn 1308 1307 1309 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1309
;;      reg 17 { d260(bb 168 insn 1308) }
(jump_insn 1309 1308 1310 168 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 554
;; live  out 	 88 89 212 224 554
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 88 89 212 224 554
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
;; rd  in  	(12) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],554[1028]
;; rd  gen 	(4) 347[940],535[1013],540[1018],541[1023]
;; rd  kill	(17) 347[935,936,937,938,939,940],535[1013],540[1014,1015,1016,1017,1018],541[1019,1020,1021,1022,1023]
;;  UD chains for artificial uses at top

(note 1310 1309 1311 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1311
(insn 1311 1310 1312 169 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1312
;;      reg 540 { d1018(bb 169 insn 1311) }
(insn 1312 1311 1313 169 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1313
(insn 1313 1312 1314 169 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1314
;;      reg 535 { d1013(bb 169 insn 1312) }
;;      reg 541 { d1023(bb 169 insn 1313) }
;;   eq_note reg 535 { d1013(bb 169 insn 1312) }
(insn 1314 1313 1353 169 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 535 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 535 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 347 540 541 554
;; live  out 	 88 89 212 224 347 540 541 554
;; rd  out 	(15) 88[855,856,857,858,859],89[860,861,862],212[882,883],224[886],347[940],540[1018],541[1023],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(13) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931,932],327[934]
;; rd  gen 	(1) 17[263]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1443 329 330 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 330
;;      reg 311 { d932(bb 42 insn 340) d931(bb 38 insn 326) }
(debug_insn 330 1443 331 172 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
;;   UD chains for insn luid 1 uid 331
;;      reg 311 { d932(bb 42 insn 340) d931(bb 38 insn 326) }
(insn 331 330 332 172 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 2 uid 332
;;      reg 17 { d263(bb 172 insn 331) }
(jump_insn 332 331 333 172 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327
;; live  out 	 88 89 90 311 327
;; rd  out 	(13) 88[855,856,857,858,859],89[860,861,862],90[863,864],311[931,932],327[934]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543
;; live  gen 	
;; live  kill	
;; rd  in  	(11) 17[179],88[857],186[875],187[878],192[879],193[881],468[960],469[961],470[962],542[1025],543[1027]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1445 796 1444 173 265 "" [1 uses])
(note 1444 1445 797 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543
;; live  out 	 88 186 543
;; rd  out 	(3) 88[857],186[875],543[1027]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 309 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 212 224 309 554
;; live  gen 	
;; live  kill	
;; rd  in  	(15) 88[855,856,857,858,859],89[860,861,862],212[883],224[886],309[930],347[937],540[1015],541[1020],554[1028]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1447 1258 1446 174 266 "" [1 uses])
(note 1446 1447 1263 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 212 224 309 554
;; live  out 	 88 89 212 224 309 554
;; rd  out 	(12) 88[855,856,857,858,859],89[860,861,862],212[883],224[886],309[930],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 224 227 244 540 541 554
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 152 156 213 224 227 244 540 541 554
;; live  gen 	
;; live  kill	
;; rd  in  	(19) 17[193],88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],226[887],227[889],244[898],540[1014],541[1019],554[1028]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1449 877 1448 175 267 "" [1 uses])
(note 1448 1449 878 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 152 156 213 224 227 244 540 541 554
;; live  out 	 88 89 152 156 213 224 227 244 540 541 554
;; rd  out 	(17) 88[855,856,857,858,859],89[860,861,862],152[867],156[870],213[885],224[886],227[889],244[898],540[1014],541[1019],554[1028]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 4 ******
Set in insn 970 is invariant (0), cost 4, depends on 
Set in insn 31 is invariant (1), cost 4, depends on 
Set in insn 30 is invariant (2), cost 4, depends on 
Set in insn 1450 is invariant (3), cost 4, depends on 0
Set in insn 29 is invariant (4), cost 4, depends on 
Set in insn 1014 is invariant (5), cost 0, depends on 
Set in insn 885 is invariant (6), cost 0, depends on 
Invariant 6 is equivalent to invariant 4.
Decided to move invariant 0 -- gain 4
deferring rescan insn with uid = 970.
deferring rescan insn with uid = 971.
deferring rescan insn with uid = 1450.
deferring rescan insn with uid = 1451.
changing bb of uid 970
  from 39 to 32
*****starting processing of loop 3 ******
starting the processing of deferred insns
rescanning insn with uid = 970.
rescanning insn with uid = 971.
rescanning insn with uid = 1450.
rescanning insn with uid = 1451.
ending the processing of deferred insns
setting blocks to analyze 22, 23, 24, 25
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 4 (0.023)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 7 ( 0.04)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 7 ( 0.04)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 15, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} r554={1d} r555={1d,3u} 
;;    total ref usage 4373{3009d,1351u,13e} in 806{771 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2
;;  reg->defs[] map:	17[0,2] 87[3,3] 91[4,4] 118[5,5] 321[6,6] 378[7,7] 380[8,8] 382[9,9] 383[10,10] 384[11,11] 386[12,12] 388[13,13] 539[14,14] 
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 87 539
;; live  gen 	 321 378
;; live  kill	
;; rd  in  	(2) 87[3],539[14]
;; rd  gen 	(2) 321[6],378[7]
;; rd  kill	(2) 321[6],378[7]
;;  UD chains for artificial uses at top

(code_label 223 1389 201 22 128 "" [1 uses])
(note 201 223 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 203
;;      reg 87 { d3(bb 24 insn 221) }
(insn 203 201 204 22 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 204
;;      reg 378 { d7(bb 22 insn 203) }
(insn 204 203 205 22 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; live  out 	 87 321 539
;; rd  out 	(3) 87[3],321[6],539[14]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 87 321 539
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
;; rd  in  	(3) 87[3],321[6],539[14]
;; rd  gen 	(5) 17[1],380[8],382[9],383[10],384[11]
;; rd  kill	(7) 17[0,1,2],380[8],382[9],383[10],384[11]
;;  UD chains for artificial uses at top

(code_label 205 204 206 23 126 "" [0 uses])
(note 206 205 207 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
(debug_insn 207 206 208 23 (var_location:QI yy_c (debug_expr:QI D#23)) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
;;      reg 87 { d3(bb 24 insn 221) }
(debug_insn 208 207 210 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 210
;;      reg 321 { d6(bb 22 insn 204) }
(insn 210 208 212 23 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 380 { d8(bb 23 insn 210) }
;;      reg 539 { d14(bb 25 insn 1390) }
(insn 212 210 213 23 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 539 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 213
;;      reg 382 { d9(bb 23 insn 212) }
(insn 213 212 214 23 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 5 uid 214
;;      reg 383 { d10(bb 23 insn 213) }
(insn 214 213 215 23 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 215
;;      reg 87 { d3(bb 24 insn 221) }
;;      reg 384 { d11(bb 23 insn 214) }
(insn 215 214 216 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 216
;;      reg 17 { d1(bb 23 insn 215) }
(jump_insn 216 215 217 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 539
;; live  out 	 87 539
;; rd  out 	(2) 87[3],539[14]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 87 539
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
;; rd  in  	(7) 17[1],87[3],380[8],382[9],383[10],384[11],539[14]
;; rd  gen 	(4) 17[2],87[3],118[5],386[12]
;; rd  kill	(6) 17[0,1,2],87[3],118[5],386[12]
;;  UD chains for artificial uses at top

(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 219
;;      reg 87 { d3(bb 24 insn 221) }
(insn 219 217 220 24 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 220
;;      reg 386 { d12(bb 24 insn 219) }
(insn 220 219 221 24 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 2 uid 221
;;      reg 118 { d5(bb 24 insn 220) }
(insn 221 220 222 24 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 3 uid 222
;;      reg 87 { d3(bb 24 insn 221) }
(debug_insn 222 221 224 24 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
;;   UD chains for insn luid 4 uid 224
;;      reg 87 { d3(bb 24 insn 221) }
(insn 224 222 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 5 uid 225
;;      reg 17 { d2(bb 24 insn 224) }
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 539
;; live  out 	 87 539
;; rd  out 	(2) 87[3],539[14]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 87 539
;; live  gen 	 91 388 539
;; live  kill	
;; rd  in  	(2) 87[3],539[14]
;; rd  gen 	(3) 91[4],388[13],539[14]
;; rd  kill	(3) 91[4],388[13],539[14]
;;  UD chains for artificial uses at top

(note 226 225 229 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 229
;;      reg 539 { d14(bb 25 insn 1390) }
(insn 229 226 1408 25 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 539 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 539 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1408
;;      reg 388 { d13(bb 25 insn 229) }
(debug_insn 1408 229 230 25 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
            (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) -1
     (nil))
;;   UD chains for insn luid 2 uid 230
;;      reg 388 { d13(bb 25 insn 229) }
(insn 230 1408 231 25 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 231
(debug_insn 231 230 1390 25 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:851 -1
     (nil))
;;   UD chains for insn luid 4 uid 1390
;;      reg 91 { d4(bb 25 insn 230) }
(insn 1390 231 234 25 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 539
;; live  out 	 87 539
;; rd  out 	(2) 87[3],539[14]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 3 ******
*****starting processing of loop 9 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 21, 22, 23, 24, 25, 26, 27
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 13 (0.074)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 14 ( 0.08)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 15 (0.085)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 39, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d,1u} r546={1d,1u} r554={1d} r555={1d,3u} 
;;    total ref usage 4373{3009d,1351u,13e} in 806{771 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9
;;  reg->defs[] map:	17[0,9] 87[10,11] 88[12,12] 91[13,14] 118[15,15] 313[16,16] 314[17,17] 315[18,18] 316[19,19] 320[20,20] 321[21,22] 343[23,23] 375[24,24] 376[25,25] 378[26,26] 380[27,27] 382[28,28] 383[29,29] 384[30,30] 386[31,31] 388[32,32] 393[33,33] 538[34,34] 539[35,36] 545[37,37] 546[38,38] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 343
;; lr  def 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  in  	 87 88 313 314 315 316 320 321 343
;; live  gen 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  kill	
;; rd  in  	(9) 87[11],88[12],313[16],314[17],315[18],316[19],320[20],321[22],343[23]
;; rd  gen 	(11) 17[4],91[13],313[16],314[17],315[18],316[19],375[24],376[25],539[35],545[37],546[38]
;; rd  kill	(22) 17[0,1,2,3,4,5,6,7,8,9],91[13,14],313[16],314[17],315[18],316[19],375[24],376[25],539[35,36],545[37],546[38]
;;  UD chains for artificial uses at top

(code_label 255 20 185 21 130 "" [0 uses])
(note 185 255 186 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 186
;;      reg 89 { }
(debug_insn 186 185 187 21 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 187
;;      reg 88 { d12(bb 26 insn 243) }
(debug_insn 187 186 188 21 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 188
;;      reg 87 { d11(bb 26 insn 241) }
(debug_insn 188 187 190 21 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 190
;;      reg 320 { d20(bb 27 insn 251) }
(insn 190 188 191 21 (set (reg:SI 375 [ D.6785 ])
        (zero_extend:SI (reg:QI 320 [ D.6789 ]))) lex.yy.c:841 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 320 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 4 uid 191
;;      reg 375 { d24(bb 21 insn 190) }
(insn 191 190 1409 21 (set (reg:DI 376 [ D.6785 ])
        (zero_extend:DI (reg:SI 375 [ D.6785 ]))) lex.yy.c:841 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 375 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1409
;;      reg 376 { d25(bb 21 insn 191) }
(debug_insn 1409 191 192 21 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
            (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) -1
     (nil))
;;   UD chains for insn luid 6 uid 192
;;      reg 376 { d25(bb 21 insn 191) }
(insn 192 1409 193 21 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:841 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 376 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 7 uid 193
(debug_insn 193 192 194 21 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:841 -1
     (nil))
;;   UD chains for insn luid 8 uid 194
;;      reg 343 { d23(bb 27 insn 254) }
(insn 194 193 1433 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:842 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:HI 343 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1433
;;      reg 343 { d23(bb 27 insn 254) }
(insn 1433 194 1434 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 1434
;;      reg 17 { d1(bb 21 insn 1433) }
;;      reg 87 { d11(bb 26 insn 241) }
;;      reg 314 { d17(bb 21 insn 1434) }
(insn 1434 1433 1435 21 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
            (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:844 953 {*movsicc_noc}
     (nil))
;;   UD chains for insn luid 11 uid 1435
;;      reg 343 { d23(bb 27 insn 254) }
(insn 1435 1434 1436 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 1436
;;      reg 17 { d2(bb 21 insn 1435) }
;;      reg 88 { d12(bb 26 insn 243) }
;;      reg 316 { d19(bb 21 insn 1436) }
(insn 1436 1435 1438 21 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
            (reg/v/f:DI 88 [ yy_cp ]))) lex.yy.c:844 954 {*movdicc_noc}
     (nil))
;;   UD chains for insn luid 13 uid 1438
(insn 1438 1436 1437 21 (set (reg:QI 545)
        (const_int 1 [0x1])) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 14 uid 1437
;;      reg 343 { d23(bb 27 insn 254) }
(insn 1437 1438 1439 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 1439
;;      reg 17 { d3(bb 21 insn 1437) }
;;      reg 313 { d16(bb 21 insn 1439) }
;;      reg 545 { d37(bb 21 insn 1438) }
(insn 1439 1437 1441 21 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (reg:QI 545))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 16 uid 1441
(insn 1441 1439 1440 21 (set (reg:QI 546)
        (const_int 1 [0x1])) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 17 uid 1440
;;      reg 343 { d23(bb 27 insn 254) }
(insn 1440 1441 1442 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 18 uid 1442
;;      reg 17 { d4(bb 21 insn 1440) }
;;      reg 315 { d18(bb 21 insn 1442) }
;;      reg 546 { d38(bb 21 insn 1441) }
(insn 1442 1440 1389 21 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (reg:QI 546))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 19 uid 1389
;;      reg 91 { d13(bb 21 insn 192) }
(insn 1389 1442 223 21 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 321 539
;; live  out 	 87 88 313 314 315 316 321 539
;; rd  out 	(8) 87[11],88[12],313[16],314[17],315[18],316[19],321[22],539[35]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 87 88 313 314 315 316 539
;; live  gen 	 321 378
;; live  kill	
;; rd  in  	(8) 87[10],88[12],313[16],314[17],315[18],316[19],539[35,36]
;; rd  gen 	(2) 321[21],378[26]
;; rd  kill	(3) 321[21,22],378[26]
;;  UD chains for artificial uses at top

(code_label 223 1389 201 22 128 "" [1 uses])
(note 201 223 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 203
;;      reg 87 { d10(bb 24 insn 221) }
(insn 203 201 204 22 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 204
;;      reg 378 { d26(bb 22 insn 203) }
(insn 204 203 205 22 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 321 539
;; live  out 	 87 88 313 314 315 316 321 539
;; rd  out 	(9) 87[10],88[12],313[16],314[17],315[18],316[19],321[21],539[35,36]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 321 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 87 88 313 314 315 316 321 539
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
;; rd  in  	(17) 17[4],87[10,11],88[12],91[13],313[16],314[17],315[18],316[19],321[21,22],375[24],376[25],539[35,36],545[37],546[38]
;; rd  gen 	(5) 17[6],380[27],382[28],383[29],384[30]
;; rd  kill	(14) 17[0,1,2,3,4,5,6,7,8,9],380[27],382[28],383[29],384[30]
;;  UD chains for artificial uses at top

(code_label 205 204 206 23 126 "" [0 uses])
(note 206 205 207 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
(debug_insn 207 206 208 23 (var_location:QI yy_c (debug_expr:QI D#23)) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
;;      reg 87 { d11(bb 26 insn 241) d10(bb 24 insn 221) }
(debug_insn 208 207 210 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 210
;;      reg 321 { d22(bb 26 insn 247) d21(bb 22 insn 204) }
(insn 210 208 212 23 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 380 { d27(bb 23 insn 210) }
;;      reg 539 { d36(bb 25 insn 1390) d35(bb 21 insn 1389) }
(insn 212 210 213 23 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 539 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 213
;;      reg 382 { d28(bb 23 insn 212) }
(insn 213 212 214 23 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 5 uid 214
;;      reg 383 { d29(bb 23 insn 213) }
(insn 214 213 215 23 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 215
;;      reg 87 { d11(bb 26 insn 241) d10(bb 24 insn 221) }
;;      reg 384 { d30(bb 23 insn 214) }
(insn 215 214 216 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 216
;;      reg 17 { d6(bb 23 insn 215) }
(jump_insn 216 215 217 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 382 539
;; live  out 	 87 88 313 314 315 316 382 539
;; rd  out 	(10) 87[10,11],88[12],313[16],314[17],315[18],316[19],382[28],539[35,36]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 87 88 313 314 315 316 539
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
;; rd  in  	(14) 17[6],87[10,11],88[12],313[16],314[17],315[18],316[19],380[27],382[28],383[29],384[30],539[35,36]
;; rd  gen 	(4) 17[7],87[10],118[15],386[31]
;; rd  kill	(14) 17[0,1,2,3,4,5,6,7,8,9],87[10,11],118[15],386[31]
;;  UD chains for artificial uses at top

(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 219
;;      reg 87 { d11(bb 26 insn 241) d10(bb 24 insn 221) }
(insn 219 217 220 24 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 220
;;      reg 386 { d31(bb 24 insn 219) }
(insn 220 219 221 24 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 2 uid 221
;;      reg 118 { d15(bb 24 insn 220) }
(insn 221 220 222 24 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 3 uid 222
;;      reg 87 { d10(bb 24 insn 221) }
(debug_insn 222 221 224 24 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
;;   UD chains for insn luid 4 uid 224
;;      reg 87 { d10(bb 24 insn 221) }
(insn 224 222 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 5 uid 225
;;      reg 17 { d7(bb 24 insn 224) }
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 539
;; live  out 	 87 88 313 314 315 316 539
;; rd  out 	(8) 87[10],88[12],313[16],314[17],315[18],316[19],539[35,36]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 539
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 87 88 313 314 315 316 539
;; live  gen 	 91 388 539
;; live  kill	
;; rd  in  	(8) 87[10],88[12],313[16],314[17],315[18],316[19],539[35,36]
;; rd  gen 	(3) 91[14],388[32],539[36]
;; rd  kill	(5) 91[13,14],388[32],539[35,36]
;;  UD chains for artificial uses at top

(note 226 225 229 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 229
;;      reg 539 { d36(bb 25 insn 1390) d35(bb 21 insn 1389) }
(insn 229 226 1408 25 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 539 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 539 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1408
;;      reg 388 { d32(bb 25 insn 229) }
(debug_insn 1408 229 230 25 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
            (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) -1
     (nil))
;;   UD chains for insn luid 2 uid 230
;;      reg 388 { d32(bb 25 insn 229) }
(insn 230 1408 231 25 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 231
(debug_insn 231 230 1390 25 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:851 -1
     (nil))
;;   UD chains for insn luid 4 uid 1390
;;      reg 91 { d14(bb 25 insn 230) }
(insn 1390 231 234 25 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 539
;; live  out 	 87 88 313 314 315 316 539
;; rd  out 	(7) 87[10],88[12],313[16],314[17],315[18],316[19],539[36]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 313 314 315 316 382
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 538
;; live  in  	 88 313 314 315 316 382
;; live  gen 	 17 [flags] 87 88 321 393 538
;; live  kill	 17 [flags]
;; rd  in  	(10) 87[10,11],88[12],313[16],314[17],315[18],316[19],382[28],539[35,36]
;; rd  gen 	(6) 17[9],87[11],88[12],321[22],393[33],538[34]
;; rd  kill	(17) 17[0,1,2,3,4,5,6,7,8,9],87[10,11],88[12],321[21,22],393[33],538[34]
;;  UD chains for artificial uses at top

(code_label 234 1390 235 26 127 "" [1 uses])
(note 235 234 240 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 240
;;      reg 382 { d28(bb 23 insn 212) }
(insn 240 235 241 26 (set (reg:DI 393 [ D.6785 ])
        (zero_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:853 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 382 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 241
;;      reg 393 { d33(bb 26 insn 240) }
(insn 241 240 242 26 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 393 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:853 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 393 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 242
;;      reg 87 { d11(bb 26 insn 241) }
(debug_insn 242 241 243 26 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:853 -1
     (nil))
;;   UD chains for insn luid 3 uid 243
;;      reg 88 { d12(bb 26 insn 243) }
(insn 243 242 244 26 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:854 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 244
;;      reg 88 { d12(bb 26 insn 243) }
(debug_insn 244 243 246 26 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:854 -1
     (nil))
;;   UD chains for insn luid 5 uid 246
;;      reg 87 { d11(bb 26 insn 241) }
(insn 246 244 247 26 (set (reg:DI 538 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:856 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 6 uid 247
;;      reg 538 { d34(bb 26 insn 246) }
(insn 247 246 248 26 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:856 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 248
;;      reg 321 { d22(bb 26 insn 247) }
(insn 248 247 249 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 321 [ D.6787 ])
            (const_int 190 [0xbe]))) lex.yy.c:856 6 {*cmphi_1}
     (nil))
;;   UD chains for insn luid 8 uid 249
;;      reg 17 { d9(bb 26 insn 248) }
(jump_insn 249 248 250 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) lex.yy.c:856 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 258)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 321 538
;; live  out 	 87 88 313 314 315 316 321 538
;; rd  out 	(8) 87[11],88[12],313[16],314[17],315[18],316[19],321[22],538[34]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 321 538
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 538
;; lr  def 	 320 343
;; live  in  	 87 88 313 314 315 316 321 538
;; live  gen 	 320 343
;; live  kill	
;; rd  in  	(8) 87[11],88[12],313[16],314[17],315[18],316[19],321[22],538[34]
;; rd  gen 	(2) 320[20],343[23]
;; rd  kill	(2) 320[20],343[23]
;;  UD chains for artificial uses at top

(note 250 249 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 251
;;      reg 88 { d12(bb 26 insn 243) }
(insn 251 250 254 27 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 MEM[base: yy_cp_82, offset: 0B]+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 254
;;      reg 538 { d34(bb 26 insn 246) }
(insn 254 251 258 27 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 321 343
;; live  out 	 87 88 313 314 315 316 320 321 343
;; rd  out 	(9) 87[11],88[12],313[16],314[17],315[18],316[19],320[20],321[22],343[23]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 9 ******
Set in insn 1438 is invariant (0), cost 4, depends on 
Set in insn 1441 is invariant (1), cost 4, depends on 
Invariant 1 is equivalent to invariant 0.
Decided to move invariant 0 -- gain 8
deferring rescan insn with uid = 1438.
deferring rescan insn with uid = 1439.
deferring rescan insn with uid = 1452.
changing bb of uid 1438
  from 21 to 20
deferring rescan insn with uid = 1442.
deferring rescan insn with uid = 1453.
deferring deletion of insn with uid = 1441.
*****starting processing of loop 2 ******
starting the processing of deferred insns
rescanning insn with uid = 1438.
rescanning insn with uid = 1439.
rescanning insn with uid = 1442.
rescanning insn with uid = 1452.
rescanning insn with uid = 1453.
ending the processing of deferred insns
setting blocks to analyze 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 48, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 129, 130, 131, 132, 133, 134, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 149, 150, 151, 152, 153, 154, 155, 156, 163, 164, 165, 166, 167, 168, 169, 172, 173, 174, 175
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 262 (  1.5)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 152 ( 0.86)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 242 (  1.4)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 1136, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d} r546={1d} r554={1d} r555={1d,3u} r556={1d,4u} 
;;    total ref usage 4376{3010d,1353u,13e} in 807{772 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915
;;  reg->defs[] map:	0[0,11] 1[12,24] 2[25,37] 4[38,52] 5[53,72] 8[73,84] 9[85,96] 10[97,108] 11[109,120] 12[121,132] 13[133,144] 14[145,156] 15[157,168] 17[169,291] 18[292,303] 19[304,315] 21[316,324] 22[325,333] 23[334,342] 24[343,351] 25[352,360] 26[361,369] 27[370,378] 28[379,387] 29[388,396] 30[397,405] 31[406,414] 32[415,423] 33[424,432] 34[433,441] 35[442,450] 36[451,459] 37[460,471] 38[472,483] 39[484,495] 40[496,507] 45[508,516] 46[517,525] 47[526,534] 48[535,543] 49[544,552] 50[553,561] 51[562,570] 52[571,579] 53[580,591] 54[592,603] 55[604,615] 56[616,627] 57[628,639] 58[640,651] 59[652,663] 60[664,675] 61[676,687] 62[688,699] 63[700,711] 64[712,723] 65[724,735] 66[736,747] 67[748,759] 68[760,771] 69[772,783] 70[784,795] 71[796,807] 72[808,819] 73[820,831] 74[832,843] 75[844,855] 76[856,867] 77[868,879] 78[880,891] 79[892,903] 80[904,915] 87[916,919] 88[920,927] 89[928,931] 90[932,934] 91[935,936] 118[937,937] 147[938,938] 152[939,939] 154[940,941] 156[942,942] 157[943,943] 158[944,944] 160[945,945] 186[946,949] 187[950,951] 192[952,952] 193[953,954] 212[955,957] 213[958,958] 224[959,959] 226[960,960] 227[961,962] 230[963,964] 232[965,965] 237[966,966] 238[967,967] 240[968,969] 242[970,970] 244[971,972] 245[973,977] 251[978,978] 264[979,979] 268[980,980] 270[981,981] 274[982,982] 275[983,987] 277[988,988] 280[989,991] 287[992,992] 289[993,993] 297[994,994] 299[995,996] 306[997,998] 307[999,999] 308[1000,1002] 309[1003,1003] 311[1004,1005] 313[1006,1007] 314[1008,1009] 315[1010,1011] 316[1012,1013] 320[1014,1015] 321[1016,1018] 324[1019,1019] 327[1020,1020] 343[1021,1022] 347[1023,1028] 371[1029,1029] 375[1030,1030] 376[1031,1031] 378[1032,1032] 380[1033,1033] 382[1034,1034] 383[1035,1035] 384[1036,1036] 386[1037,1037] 388[1038,1038] 393[1039,1039] 401[1040,1040] 402[1041,1041] 403[1042,1042] 404[1043,1043] 406[1044,1044] 407[1045,1045] 409[1046,1046] 414[1047,1047] 416[1048,1048] 417[1049,1049] 445[1050,1050] 446[1051,1051] 447[1052,1052] 450[1053,1053] 451[1054,1054] 452[1055,1055] 459[1056,1056] 460[1057,1057] 461[1058,1058] 468[1059,1059] 469[1060,1060] 470[1061,1061] 473[1062,1062] 474[1063,1063] 475[1064,1064] 476[1065,1065] 477[1066,1066] 478[1067,1067] 479[1068,1068] 480[1069,1069] 481[1070,1070] 482[1071,1071] 483[1072,1072] 484[1073,1073] 485[1074,1074] 486[1075,1075] 487[1076,1076] 488[1077,1077] 489[1078,1078] 490[1079,1079] 491[1080,1080] 492[1081,1081] 493[1082,1082] 494[1083,1083] 495[1084,1084] 498[1085,1085] 499[1086,1086] 500[1087,1087] 501[1088,1088] 502[1089,1089] 503[1090,1090] 504[1091,1091] 505[1092,1092] 506[1093,1093] 507[1094,1094] 508[1095,1095] 509[1096,1096] 511[1097,1097] 512[1098,1098] 513[1099,1099] 514[1100,1100] 516[1101,1101] 518[1102,1102] 521[1103,1103] 522[1104,1104] 523[1105,1105] 524[1106,1106] 525[1107,1107] 528[1108,1108] 531[1109,1109] 532[1110,1110] 533[1111,1111] 534[1112,1112] 535[1113,1113] 538[1114,1114] 539[1115,1116] 540[1117,1121] 541[1122,1126] 542[1127,1128] 543[1129,1130] 545[1131,1131] 546[1132,1132] 554[1133,1133] 555[1134,1134] 556[1135,1135] 
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 371
;; live  in  	 87 88 89
;; live  gen 	 320 321 343 371
;; live  kill	
;; rd  in  	(6) 87[918,919],88[924,927],89[928,929]
;; rd  gen 	(4) 320[1014],321[1016],343[1021],371[1029]
;; rd  kill	(8) 320[1014,1015],321[1016,1017,1018],343[1021,1022],371[1029]
;;  UD chains for artificial uses at top

(code_label 822 18 173 19 202 "" [0 uses])
(note 173 822 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 174
;;      reg 88 { d927(bb 155 insn 1174) d924(bb 108 insn 818) }
(insn 174 173 176 19 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_147+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 176
;;      reg 87 { d919(bb 155 insn 1177) d918(bb 106 insn 803) }
(insn 176 174 177 19 (set (reg:DI 371 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 177
;;      reg 371 { d1029(bb 19 insn 176) }
(insn 177 176 180 19 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 180
;;      reg 371 { d1029(bb 19 insn 176) }
(insn 180 177 181 19 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 371 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; live  out 	 87 88 89 320 321 343
;; rd  out 	(9) 87[918,919],88[924,927],89[928,929],320[1014],321[1016],343[1021]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 313 314 315 316 556
;; live  in  	 87 88 89 320 321 343
;; live  gen 	 313 314 315 316 556
;; live  kill	
;; rd  in  	(9) 87[918,919],88[924,927],89[928,929],320[1014],321[1016],343[1021]
;; rd  gen 	(5) 313[1006],314[1008],315[1010],316[1012],556[1135]
;; rd  kill	(9) 313[1006,1007],314[1008,1009],315[1010,1011],316[1012,1013],556[1135]
;;  UD chains for artificial uses at top

(code_label 181 180 182 20 124 "" [0 uses])
(note 182 181 183 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 183
(insn 183 182 184 20 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 184
(insn 184 183 19 20 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 19
(insn 19 184 20 20 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 20
(insn 20 19 1438 20 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1438
(insn 1438 20 255 20 (set (reg:QI 556)
        (const_int 1 [0x1])) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 556
;; live  out 	 87 88 89 313 314 315 316 320 321 343 556
;; rd  out 	(14) 87[918,919],88[924,927],89[928,929],313[1006],314[1008],315[1010],316[1012],320[1014],321[1016],343[1021],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 556
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 343 556
;; lr  def 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  in  	 87 88 89 313 314 315 316 320 321 343 556
;; live  gen 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  kill	
;; rd  in  	(23) 87[917,918,919],88[920,924,927],89[928,929],313[1006,1007],314[1008,1009],315[1010,1011],316[1012,1013],320[1014,1015],321[1016,1018],343[1021,1022],556[1135]
;; rd  gen 	(11) 17[173],91[935],313[1007],314[1009],315[1011],316[1013],375[1030],376[1031],539[1115],545[1131],546[1132]
;; rd  kill	(16) 91[935,936],313[1006,1007],314[1008,1009],315[1010,1011],316[1012,1013],375[1030],376[1031],539[1115,1116],545[1131],546[1132]
;;  UD chains for artificial uses at top

(code_label 255 1438 185 21 130 "" [0 uses])
(note 185 255 186 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 186
;;      reg 89 { d929(bb 155 insn 1180) d928(bb 107 insn 813) }
(debug_insn 186 185 187 21 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 187
;;      reg 88 { d927(bb 155 insn 1174) d924(bb 108 insn 818) d920(bb 26 insn 243) }
(debug_insn 187 186 188 21 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 188
;;      reg 87 { d919(bb 155 insn 1177) d918(bb 106 insn 803) d917(bb 26 insn 241) }
(debug_insn 188 187 190 21 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 190
;;      reg 320 { d1015(bb 27 insn 251) d1014(bb 19 insn 174) }
(insn 190 188 191 21 (set (reg:SI 375 [ D.6785 ])
        (zero_extend:SI (reg:QI 320 [ D.6789 ]))) lex.yy.c:841 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 320 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 4 uid 191
;;      reg 375 { d1030(bb 21 insn 190) }
(insn 191 190 1409 21 (set (reg:DI 376 [ D.6785 ])
        (zero_extend:DI (reg:SI 375 [ D.6785 ]))) lex.yy.c:841 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 375 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1409
;;      reg 376 { d1031(bb 21 insn 191) }
(debug_insn 1409 191 192 21 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
            (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) -1
     (nil))
;;   UD chains for insn luid 6 uid 192
;;      reg 376 { d1031(bb 21 insn 191) }
(insn 192 1409 193 21 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:841 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 376 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 7 uid 193
(debug_insn 193 192 194 21 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:841 -1
     (nil))
;;   UD chains for insn luid 8 uid 194
;;      reg 343 { d1022(bb 27 insn 254) d1021(bb 19 insn 177) }
(insn 194 193 1433 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:842 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:HI 343 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1433
;;      reg 343 { d1022(bb 27 insn 254) d1021(bb 19 insn 177) }
(insn 1433 194 1434 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 1434
;;      reg 17 { d170(bb 21 insn 1433) }
;;      reg 87 { d919(bb 155 insn 1177) d918(bb 106 insn 803) d917(bb 26 insn 241) }
;;      reg 314 { d1009(bb 21 insn 1434) d1008(bb 20 insn 183) }
(insn 1434 1433 1435 21 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
            (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:844 953 {*movsicc_noc}
     (nil))
;;   UD chains for insn luid 11 uid 1435
;;      reg 343 { d1022(bb 27 insn 254) d1021(bb 19 insn 177) }
(insn 1435 1434 1436 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 1436
;;      reg 17 { d171(bb 21 insn 1435) }
;;      reg 88 { d927(bb 155 insn 1174) d924(bb 108 insn 818) d920(bb 26 insn 243) }
;;      reg 316 { d1013(bb 21 insn 1436) d1012(bb 20 insn 184) }
(insn 1436 1435 1452 21 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
            (reg/v/f:DI 88 [ yy_cp ]))) lex.yy.c:844 954 {*movdicc_noc}
     (nil))
;;   UD chains for insn luid 13 uid 1452
;;      reg 556 { d1135(bb 20 insn 1438) }
(insn 1452 1436 1437 21 (set (reg:QI 545)
        (reg:QI 556)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 14 uid 1437
;;      reg 343 { d1022(bb 27 insn 254) d1021(bb 19 insn 177) }
(insn 1437 1452 1439 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 1439
;;      reg 17 { d172(bb 21 insn 1437) }
;;      reg 313 { d1007(bb 21 insn 1439) d1006(bb 20 insn 19) }
;;      reg 556 { d1135(bb 20 insn 1438) }
(insn 1439 1437 1453 21 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (reg:QI 556))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 16 uid 1453
;;      reg 556 { d1135(bb 20 insn 1438) }
(insn 1453 1439 1440 21 (set (reg:QI 546)
        (reg:QI 556)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 17 uid 1440
;;      reg 343 { d1022(bb 27 insn 254) d1021(bb 19 insn 177) }
(insn 1440 1453 1442 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 18 uid 1442
;;      reg 17 { d173(bb 21 insn 1440) }
;;      reg 315 { d1011(bb 21 insn 1442) d1010(bb 20 insn 20) }
;;      reg 556 { d1135(bb 20 insn 1438) }
(insn 1442 1440 1389 21 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (reg:QI 556))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 19 uid 1389
;;      reg 91 { d935(bb 21 insn 192) }
(insn 1389 1442 223 21 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 556
;; live  out 	 87 88 89 313 314 315 316 321 539 556
;; rd  out 	(16) 87[917,918,919],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],321[1016,1018],539[1115],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 556
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 87 88 89 313 314 315 316 539 556
;; live  gen 	 321 378
;; live  kill	
;; rd  in  	(13) 87[916],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],539[1115,1116],556[1135]
;; rd  gen 	(2) 321[1017],378[1032]
;; rd  kill	(4) 321[1016,1017,1018],378[1032]
;;  UD chains for artificial uses at top

(code_label 223 1389 201 22 128 "" [1 uses])
(note 201 223 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 203
;;      reg 87 { d916(bb 24 insn 221) }
(insn 203 201 204 22 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 204
;;      reg 378 { d1032(bb 22 insn 203) }
(insn 204 203 205 22 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 556
;; live  out 	 87 88 89 313 314 315 316 321 539 556
;; rd  out 	(14) 87[916],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],321[1017],539[1115,1116],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 556
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 87 88 89 313 314 315 316 321 539 556
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
;; rd  in  	(19) 87[916,917,918,919],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],321[1016,1017,1018],539[1115,1116],556[1135]
;; rd  gen 	(5) 17[175],380[1033],382[1034],383[1035],384[1036]
;; rd  kill	(4) 380[1033],382[1034],383[1035],384[1036]
;;  UD chains for artificial uses at top

(code_label 205 204 206 23 126 "" [0 uses])
(note 206 205 207 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
(debug_insn 207 206 208 23 (var_location:QI yy_c (debug_expr:QI D#23)) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
;;      reg 87 { d919(bb 155 insn 1177) d918(bb 106 insn 803) d917(bb 26 insn 241) d916(bb 24 insn 221) }
(debug_insn 208 207 210 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 210
;;      reg 321 { d1018(bb 26 insn 247) d1017(bb 22 insn 204) d1016(bb 19 insn 180) }
(insn 210 208 212 23 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 380 { d1033(bb 23 insn 210) }
;;      reg 539 { d1116(bb 25 insn 1390) d1115(bb 21 insn 1389) }
(insn 212 210 213 23 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 539 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 213
;;      reg 382 { d1034(bb 23 insn 212) }
(insn 213 212 214 23 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 5 uid 214
;;      reg 383 { d1035(bb 23 insn 213) }
(insn 214 213 215 23 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 215
;;      reg 87 { d919(bb 155 insn 1177) d918(bb 106 insn 803) d917(bb 26 insn 241) d916(bb 24 insn 221) }
;;      reg 384 { d1036(bb 23 insn 214) }
(insn 215 214 216 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 216
;;      reg 17 { d175(bb 23 insn 215) }
(jump_insn 216 215 217 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 556
;; live  out 	 87 88 89 313 314 315 316 382 539 556
;; rd  out 	(17) 87[916,917,918,919],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],382[1034],539[1115,1116],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 556
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 87 88 89 313 314 315 316 539 556
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
;; rd  in  	(21) 17[175],87[916,917,918,919],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],380[1033],382[1034],383[1035],384[1036],539[1115,1116],556[1135]
;; rd  gen 	(4) 17[176],87[916],118[937],386[1037]
;; rd  kill	(6) 87[916,917,918,919],118[937],386[1037]
;;  UD chains for artificial uses at top

(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 219
;;      reg 87 { d919(bb 155 insn 1177) d918(bb 106 insn 803) d917(bb 26 insn 241) d916(bb 24 insn 221) }
(insn 219 217 220 24 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 220
;;      reg 386 { d1037(bb 24 insn 219) }
(insn 220 219 221 24 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 2 uid 221
;;      reg 118 { d937(bb 24 insn 220) }
(insn 221 220 222 24 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 3 uid 222
;;      reg 87 { d916(bb 24 insn 221) }
(debug_insn 222 221 224 24 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
;;   UD chains for insn luid 4 uid 224
;;      reg 87 { d916(bb 24 insn 221) }
(insn 224 222 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 5 uid 225
;;      reg 17 { d176(bb 24 insn 224) }
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 556
;; live  out 	 87 88 89 313 314 315 316 539 556
;; rd  out 	(13) 87[916],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],539[1115,1116],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 556
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 87 88 89 313 314 315 316 539 556
;; live  gen 	 91 388 539
;; live  kill	
;; rd  in  	(13) 87[916],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],539[1115,1116],556[1135]
;; rd  gen 	(3) 91[936],388[1038],539[1116]
;; rd  kill	(5) 91[935,936],388[1038],539[1115,1116]
;;  UD chains for artificial uses at top

(note 226 225 229 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 229
;;      reg 539 { d1116(bb 25 insn 1390) d1115(bb 21 insn 1389) }
(insn 229 226 1408 25 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 539 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 539 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1408
;;      reg 388 { d1038(bb 25 insn 229) }
(debug_insn 1408 229 230 25 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
            (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) -1
     (nil))
;;   UD chains for insn luid 2 uid 230
;;      reg 388 { d1038(bb 25 insn 229) }
(insn 230 1408 231 25 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 231
(debug_insn 231 230 1390 25 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:851 -1
     (nil))
;;   UD chains for insn luid 4 uid 1390
;;      reg 91 { d936(bb 25 insn 230) }
(insn 1390 231 234 25 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 556
;; live  out 	 87 88 89 313 314 315 316 539 556
;; rd  out 	(12) 87[916],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],539[1116],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 556
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 538
;; live  in  	 88 89 313 314 315 316 382 556
;; live  gen 	 17 [flags] 87 88 321 393 538
;; live  kill	 17 [flags]
;; rd  in  	(17) 87[916,917,918,919],88[920,924,927],89[928,929],313[1007],314[1009],315[1011],316[1013],382[1034],539[1115,1116],556[1135]
;; rd  gen 	(6) 17[178],87[917],88[920],321[1018],393[1039],538[1114]
;; rd  kill	(17) 87[916,917,918,919],88[920,921,922,923,924,925,926,927],321[1016,1017,1018],393[1039],538[1114]
;;  UD chains for artificial uses at top

(code_label 234 1390 235 26 127 "" [1 uses])
(note 235 234 240 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 240
;;      reg 382 { d1034(bb 23 insn 212) }
(insn 240 235 241 26 (set (reg:DI 393 [ D.6785 ])
        (zero_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:853 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 382 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 241
;;      reg 393 { d1039(bb 26 insn 240) }
(insn 241 240 242 26 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 393 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:853 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 393 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 242
;;      reg 87 { d917(bb 26 insn 241) }
(debug_insn 242 241 243 26 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:853 -1
     (nil))
;;   UD chains for insn luid 3 uid 243
;;      reg 88 { d927(bb 155 insn 1174) d924(bb 108 insn 818) d920(bb 26 insn 243) }
(insn 243 242 244 26 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:854 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 244
;;      reg 88 { d920(bb 26 insn 243) }
(debug_insn 244 243 246 26 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:854 -1
     (nil))
;;   UD chains for insn luid 5 uid 246
;;      reg 87 { d917(bb 26 insn 241) }
(insn 246 244 247 26 (set (reg:DI 538 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:856 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 6 uid 247
;;      reg 538 { d1114(bb 26 insn 246) }
(insn 247 246 248 26 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:856 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 248
;;      reg 321 { d1018(bb 26 insn 247) }
(insn 248 247 249 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 321 [ D.6787 ])
            (const_int 190 [0xbe]))) lex.yy.c:856 6 {*cmphi_1}
     (nil))
;;   UD chains for insn luid 8 uid 249
;;      reg 17 { d178(bb 26 insn 248) }
(jump_insn 249 248 250 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) lex.yy.c:856 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 258)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 556
;; live  out 	 87 88 89 313 314 315 316 321 538 556
;; rd  out 	(11) 87[917],88[920],89[928,929],313[1007],314[1009],315[1011],316[1013],321[1018],538[1114],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 556
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 538
;; lr  def 	 320 343
;; live  in  	 87 88 89 313 314 315 316 321 538 556
;; live  gen 	 320 343
;; live  kill	
;; rd  in  	(13) 17[178],87[917],88[920],89[928,929],313[1007],314[1009],315[1011],316[1013],321[1018],393[1039],538[1114],556[1135]
;; rd  gen 	(2) 320[1015],343[1022]
;; rd  kill	(4) 320[1014,1015],343[1021,1022]
;;  UD chains for artificial uses at top

(note 250 249 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 251
;;      reg 88 { d920(bb 26 insn 243) }
(insn 251 250 254 27 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 MEM[base: yy_cp_82, offset: 0B]+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 254
;;      reg 538 { d1114(bb 26 insn 246) }
(insn 254 251 258 27 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 556
;; live  out 	 87 88 89 313 314 315 316 320 321 343 556
;; rd  out 	(12) 87[917],88[920],89[928,929],313[1007],314[1009],315[1011],316[1013],320[1015],321[1018],343[1022],556[1135]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 315 316 538
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 87[917],88[920],89[928,929],313[1007],314[1009],315[1011],316[1013],321[1018],538[1114],556[1135]
;; rd  gen 	(1) 17[179]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 258 254 259 28 129 "" [1 uses])
(note 259 258 260 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 260
;;      reg 315 { d1011(bb 21 insn 1442) }
(insn 260 259 261 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (nil)))
;;   UD chains for insn luid 1 uid 261
;;      reg 17 { d179(bb 28 insn 260) }
(jump_insn 261 260 262 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 264)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 264)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538
;; live  out 	 88 89 313 314 316 538
;; rd  out 	(7) 88[920],89[928,929],313[1007],314[1009],316[1013],538[1114]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 88 89 313 314 316 538
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 88[920],89[928,929],313[1007],314[1009],316[1013],538[1114]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 262 261 263 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 263
;;      reg 316 { d1013(bb 21 insn 1436) }
(insn 263 262 264 29 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538
;; live  out 	 88 89 313 314 538
;; rd  out 	(6) 88[920],89[928,929],313[1007],314[1009],538[1114]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u245(6){ }u246(7){ }u247(16){ }u248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 538
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(7) 88[920],89[928,929],313[1007],314[1009],316[1013],538[1114]
;; rd  gen 	(1) 17[180]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 264 263 265 30 131 "" [1 uses])
(note 265 264 266 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 266
;;      reg 313 { d1007(bb 21 insn 1439) }
(insn 266 265 267 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (nil)))
;;   UD chains for insn luid 1 uid 267
;;      reg 17 { d180(bb 30 insn 266) }
(jump_insn 267 266 268 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 270)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 270)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538
;; live  out 	 88 89 314 538
;; rd  out 	(5) 88[920],89[928,929],314[1009],538[1114]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u251(6){ }u252(7){ }u253(16){ }u254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 88 89 314 538
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 88[920],89[928,929],314[1009],538[1114]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 268 267 269 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 269
;;      reg 314 { d1009(bb 21 insn 1434) }
(insn 269 268 270 31 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538
;; live  out 	 88 89 538
;; rd  out 	(4) 88[920],89[928,929],538[1114]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 538
;; lr  def 	 186 555
;; live  in  	 88 89 538
;; live  gen 	 186 555
;; live  kill	
;; rd  in  	(5) 88[920],89[928,929],314[1009],538[1114]
;; rd  gen 	(2) 186[946],555[1134]
;; rd  kill	(5) 186[946,947,948,949],555[1134]
;;  UD chains for artificial uses at top

(code_label 270 269 271 32 132 "" [1 uses])
(note 271 270 274 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 274
;;      reg 538 { d1114(bb 26 insn 246) }
(insn 274 271 970 32 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 970
(insn 970 274 390 32 (set (reg:DI 555)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 555
;; live  out 	 88 89 186 555
;; rd  out 	(5) 88[920],89[928,929],186[946],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 186 555
;; live  gen 	
;; live  kill	
;; rd  in  	(13) 87[918],88[922,923,925,926],89[928,929,930,931],186[947,948,949],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 390 970 277 33 187 "" [1 uses])
(note 277 390 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 555
;; live  out 	 88 89 186 555
;; rd  out 	(12) 88[922,923,925,926],89[928,929,930,931],186[947,948,949],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 88 89 186 555
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(14) 88[920,922,923,925,926],89[928,929,930,931],186[946,947,948,949],555[1134]
;; rd  gen 	(2) 17[181],90[932]
;; rd  kill	(3) 90[932,933,934]
;;  UD chains for artificial uses at top

(code_label 278 277 279 34 133 "" [0 uses])
(note 279 278 280 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 280
;;      reg 89 { d931(bb 163 insn 1235) d930(bb 156 insn 1211) d929(bb 155 insn 1180) d928(bb 107 insn 813) }
(debug_insn 280 279 281 34 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 281
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d920(bb 26 insn 243) }
(debug_insn 281 280 282 34 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 282
(debug_insn 282 281 283 34 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 3 uid 283
;;      reg 186 { d949(bb 156 insn 1215) d948(bb 101 insn 755) d947(bb 48 insn 389) d946(bb 32 insn 274) }
(insn 283 282 284 34 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (reg:HI 186 [ D.6786 ]))) lex.yy.c:859 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 186 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 4 uid 284
;;      reg 90 { d932(bb 34 insn 283) }
(debug_insn 284 283 285 34 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:859 -1
     (nil))
;;   UD chains for insn luid 5 uid 285
;;      reg 90 { d932(bb 34 insn 283) }
(insn 285 284 286 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 0 [0]))) lex.yy.c:860 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 286
;;      reg 17 { d181(bb 34 insn 285) }
(jump_insn 286 285 287 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) lex.yy.c:860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 296)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; live  out 	 88 89 90 555
;; rd  out 	(11) 88[920,922,923,925,926],89[928,929,930,931],90[932],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 89 555
;; live  gen 	 88 90 401 402
;; live  kill	
;; rd  in  	(11) 88[920,922,923,925,926],89[928,929,930,931],90[932],555[1134]
;; rd  gen 	(4) 88[921],90[933],401[1040],402[1041]
;; rd  kill	(13) 88[920,921,922,923,924,925,926,927],90[932,933,934],401[1040],402[1041]
;;  UD chains for artificial uses at top

(note 287 286 288 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 288
(insn 288 287 289 35 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:862 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 289
;;      reg 88 { d921(bb 35 insn 288) }
(debug_insn 289 288 290 35 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:862 -1
     (nil))
;;   UD chains for insn luid 2 uid 290
(debug_insn 290 289 292 35 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:863 -1
     (nil))
;;   UD chains for insn luid 3 uid 292
(insn 292 290 293 35 (set (reg:SI 402 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:864 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 293
;;      reg 402 { d1041(bb 35 insn 292) }
(insn 293 292 294 35 (set (reg:DI 401 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 402 [ yy_last_accepting_state ]))) lex.yy.c:864 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 402 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 5 uid 294
;;      reg 401 { d1040(bb 35 insn 293) }
(insn 294 293 295 35 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 401 [ yy_last_accepting_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16]))) lex.yy.c:864 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 401 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 6 uid 295
;;      reg 90 { d933(bb 35 insn 294) }
(debug_insn 295 294 296 35 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:864 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; live  out 	 88 89 90 555
;; rd  out 	(7) 88[921],89[928,929,930,931],90[933],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 403 404
;; live  in  	 88 89 90 555
;; live  gen 	 17 [flags] 403 404
;; live  kill	 17 [flags]
;; rd  in  	(13) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],555[1134]
;; rd  gen 	(3) 17[183],403[1042],404[1043]
;; rd  kill	(2) 403[1042],404[1043]
;;  UD chains for artificial uses at top

(code_label 296 295 297 36 134 "" [1 uses])
(note 297 296 298 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 298
;;      reg 90 { d933(bb 35 insn 294) d932(bb 34 insn 283) }
(debug_insn 298 297 299 36 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 299
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
(debug_insn 299 298 300 36 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 300
;;      reg 89 { d931(bb 163 insn 1235) d930(bb 156 insn 1211) d929(bb 155 insn 1180) d928(bb 107 insn 813) }
(insn 300 299 302 36 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 302
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
;;      reg 89 { d931(bb 163 insn 1235) d930(bb 156 insn 1211) d929(bb 155 insn 1180) d928(bb 107 insn 813) }
(insn 302 300 303 36 (parallel [
            (set (reg:DI 403)
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (reg/v/f:DI 89 [ yy_cp ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:867 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 303
;;      reg 403 { d1042(bb 36 insn 302) }
(insn 303 302 304 36 (set (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])
        (reg:DI 403)) lex.yy.c:867 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
;;   UD chains for insn luid 5 uid 304
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
(insn 304 303 305 36 (set (reg:QI 404 [ *yy_cp_6 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 305
;;      reg 404 { d1043(bb 36 insn 304) }
(insn 305 304 306 36 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 404 [ *yy_cp_6 ])) lex.yy.c:867 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 404 [ *yy_cp_6 ])
        (nil)))
;;   UD chains for insn luid 7 uid 306
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
(insn 306 305 307 36 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 307
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
(insn 307 306 308 36 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 308
;;      reg 90 { d933(bb 35 insn 294) d932(bb 34 insn 283) }
(insn 308 307 309 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 46 [0x2e]))) lex.yy.c:869 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 10 uid 309
;;      reg 17 { d183(bb 36 insn 308) }
(jump_insn 309 308 310 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; live  out 	 88 89 90 555
;; rd  out 	(13) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 88 89 90 555
;; live  gen 	 17 [flags] 406
;; live  kill	
;; rd  in  	(13) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],555[1134]
;; rd  gen 	(2) 17[184],406[1044]
;; rd  kill	(1) 406[1044]
;;  UD chains for artificial uses at top

(note 310 309 312 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 90 { d933(bb 35 insn 294) d932(bb 34 insn 283) }
(insn 312 310 313 37 (set (reg:DI 406 [ yy_act ])
        (sign_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:869 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 313
;;      reg 406 { d1044(bb 37 insn 312) }
(insn 313 312 314 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:SI (plus:DI (mult:DI (reg:DI 406 [ yy_act ])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)) [2 yy_rule_can_match_eol S4 A32])
            (const_int 0 [0]))) lex.yy.c:869 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 406 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 2 uid 314
;;      reg 17 { d184(bb 37 insn 313) }
(jump_insn 314 313 315 37 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; live  out 	 88 89 90 555
;; rd  out 	(13) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307 311 327
;; live  in  	 88 89 90 555
;; live  gen 	 17 [flags] 307 311 327
;; live  kill	 17 [flags]
;; rd  in  	(13) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],555[1134]
;; rd  gen 	(4) 17[186],307[999],311[1004],327[1020]
;; rd  kill	(4) 307[999],311[1004,1005],327[1020]
;;  UD chains for artificial uses at top

(note 315 314 316 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 316
(debug_insn 316 315 317 38 (var_location:DI yyl (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 317
(insn 317 316 326 38 (set (reg:DI 307 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:872 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 326
(insn 326 317 328 38 (set (reg:DI 311 [ ivtmp.210 ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 328
;;      reg 307 { d999(bb 38 insn 317) }
;;      reg 311 { d1004(bb 38 insn 326) }
(insn 328 326 318 38 (parallel [
            (set (reg:DI 327 [ D.6796 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (reg:DI 307 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 318
;;      reg 307 { d999(bb 38 insn 317) }
(insn 318 328 319 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 307 [ D.6781 ])
            (const_int 0 [0]))) lex.yy.c:872 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 319
;;      reg 17 { d186(bb 38 insn 318) }
(jump_insn 319 318 320 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 343)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 343)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; live  out 	 88 89 90 311 327 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004],327[1020],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 555
;; lr  def 	 554
;; live  in  	 88 89 90 555
;; live  gen 	 554
;; live  kill	
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004,1005],327[1020],555[1134]
;; rd  gen 	(1) 554[1133]
;; rd  kill	(1) 554[1133]
;;  UD chains for artificial uses at top

(code_label 320 319 321 39 135 "" [3 uses])
(note 321 320 1451 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1451
;;      reg 555 { d1134(bb 32 insn 970) }
(insn 1451 321 343 39 (set (reg:DI 554)
        (reg:DI 555)) -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; live  out 	 88 89 90 555
;; rd  out 	(13) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 555
;; live  gen 	
;; live  kill	
;; rd  in  	(15) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004],327[1020],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 343 1451 329 40 139 "" [1 uses])
(note 329 343 1443 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; live  out 	 88 89 90 311 327 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004],327[1020],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 555
;; live  gen 	
;; live  kill	 17 [flags]
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004,1005],327[1020],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 333 332 334 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 334
(insn 334 333 335 41 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; live  out 	 88 89 90 311 327 555
;; rd  out 	(16) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004,1005],327[1020],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 88 89 90 311 327 555
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004,1005],327[1020],555[1134]
;; rd  gen 	(2) 17[189],311[1005]
;; rd  kill	(2) 311[1004,1005]
;;  UD chains for artificial uses at top

(code_label 335 334 336 42 138 "" [1 uses])
(note 336 335 337 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 337
;;      reg 311 { d1005(bb 42 insn 340) d1004(bb 38 insn 326) }
(debug_insn 337 336 339 42 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 339
(debug_insn 339 337 340 42 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
;;   UD chains for insn luid 2 uid 340
;;      reg 311 { d1005(bb 42 insn 340) d1004(bb 38 insn 326) }
(insn 340 339 341 42 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 341
;;      reg 311 { d1005(bb 42 insn 340) }
;;      reg 327 { d1020(bb 38 insn 328) }
(insn 341 340 342 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 342
;;      reg 17 { d189(bb 42 insn 341) }
(jump_insn 342 341 346 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; live  out 	 88 89 90 311 327 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1005],327[1020],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 555
;; live  gen 	
;; live  kill	
;; rd  in  	(16) 17[189],88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1005],327[1020],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 346 342 347 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; live  out 	 88 89 90 311 327 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1005],327[1020],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933,934],555[1134]
;; rd  gen 	(1) 17[190]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 347 346 348 44 137 "" [0 uses])
(note 348 347 349 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 349
;;      reg 90 { d934(bb 154 insn 1167) d933(bb 35 insn 294) d932(bb 34 insn 283) }
(debug_insn 349 348 350 44 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 350
;;      reg 90 { d934(bb 154 insn 1167) d933(bb 35 insn 294) d932(bb 34 insn 283) }
(insn 350 349 351 44 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 2 uid 351
;;      reg 17 { d190(bb 44 insn 350) }
(jump_insn 351 350 1350 44 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; live  out 	 88 89 90 555
;; rd  out 	(14) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933,934],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 88 89 90 555
;; live  gen 	 407 409
;; live  kill	
;; rd  in  	(14) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933,934],555[1134]
;; rd  gen 	(2) 407[1045],409[1046]
;; rd  kill	(2) 407[1045],409[1046]
;;  UD chains for artificial uses at top

(note 1350 351 352 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 352
;;      reg 90 { d934(bb 154 insn 1167) d933(bb 35 insn 294) d932(bb 34 insn 283) }
(insn 352 1350 354 45 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 1 uid 354
;;      reg 407 { d1045(bb 45 insn 352) }
(insn 354 352 355 45 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
        (insn_list:REG_LABEL_OPERAND 357 (nil))))
;;   UD chains for insn luid 2 uid 355
;;      reg 409 { d1046(bb 45 insn 354) }
(jump_insn 355 354 360 45 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 555
;; live  out 	 88 89 555
;; rd  out 	(11) 88[920,921,922,923,925,926],89[928,929,930,931],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 88 89 555
;; live  gen 	 88 186 414 416 417
;; live  kill	
;; rd  in  	(13) 88[920,921,922,923,925,926],89[928,929,930,931],407[1045],409[1046],555[1134]
;; rd  gen 	(5) 88[922],186[947],414[1047],416[1048],417[1049]
;; rd  kill	(15) 88[920,921,922,923,924,925,926,927],186[946,947,948,949],414[1047],416[1048],417[1049]
;;  UD chains for artificial uses at top

(code_label 379 375 380 48 141 "" [1 uses])
(note 380 379 381 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 381
(insn 381 380 382 48 (set (reg:QI 414 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:885 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 382
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
;;      reg 414 { d1047(bb 48 insn 381) }
(insn 382 381 383 48 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 414 [ yy_hold_char ])) lex.yy.c:885 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 414 [ yy_hold_char ])
        (expr_list:REG_DEAD (reg/v/f:DI 88 [ yy_cp ])
            (nil))))
;;   UD chains for insn luid 2 uid 383
(insn 383 382 384 48 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:886 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 384
;;      reg 88 { d922(bb 48 insn 383) }
(debug_insn 384 383 385 48 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:886 -1
     (nil))
;;   UD chains for insn luid 4 uid 385
(debug_insn 385 384 387 48 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:887 -1
     (nil))
;;   UD chains for insn luid 5 uid 387
(insn 387 385 388 48 (set (reg:SI 417 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 388
;;      reg 417 { d1049(bb 48 insn 387) }
(insn 388 387 389 48 (set (reg:DI 416 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 417 [ yy_last_accepting_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 417 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 7 uid 389
;;      reg 416 { d1048(bb 48 insn 388) }
(insn 389 388 393 48 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 416 [ yy_last_accepting_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 416 [ yy_last_accepting_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 555
;; live  out 	 88 89 186 555
;; rd  out 	(7) 88[922],89[928,929,930,931],186[947],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	 88 89 555
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
;; rd  in  	(11) 88[920,921,922,923,925,926],89[928,929,930,931],555[1134]
;; rd  gen 	(9) 17[195],147[938],152[939],245[973],445[1050],446[1051],447[1052],540[1117],541[1122]
;; rd  kill	(20) 147[938],152[939],245[973,974,975,976,977],445[1050],446[1051],447[1052],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126]
;;  UD chains for artificial uses at top

(code_label 707 704 708 97 184 "" [1 uses])
(note 708 707 709 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 709
(debug_insn 709 708 710 97 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
;;   UD chains for insn luid 1 uid 710
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
(insn 710 709 711 97 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 711
;;      reg 445 { d1050(bb 97 insn 710) }
(insn 711 710 712 97 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 712
;;      reg 147 { d938(bb 97 insn 711) }
(debug_insn 712 711 713 97 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
;;   UD chains for insn luid 4 uid 713
(insn 713 712 714 97 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 714
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) d923(bb 101 insn 745) d922(bb 48 insn 383) d921(bb 35 insn 288) d920(bb 26 insn 243) }
;;      reg 446 { d1051(bb 97 insn 713) }
(insn 714 713 715 97 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
;;   UD chains for insn luid 6 uid 715
(insn 715 714 716 97 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 716
;;      reg 540 { d1117(bb 97 insn 715) }
(insn 716 715 717 97 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 8 uid 717
(insn 717 716 718 97 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 718
;;      reg 447 { d1052(bb 97 insn 716) }
;;      reg 541 { d1122(bb 97 insn 717) }
;;   eq_note reg 447 { d1052(bb 97 insn 716) }
(insn 718 717 719 97 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 447 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 447 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 10 uid 719
;;      reg 152 { d939(bb 97 insn 718) }
(insn 719 718 720 97 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 11 uid 720
;;      reg 245 { d973(bb 97 insn 719) }
(insn 720 719 721 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 721
;;      reg 17 { d195(bb 97 insn 720) }
(jump_insn 721 720 722 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 555
;; live  out 	 88 89 147 152 245 540 541 555
;; rd  out 	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],245[973],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 88 89 147 152 245 540 541 555
;; live  gen 	 154
;; live  kill	
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],245[973],540[1117],541[1122],555[1134]
;; rd  gen 	(1) 154[940]
;; rd  kill	(2) 154[940,941]
;;  UD chains for artificial uses at top

(note 722 721 723 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 723
(insn 723 722 726 98 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 555
;; live  out 	 88 89 147 152 154 245 540 541 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],154[940],245[973],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 88 89 147 152 245 540 541 555
;; live  gen 	 154 245 450
;; live  kill	
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],245[973],540[1117],541[1122],555[1134]
;; rd  gen 	(3) 154[941],245[974],450[1053]
;; rd  kill	(8) 154[940,941],245[973,974,975,976,977],450[1053]
;;  UD chains for artificial uses at top

(code_label 726 723 727 99 195 "" [1 uses])
(note 727 726 728 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 728
;;      reg 245 { d973(bb 97 insn 719) }
(insn 728 727 729 99 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 729
;;      reg 154 { d941(bb 99 insn 728) }
(insn 729 728 730 99 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 730
(insn 730 729 731 99 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 731
;;      reg 245 { d973(bb 97 insn 719) }
;;      reg 450 { d1053(bb 99 insn 730) }
(insn 731 730 732 99 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 4 uid 732
;;      reg 152 { d939(bb 97 insn 718) }
(insn 732 731 733 99 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 733
;;      reg 245 { d974(bb 99 insn 732) }
(insn 733 732 734 99 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 555
;; live  out 	 88 89 147 152 154 245 540 541 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],154[941],245[974],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 88 89 147 152 154 245 540 541 555
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],154[940,941],245[973,974],540[1117],541[1122],555[1134]
;; rd  gen 	(5) 17[197],156[942],157[943],158[944],244[971]
;; rd  kill	(5) 156[942],157[943],158[944],244[971,972]
;;  UD chains for artificial uses at top

(code_label 734 733 735 100 196 "" [0 uses])
(note 735 734 736 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 736
;;      reg 245 { d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 736 735 737 100 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 737
;;      reg 154 { d941(bb 99 insn 728) d940(bb 98 insn 723) }
(insn 737 736 738 100 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 2 uid 738
;;      reg 156 { d942(bb 100 insn 736) }
;;      reg 157 { d943(bb 100 insn 737) }
(insn 738 737 739 100 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 739
(insn 739 738 740 100 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 740
;;      reg 158 { d944(bb 100 insn 738) }
;;      reg 244 { d971(bb 100 insn 739) }
(insn 740 739 741 100 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 5 uid 741
;;      reg 17 { d197(bb 100 insn 740) }
(jump_insn 741 740 742 100 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 555
;; live  out 	 88 89 147 152 156 157 158 244 245 540 541 555
;; rd  out 	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],157[943],158[944],244[971],245[973,974],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 543
;; live  in  	 147 555
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 543
;; live  kill	 17 [flags]
;; rd  in  	(22) 17[197],88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],157[943],158[944],244[971],245[973,974],540[1117],541[1122],555[1134]
;; rd  gen 	(8) 0[0],17[200],88[923],186[948],193[953],451[1054],452[1055],543[1129]
;; rd  kill	(30) 0[0,1,2,3,4,5,6,7,8,9,10,11],88[920,921,922,923,924,925,926,927],186[946,947,948,949],193[953,954],451[1054],452[1055],543[1129,1130]
;;  UD chains for artificial uses at top

(note 742 741 743 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 743
;;      reg 147 { d938(bb 97 insn 711) }
(insn 743 742 744 101 (set (reg:DI 451 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1173 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
;;   UD chains for insn luid 1 uid 744
(insn 744 743 745 101 (set (reg/f:DI 452 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 745
;;      reg 451 { d1054(bb 101 insn 743) }
;;      reg 452 { d1055(bb 101 insn 744) }
;;   eq_note reg 451 { d1054(bb 101 insn 743) }
(insn 745 744 746 101 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg:DI 451 [ D.6790 ])
                    (reg/f:DI 452 [ yytext ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1173 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 452 [ yytext ])
        (expr_list:REG_DEAD (reg:DI 451 [ D.6790 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                        (reg:DI 451 [ D.6790 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 746
;;      reg 88 { d923(bb 101 insn 745) }
(insn 746 745 747 101 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 747
;;      reg 7 { }
(call_insn 747 746 1407 101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1175 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 5 uid 1407
;;      reg 0 { d0(bb 101 insn 747) }
(debug_insn 1407 747 748 101 (var_location:SI D#22 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 6 uid 748
;;      reg 0 { d0(bb 101 insn 747) }
(insn 748 1407 749 101 (set (reg/v:SI 193 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1175 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 749
(debug_insn 749 748 750 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 8 uid 750
(debug_insn 750 749 751 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 9 uid 751
;;      reg 88 { d923(bb 101 insn 745) }
(debug_insn 751 750 752 101 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1443 -1
     (nil))
;;   UD chains for insn luid 10 uid 752
(debug_insn 752 751 754 101 (var_location:QI yy_c (const_int 1 [0x1])) lex.yy.c:1445 -1
     (nil))
;;   UD chains for insn luid 11 uid 754
;;      reg 193 { d953(bb 101 insn 748) }
(insn 754 752 755 101 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1446 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 12 uid 755
;;      reg 543 { d1129(bb 101 insn 754) }
(insn 755 754 756 101 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) lex.yy.c:1446 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 13 uid 756
;;      reg 186 { d948(bb 101 insn 755) }
(insn 756 755 757 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 186 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:1446 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 14 uid 757
;;      reg 17 { d200(bb 101 insn 756) }
(jump_insn 757 756 758 101 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 761)
            (pc))) lex.yy.c:1446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 761)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 555
;; live  out 	 88 186 193 543 555
;; rd  out 	(5) 88[923],186[948],193[953],543[1129],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 88 186 193 543 555
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 88[923],186[948],193[953],543[1129],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 758 757 759 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 759
;;      reg 193 { d953(bb 101 insn 748) }
(insn 759 758 760 102 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1448 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 760
;;      reg 88 { d923(bb 101 insn 745) }
(insn 760 759 761 102 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1449 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 555
;; live  out 	 88 186 193 543 555
;; rd  out 	(5) 88[923],186[948],193[953],543[1129],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193 543
;; lr  def 	 17 [flags] 187 459 460 461 542
;; live  in  	 88 186 193 543 555
;; live  gen 	 17 [flags] 187 459 460 461 542
;; live  kill	 17 [flags]
;; rd  in  	(5) 88[923],186[948],193[953],543[1129],555[1134]
;; rd  gen 	(6) 17[202],187[950],459[1056],460[1057],461[1058],542[1127]
;; rd  kill	(7) 187[950,951],459[1056],460[1057],461[1058],542[1127,1128]
;;  UD chains for artificial uses at top

(code_label 761 760 762 103 198 "" [1 uses])
(note 762 761 763 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 763
(debug_insn 763 762 764 103 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 764
(debug_insn 764 763 767 103 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 767
;;      reg 543 { d1129(bb 101 insn 754) }
(insn 767 764 769 103 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 769
;;      reg 187 { d950(bb 103 insn 767) }
(insn 769 767 770 103 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 4 uid 770
;;      reg 542 { d1127(bb 103 insn 769) }
(insn 770 769 771 103 (parallel [
            (set (reg:SI 459 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 771
;;      reg 459 { d1056(bb 103 insn 770) }
(insn 771 770 772 103 (set (reg:DI 460 [ D.6777 ])
        (sign_extend:DI (reg:SI 459 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 459 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 772
;;      reg 460 { d1057(bb 103 insn 771) }
(insn 772 771 773 103 (set (reg:SI 461 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 460 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 460 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 773
;;      reg 193 { d953(bb 101 insn 748) }
;;      reg 461 { d1058(bb 103 insn 772) }
(insn 773 772 774 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 193 [ yy_current_state ])
            (reg:SI 461 [ D.6777 ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 461 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 8 uid 774
;;      reg 17 { d202(bb 103 insn 773) }
(jump_insn 774 773 775 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 797)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 797)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 555
;; live  out 	 88 186 542 543 555
;; rd  out 	(5) 88[923],186[948],542[1127],543[1129],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 555
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 88[923],186[948],542[1127],543[1129],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 775 774 789 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 555
;; live  out 	 88 186 543 555
;; rd  out 	(4) 88[923],186[948],543[1129],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 88 186 543 555
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
;; rd  in  	(5) 88[923],186[948],543[1129,1130],555[1134]
;; rd  gen 	(9) 17[204],187[951],192[952],193[954],468[1059],469[1060],470[1061],542[1128],543[1130]
;; rd  kill	(12) 187[950,951],192[952],193[953,954],468[1059],469[1060],470[1061],542[1127,1128],543[1129,1130]
;;  UD chains for artificial uses at top

(code_label 789 775 776 105 200 "" [0 uses])
(note 776 789 777 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 777
(debug_insn 777 776 778 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 778
(debug_insn 778 777 781 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 781
;;      reg 543 { d1130(bb 105 insn 787) d1129(bb 101 insn 754) }
(insn 781 778 1406 105 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 543 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 3 uid 1406
;;      reg 192 { d952(bb 105 insn 781) }
(debug_insn 1406 781 782 105 (var_location:SI D#22 (sign_extend:SI (reg:HI 192 [ D.6786 ]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 782
;;      reg 192 { d952(bb 105 insn 781) }
(insn 782 1406 784 105 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 5 uid 784
(debug_insn 784 782 785 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 6 uid 785
(debug_insn 785 784 787 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 7 uid 787
;;      reg 193 { d954(bb 105 insn 782) }
(insn 787 785 788 105 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 8 uid 788
;;      reg 543 { d1130(bb 105 insn 787) }
(insn 788 787 791 105 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 791
;;      reg 187 { d951(bb 105 insn 788) }
(insn 791 788 792 105 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 10 uid 792
;;      reg 542 { d1128(bb 105 insn 791) }
(insn 792 791 793 105 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 793
;;      reg 468 { d1059(bb 105 insn 792) }
(insn 793 792 794 105 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 12 uid 794
;;      reg 469 { d1060(bb 105 insn 793) }
(insn 794 793 795 105 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 13 uid 795
;;      reg 193 { d954(bb 105 insn 782) }
;;      reg 470 { d1061(bb 105 insn 794) }
(insn 795 794 796 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 14 uid 796
;;      reg 17 { d204(bb 105 insn 795) }
(jump_insn 796 795 1445 105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1445)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1445)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 555
;; live  out 	 88 186 542 543 555
;; rd  out 	(5) 88[923],186[948],542[1128],543[1130],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 542
;; lr  def 	 17 [flags] 87 473 474
;; live  in  	 88 186 542 555
;; live  gen 	 17 [flags] 87 473 474
;; live  kill	 17 [flags]
;; rd  in  	(7) 88[923],186[948],542[1127,1128],543[1129,1130],555[1134]
;; rd  gen 	(4) 17[206],87[918],473[1062],474[1063]
;; rd  kill	(6) 87[916,917,918,919],473[1062],474[1063]
;;  UD chains for artificial uses at top

(code_label 797 1444 798 106 199 "" [1 uses])
(note 798 797 801 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 801
;;      reg 542 { d1128(bb 105 insn 791) d1127(bb 103 insn 769) }
(insn 801 798 802 106 (parallel [
            (set (reg:SI 473 [ D.6785 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1457 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 542 [ D.6785 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 802
;;      reg 473 { d1062(bb 106 insn 801) }
(insn 802 801 803 106 (set (reg:DI 474 [ D.6785 ])
        (zero_extend:DI (reg:SI 473 [ D.6785 ]))) lex.yy.c:1457 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 473 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 803
;;      reg 474 { d1063(bb 106 insn 802) }
(insn 803 802 804 106 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 474 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 474 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 804
;;      reg 87 { d918(bb 106 insn 803) }
(debug_insn 804 803 805 106 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1457 -1
     (nil))
;;   UD chains for insn luid 4 uid 805
;;      reg 87 { d918(bb 106 insn 803) }
(debug_insn 805 804 806 106 (var_location:QI D#1 (eq:QI (reg/v:SI 87 [ yy_current_state ])
        (const_int 101 [0x65]))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 5 uid 806
(debug_insn 806 805 807 106 (var_location:SI yy_is_jam (zero_extend:SI (debug_expr:QI D#1))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 6 uid 807
;;      reg 87 { d918(bb 106 insn 803) }
(insn 807 806 808 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1460 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 7 uid 808
;;      reg 17 { d206(bb 106 insn 807) }
(jump_insn 808 807 809 106 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1230)
            (pc))) lex.yy.c:1460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 1230)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 555
;; live  out 	 87 88 186 555
;; rd  out 	(4) 87[918],88[923],186[948],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 87 88 186 555
;; live  gen 	 17 [flags] 89
;; live  kill	
;; rd  in  	(4) 87[918],88[923],186[948],555[1134]
;; rd  gen 	(2) 17[207],89[928]
;; rd  kill	(4) 89[928,929,930,931]
;;  UD chains for artificial uses at top

(note 809 808 810 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 810
(debug_insn 810 809 811 107 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 811
(debug_insn 811 810 812 107 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 812
(debug_insn 812 811 813 107 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 813
(insn 813 812 814 107 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 814
;;      reg 89 { d928(bb 107 insn 813) }
(debug_insn 814 813 815 107 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;;   UD chains for insn luid 5 uid 815
;;      reg 87 { d918(bb 106 insn 803) }
(insn 815 814 816 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 0 [0]))) lex.yy.c:1190 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 816
;;      reg 17 { d207(bb 107 insn 815) }
(jump_insn 816 815 817 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) lex.yy.c:1190 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 390)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 555
;; live  out 	 87 88 89 186 555
;; rd  out 	(5) 87[918],88[923],89[928],186[948],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u838(6){ }u839(7){ }u840(16){ }u841(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 87 88 89
;; live  gen 	 88
;; live  kill	 17 [flags]
;; rd  in  	(5) 87[918],88[923],89[928],186[948],555[1134]
;; rd  gen 	(1) 88[924]
;; rd  kill	(8) 88[920,921,922,923,924,925,926,927]
;;  UD chains for artificial uses at top

(note 817 816 818 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 818
;;      reg 88 { d923(bb 101 insn 745) }
(insn 818 817 819 108 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1193 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 819
;;      reg 88 { d924(bb 108 insn 818) }
(insn 819 818 820 108 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 820
;;      reg 88 { d924(bb 108 insn 818) }
(debug_insn 820 819 821 108 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 -1
     (nil))
;;   UD chains for insn luid 3 uid 821
;;      reg 87 { d918(bb 106 insn 803) }
(debug_insn 821 820 825 108 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1194 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 87 88 89
;; rd  out 	(3) 87[918],88[924],89[928]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 88 89 147 152 156 157 158 244 245 540 541 555
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; rd  in  	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],157[943],158[944],244[971],245[973,974],540[1117],541[1122],555[1134]
;; rd  gen 	(4) 17[211],213[958],475[1064],476[1065]
;; rd  kill	(3) 213[958],475[1064],476[1065]
;;  UD chains for artificial uses at top

(code_label 825 821 826 109 197 "" [1 uses])
(note 826 825 827 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 827
;;      reg 156 { d942(bb 100 insn 736) }
(debug_insn 827 826 828 109 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
;;   UD chains for insn luid 1 uid 828
(insn 828 827 829 109 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 829
;;      reg 213 { d958(bb 109 insn 828) }
(debug_insn 829 828 830 109 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
;;   UD chains for insn luid 3 uid 830
;;      reg 157 { d943(bb 100 insn 737) }
(insn 830 829 831 109 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 831
;;      reg 156 { d942(bb 100 insn 736) }
;;      reg 475 { d1064(bb 109 insn 830) }
(insn 831 830 832 109 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 832
;;      reg 244 { d971(bb 100 insn 739) }
;;      reg 476 { d1065(bb 109 insn 831) }
(insn 832 831 833 109 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 6 uid 833
;;      reg 17 { d211(bb 109 insn 832) }
(jump_insn 833 832 834 109 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 555
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 555
;; rd  out 	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],158[944],213[958],244[971],245[973,974],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 156 158 213 244 245 540 541 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],158[944],213[958],244[971],245[973,974],540[1117],541[1122],555[1134]
;; rd  gen 	(1) 17[212]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 838 836 839 111 203 "" [1 uses])
(note 839 838 840 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 840
;;      reg 245 { d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 840 839 841 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 841
;;      reg 17 { d212(bb 111 insn 840) }
(jump_insn 841 840 842 111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 555
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 555
;; rd  out 	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],158[944],213[958],244[971],245[973,974],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 88 89 158 213 244 555
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; rd  in  	(22) 17[212],88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],158[944],213[958],244[971],245[973,974],540[1117],541[1122],555[1134]
;; rd  gen 	(2) 17[214],477[1066]
;; rd  kill	(1) 477[1066]
;;  UD chains for artificial uses at top

(note 842 841 843 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 843
;;      reg 213 { d958(bb 109 insn 828) }
;;      reg 244 { d971(bb 100 insn 739) }
(insn 843 842 844 112 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 844
;;      reg 477 { d1066(bb 112 insn 843) }
(insn 844 843 845 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 2 uid 845
;;      reg 17 { d214(bb 112 insn 844) }
(jump_insn 845 844 848 112 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 555
;; live  out 	 88 89 158 213 555
;; rd  out 	(13) 88[920,921,922,923,925,926],89[928,929,930,931],158[944],213[958],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 158 555
;; live  gen 	 88
;; live  kill	
;; rd  in  	(13) 88[920,921,922,923,925,926],89[928,929,930,931],158[944],213[958],555[1134]
;; rd  gen 	(1) 88[925]
;; rd  kill	(8) 88[920,921,922,923,924,925,926,927]
;;  UD chains for artificial uses at top

(note 848 845 34 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 34
;;      reg 158 { d944(bb 100 insn 738) }
(insn 34 848 849 113 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 158 [ D.6783 ])) lex.yy.c:1169 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 555
;; live  out 	 88 555
;; rd  out 	(2) 88[925],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 88 89 147 152 156 213 244 245 540 541 555
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; rd  in  	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],158[944],213[958],244[971],245[973,974],540[1117],541[1122],555[1134]
;; rd  gen 	(3) 17[217],224[959],478[1067]
;; rd  kill	(2) 224[959],478[1067]
;;  UD chains for artificial uses at top

(code_label 849 34 850 114 204 "" [1 uses])
(note 850 849 851 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 851
;;      reg 213 { d958(bb 109 insn 828) }
;;      reg 244 { d971(bb 100 insn 739) }
(insn 851 850 852 114 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 852
;;      reg 478 { d1067(bb 114 insn 851) }
(insn 852 851 853 114 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 853
;;      reg 224 { d959(bb 114 insn 852) }
(debug_insn 853 852 855 114 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
;;   UD chains for insn luid 3 uid 855
(debug_insn 855 853 856 114 (var_location:DI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 4 uid 856
;;      reg 213 { d958(bb 109 insn 828) }
(debug_insn 856 855 857 114 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 857
;;      reg 156 { d942(bb 100 insn 736) }
(debug_insn 857 856 858 114 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
;;   UD chains for insn luid 6 uid 858
;;      reg 224 { d959(bb 114 insn 852) }
(insn 858 857 859 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 7 uid 859
;;      reg 17 { d217(bb 114 insn 858) }
(jump_insn 859 858 1345 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 555
;; live  out 	 88 89 147 152 156 213 224 244 245 540 541 555
;; rd  out 	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],244[971],245[973,974],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 88 89 147 152 156 213 224 244 540 541 555
;; live  gen 	 227
;; live  kill	
;; rd  in  	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],244[971],245[973,974],540[1117],541[1122],555[1134]
;; rd  gen 	(1) 227[961]
;; rd  kill	(2) 227[961,962]
;;  UD chains for artificial uses at top

(note 1345 859 25 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 25
(insn 25 1345 875 115 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 555
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 555
;; rd  out 	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],227[961],244[971],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 555
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; rd  in  	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],227[961,962],244[971],540[1117],541[1122],555[1134]
;; rd  gen 	(3) 17[219],226[960],227[962]
;; rd  kill	(3) 226[960],227[961,962]
;;  UD chains for artificial uses at top

(code_label 875 25 860 116 208 "" [0 uses])
(note 860 875 861 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 861
;;      reg 227 { d962(bb 116 insn 870) d961(bb 115 insn 25) }
(debug_insn 861 860 864 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 864
;;      reg 156 { d942(bb 100 insn 736) }
;;      reg 227 { d962(bb 116 insn 870) d961(bb 115 insn 25) }
(debug_insn 864 861 865 116 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 865
(debug_insn 865 864 866 116 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 3 uid 866
;;      reg 213 { d958(bb 109 insn 828) }
;;      reg 227 { d962(bb 116 insn 870) d961(bb 115 insn 25) }
(debug_insn 866 865 867 116 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 867
(debug_insn 867 866 868 116 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 5 uid 868
;;      reg 213 { d958(bb 109 insn 828) }
;;      reg 227 { d962(bb 116 insn 870) d961(bb 115 insn 25) }
(insn 868 867 869 116 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 869
;;      reg 156 { d942(bb 100 insn 736) }
;;      reg 226 { d960(bb 116 insn 868) }
;;      reg 227 { d962(bb 116 insn 870) d961(bb 115 insn 25) }
(insn 869 868 870 116 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 7 uid 870
;;      reg 227 { d962(bb 116 insn 870) d961(bb 115 insn 25) }
(insn 870 869 872 116 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 872
;;      reg 227 { d962(bb 116 insn 870) }
(debug_insn 872 870 873 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 873
(debug_insn 873 872 874 116 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
;;   UD chains for insn luid 10 uid 874
(debug_insn 874 873 876 116 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
;;   UD chains for insn luid 11 uid 876
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 227 { d962(bb 116 insn 870) }
(insn 876 874 877 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 12 uid 877
;;      reg 17 { d219(bb 116 insn 876) }
(jump_insn 877 876 1449 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1449)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1449)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 555
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 555
;; rd  out 	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],227[962],244[971],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 88 89 147 152 224 244 540 541 555
;; live  gen 	 245
;; live  kill	
;; rd  in  	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],227[962],244[971],540[1117],541[1122],555[1134]
;; rd  gen 	(1) 245[975]
;; rd  kill	(5) 245[973,974,975,976,977]
;;  UD chains for artificial uses at top

(note 878 1448 879 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 879
;;      reg 152 { d939(bb 97 insn 718) }
(insn 879 878 880 117 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 555
;; live  out 	 88 89 147 152 224 244 245 540 541 555
;; rd  out 	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],244[971],245[975],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 224 244 245 540 541 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(22) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],244[971],245[973,974,975],540[1117],541[1122],555[1134]
;; rd  gen 	(1) 17[220]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 880 879 881 118 207 "" [1 uses])
(note 881 880 882 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 882
;;      reg 245 { d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 882 881 883 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 883
;;      reg 17 { d220(bb 118 insn 882) }
(jump_insn 883 882 884 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 555
;; live  out 	 88 89 147 152 224 244 245 540 541 555
;; rd  out 	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],244[971],245[973,974,975],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 88 89 147 224 245 540 541 555
;; live  gen 	
;; live  kill	
;; rd  in  	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],244[971],245[973,974,975],540[1117],541[1122],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 884 883 885 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 885
(insn 885 884 886 119 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 886
;;      reg 245 { d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 886 885 889 119 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 555
;; live  out 	 88 89 147 224 540 541 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 88 89 147 152 224 244 245 555
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],244[971],245[973,974,975],540[1117],541[1122],555[1134]
;; rd  gen 	(4) 17[223],230[963],479[1068],480[1069]
;; rd  kill	(4) 230[963,964],479[1068],480[1069]
;;  UD chains for artificial uses at top

(code_label 889 886 890 120 209 "" [1 uses])
(note 890 889 891 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 891
;;      reg 245 { d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 891 890 892 120 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 892
;;      reg 480 { d1069(bb 120 insn 891) }
;;   eq_note reg 245 { d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 892 891 893 120 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 2 uid 893
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 479 { d1068(bb 120 insn 892) }
(insn 893 892 895 120 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 895
;;      reg 230 { d963(bb 120 insn 893) }
(debug_insn 895 893 896 120 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 896
;;      reg 230 { d963(bb 120 insn 893) }
(insn 896 895 897 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 897
;;      reg 17 { d223(bb 120 insn 896) }
(jump_insn 897 896 898 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 555
;; live  out 	 88 89 147 152 224 230 244 245 555
;; rd  out 	(19) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],230[963],244[971],245[973,974,975],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 555
;; live  gen 	
;; live  kill	
;; rd  in  	(19) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],230[963],244[971],245[973,974,975],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 898 897 964 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 555
;; live  out 	 88 89 147 152 224 244 245 555
;; rd  out 	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],244[971],245[973,974,975],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 88 89 147 152 224 244 245 555
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],244[971,972],245[973,974,975,976],555[1134]
;; rd  gen 	(3) 17[225],232[965],481[1070]
;; rd  kill	(2) 232[965],481[1070]
;;  UD chains for artificial uses at top

(code_label 964 898 899 122 217 "" [0 uses])
(note 899 964 900 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 900
(debug_insn 900 899 901 122 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 901
(debug_insn 901 900 902 122 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 2 uid 902
(debug_insn 902 901 903 122 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 3 uid 903
(debug_insn 903 902 904 122 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 4 uid 904
(debug_insn 904 903 905 122 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 5 uid 905
(debug_insn 905 904 906 122 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 6 uid 906
(debug_insn 906 905 907 122 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 7 uid 907
;;      reg 245 { d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 907 906 908 122 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 908
;;      reg 232 { d965(bb 122 insn 907) }
;;      reg 244 { d972(bb 129 insn 956) d971(bb 100 insn 739) }
(insn 908 907 910 122 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 910
;;      reg 481 { d1070(bb 122 insn 908) }
(debug_insn 910 908 911 122 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
;;   UD chains for insn luid 10 uid 911
;;      reg 245 { d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 911 910 912 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 912
;;      reg 17 { d225(bb 122 insn 911) }
(jump_insn 912 911 913 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 555
;; live  out 	 88 89 147 152 224 232 245 481 555
;; rd  out 	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],245[973,974,975,976],481[1070],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 88 89 147 152 224 232 245 481 555
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],245[973,974,975,976],481[1070],555[1134]
;; rd  gen 	(3) 17[227],237[966],238[967]
;; rd  kill	(2) 237[966],238[967]
;;  UD chains for artificial uses at top

(note 913 912 914 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 914
;;      reg 245 { d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 914 913 915 123 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 915
;;      reg 237 { d966(bb 123 insn 914) }
(insn 915 914 916 123 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 916
;;      reg 238 { d967(bb 123 insn 915) }
(debug_insn 916 915 917 123 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
;;   UD chains for insn luid 3 uid 917
;;      reg 238 { d967(bb 123 insn 915) }
(insn 917 916 918 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 918
;;      reg 17 { d227(bb 123 insn 917) }
(jump_insn 918 917 919 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 555
;; live  out 	 88 89 147 152 224 232 237 238 245 481 555
;; rd  out 	(22) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],237[966],238[967],245[973,974,975,976],481[1070],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 88 89 147 152 224 232 237 245 481 555
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; rd  in  	(22) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],237[966],238[967],245[973,974,975,976],481[1070],555[1134]
;; rd  gen 	(2) 240[968],482[1071]
;; rd  kill	(3) 240[968,969],482[1071]
;;  UD chains for artificial uses at top

(note 919 918 920 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 920
;;      reg 237 { d966(bb 123 insn 914) }
(insn 920 919 921 124 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 921
;;      reg 237 { d966(bb 123 insn 914) }
;;      reg 482 { d1071(bb 124 insn 920) }
(insn 921 920 922 124 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 922
;;      reg 240 { d968(bb 124 insn 921) }
;;      reg 245 { d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 922 921 925 124 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 555
;; live  out 	 88 89 147 152 224 232 240 245 481 555
;; rd  out 	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],240[968],245[973,974,975,976],481[1070],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 88 89 147 152 224 232 238 245 481 555
;; live  gen 	 240
;; live  kill	
;; rd  in  	(22) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],237[966],238[967],245[973,974,975,976],481[1070],555[1134]
;; rd  gen 	(1) 240[969]
;; rd  kill	(2) 240[968,969]
;;  UD chains for artificial uses at top

(code_label 925 922 926 125 213 "" [1 uses])
(note 926 925 927 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 927
;;      reg 238 { d967(bb 123 insn 915) }
;;      reg 245 { d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 927 926 26 125 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 26
;;      reg 238 { d967(bb 123 insn 915) }
(insn 26 927 928 125 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 555
;; live  out 	 88 89 147 152 224 232 240 245 481 555
;; rd  out 	(21) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],240[969],245[973,974,975,976],481[1070],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 88 89 147 152 224 232 240 245 481 555
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; rd  in  	(22) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],232[965],240[968,969],245[973,974,975,976],481[1070],555[1134]
;; rd  gen 	(4) 0[1],17[232],242[970],483[1072]
;; rd  kill	(14) 0[0,1,2,3,4,5,6,7,8,9,10,11],242[970],483[1072]
;;  UD chains for artificial uses at top

(code_label 928 26 929 126 214 "" [0 uses])
(note 929 928 930 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 930
;;      reg 232 { d965(bb 122 insn 907) }
(debug_insn 930 929 931 126 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 1 uid 931
;;      reg 240 { d969(bb 125 insn 26) d968(bb 124 insn 921) }
(debug_insn 931 930 932 126 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 240 { d969(bb 125 insn 26) d968(bb 124 insn 921) }
(insn 932 931 933 126 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 933
;;      reg 483 { d1072(bb 126 insn 932) }
(insn 933 932 934 126 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 4 uid 934
;;      reg 232 { d965(bb 122 insn 907) }
(insn 934 933 935 126 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 5 uid 935
;;      reg 7 { }
;;      reg 4 { d39(bb 126 insn 933) }
;;      reg 5 { d54(bb 126 insn 934) }
(call_insn 935 934 936 126 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 6 uid 936
;;      reg 0 { d1(bb 126 insn 935) }
(insn 936 935 937 126 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 937
(debug_insn 937 936 938 126 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 8 uid 938
(debug_insn 938 937 939 126 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 9 uid 939
;;      reg 242 { d970(bb 126 insn 936) }
;;      reg 245 { d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 939 938 940 126 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 10 uid 940
;;      reg 242 { d970(bb 126 insn 936) }
(insn 940 939 941 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 941
;;      reg 17 { d232(bb 126 insn 940) }
(jump_insn 941 940 945 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 555
;; live  out 	 88 89 147 152 224 242 481 555
;; rd  out 	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],242[970],481[1070],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 88 89 147 152 224 242 481 555
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],242[970],481[1070],555[1134]
;; rd  gen 	(7) 17[236],230[964],244[972],245[976],484[1073],485[1074],486[1075]
;; rd  kill	(12) 230[963,964],244[971,972],245[973,974,975,976,977],484[1073],485[1074],486[1075]
;;  UD chains for artificial uses at top

(note 954 951 955 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 955
;;      reg 481 { d1070(bb 122 insn 908) }
(insn 955 954 956 129 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 1 uid 956
;;      reg 242 { d970(bb 126 insn 936) }
;;      reg 484 { d1073(bb 129 insn 955) }
(insn 956 955 957 129 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 957
;;      reg 244 { d972(bb 129 insn 956) }
(insn 957 956 958 129 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 958
;;      reg 152 { d939(bb 97 insn 718) }
(insn 958 957 959 129 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 959
;;      reg 245 { d976(bb 129 insn 958) }
(insn 959 958 960 129 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 960
;;      reg 486 { d1075(bb 129 insn 959) }
;;   eq_note reg 245 { d976(bb 129 insn 958) }
(insn 960 959 961 129 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 6 uid 961
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 485 { d1074(bb 129 insn 960) }
(insn 961 960 963 129 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 963
;;      reg 230 { d964(bb 129 insn 961) }
(debug_insn 963 961 965 129 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 8 uid 965
;;      reg 230 { d964(bb 129 insn 961) }
(insn 965 963 966 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 9 uid 966
;;      reg 17 { d236(bb 129 insn 965) }
(jump_insn 966 965 1378 129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 555
;; live  out 	 88 89 147 152 224 230 244 245 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],230[964],244[972],245[976],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 555
;; live  gen 	
;; live  kill	
;; rd  in  	(21) 17[236],88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],230[964],244[972],245[976],484[1073],485[1074],486[1075],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1378 966 1377 130 253 "" [1 uses])
(note 1377 1378 967 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 555
;; live  out 	 88 89 147 152 224 244 245 555
;; rd  out 	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],244[972],245[976],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245 555
;; lr  def 	 17 [flags] 309 487
;; live  in  	 88 89 147 224 230 245 555
;; live  gen 	 17 [flags] 309 487
;; live  kill	
;; rd  in  	(22) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],224[959],230[963,964],244[971,972],245[973,974,975,976],555[1134]
;; rd  gen 	(3) 17[238],309[1003],487[1076]
;; rd  kill	(2) 309[1003],487[1076]
;;  UD chains for artificial uses at top

(code_label 967 1377 968 131 211 "" [1 uses])
(note 968 967 1450 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1450
;;      reg 555 { d1134(bb 32 insn 970) }
(insn 1450 968 969 131 (set (reg:DI 487)
        (reg:DI 555)) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 969
;;      reg 230 { d964(bb 129 insn 961) d963(bb 120 insn 893) }
(insn 969 1450 971 131 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 2 uid 971
;;      reg 17 { d237(bb 131 insn 969) }
;;      reg 230 { d964(bb 129 insn 961) d963(bb 120 insn 893) }
;;      reg 555 { d1134(bb 32 insn 970) }
(insn 971 969 972 131 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 555))) 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:DI 487)
        (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 972
;;      reg 309 { d1003(bb 131 insn 971) }
(debug_insn 972 971 973 131 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 973
;;      reg 245 { d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 973 972 974 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 974
;;      reg 17 { d238(bb 131 insn 973) }
(jump_insn 974 973 975 131 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 555
;; live  out 	 88 89 147 224 245 309 555
;; rd  out 	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],245[973,974,975,976],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 88 89 147 224 309 555
;; live  gen 	 212
;; live  kill	
;; rd  in  	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],245[973,974,975,976],309[1003],555[1134]
;; rd  gen 	(1) 212[955]
;; rd  kill	(3) 212[955,956,957]
;;  UD chains for artificial uses at top

(note 975 974 27 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
(insn 27 975 1256 132 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 555
;; live  out 	 88 89 147 212 224 309 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955],224[959],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 88 89 147 212 224 309 555
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],309[1003],555[1134]
;; rd  gen 	(3) 0[2],17[240],251[978]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],251[978]
;;  UD chains for artificial uses at top

(code_label 1256 27 976 133 232 "" [0 uses])
(note 976 1256 977 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 977
;;      reg 212 { d956(bb 164 insn 1252) d955(bb 132 insn 27) }
(debug_insn 977 976 978 133 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 978
(debug_insn 978 977 979 133 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
;;   UD chains for insn luid 2 uid 979
(insn 979 978 980 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 980
;;      reg 7 { }
;;      reg 5 { d56(bb 133 insn 979) }
(call_insn 980 979 1355 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1355
;;      reg 0 { d2(bb 133 insn 980) }
(debug_insn 1355 980 981 133 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 5 uid 981
;;      reg 0 { d2(bb 133 insn 980) }
(insn 981 1355 982 133 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 6 uid 982
(debug_insn 982 981 983 133 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 983
;;      reg 251 { d978(bb 133 insn 981) }
(insn 983 982 984 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 8 uid 984
;;      reg 17 { d240(bb 133 insn 983) }
(jump_insn 984 983 985 133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 555
;; live  out 	 88 89 147 212 224 251 309 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],251[978],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 212 224 251 309 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],251[978],309[1003],555[1134]
;; rd  gen 	(1) 17[241]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 985 984 986 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 986
;;      reg 251 { d978(bb 133 insn 981) }
(insn 986 985 987 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 987
;;      reg 17 { d241(bb 134 insn 986) }
(jump_insn 987 986 1273 134 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 555
;; live  out 	 88 89 147 212 224 251 309 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],251[978],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 88 89 147 212 224 347 540 541 555
;; live  gen 	 275
;; live  kill	
;; rd  in  	(26) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956,957],224[959],309[1003],347[1025,1027,1028],540[1118,1120,1121],541[1123,1125,1126],555[1134]
;; rd  gen 	(1) 275[983]
;; rd  kill	(5) 275[983,984,985,986,987]
;;  UD chains for artificial uses at top

(code_label 1260 993 995 136 233 "" [0 uses])
(note 995 1260 996 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 996
;;      reg 212 { d957(bb 167 insn 28) d956(bb 164 insn 1252) d955(bb 132 insn 27) }
(insn 996 995 997 136 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 997
;;      reg 212 { d957(bb 167 insn 28) d956(bb 164 insn 1252) d955(bb 132 insn 27) }
(insn 997 996 1000 136 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 555
;; live  out 	 88 89 147 224 275 347 540 541 555
;; rd  out 	(23) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[983],347[1025,1027,1028],540[1118,1120,1121],541[1123,1125,1126],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 88 89 147 224 245 309 555
;; live  gen 	 0 [ax] 270
;; live  kill	
;; rd  in  	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],245[973,974,975,976],309[1003],555[1134]
;; rd  gen 	(2) 0[3],270[981]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],270[981]
;;  UD chains for artificial uses at top

(code_label 1000 997 1001 137 218 "" [1 uses])
(note 1001 1000 1002 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1002
;;      reg 7 { }
(call_insn/u 1002 1001 1003 137 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 1 uid 1003
;;      reg 0 { d3(bb 137 insn 1002) }
(insn 1003 1002 1004 137 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 1004
;;      reg 270 { d981(bb 137 insn 1003) }
(insn 1004 1003 1043 137 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 555
;; live  out 	 88 89 147 224 245 270 309 555
;; rd  out 	(19) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],245[973,974,975,976],270[981],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 88 89 147 224 245 270 309 555
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],245[973,974,975,976,977],270[981],309[1003],555[1134]
;; rd  gen 	(6) 0[4],17[245],274[982],275[984],488[1077],489[1078]
;; rd  kill	(20) 0[0,1,2,3,4,5,6,7,8,9,10,11],274[982],275[983,984,985,986,987],488[1077],489[1078]
;;  UD chains for artificial uses at top

(code_label 1043 1004 1005 138 225 "" [0 uses])
(note 1005 1043 1006 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1006
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 245 { d977(bb 141 insn 1042) d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(debug_insn 1006 1005 1007 138 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 1 uid 1007
(debug_insn 1007 1006 1008 138 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 2 uid 1008
;;      reg 309 { d1003(bb 131 insn 971) }
(debug_insn 1008 1007 1009 138 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 3 uid 1009
(debug_insn 1009 1008 1010 138 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 4 uid 1010
;;      reg 245 { d977(bb 141 insn 1042) d976(bb 129 insn 958) d975(bb 117 insn 879) d974(bb 99 insn 732) d973(bb 97 insn 719) }
(insn 1010 1009 1011 138 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1011
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 489 { d1078(bb 138 insn 1010) }
(insn 1011 1010 1012 138 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 6 uid 1012
(insn 1012 1011 1013 138 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1013
;;      reg 309 { d1003(bb 131 insn 971) }
(insn 1013 1012 1014 138 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1014
(insn 1014 1013 1015 138 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 1015
;;      reg 488 { d1077(bb 138 insn 1011) }
(insn 1015 1014 1016 138 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 10 uid 1016
;;      reg 7 { }
;;      reg 1 { d16(bb 138 insn 1013) }
;;      reg 2 { d29(bb 138 insn 1012) }
;;      reg 4 { d43(bb 138 insn 1014) }
;;      reg 5 { d59(bb 138 insn 1015) }
(call_insn 1016 1015 1017 138 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 11 uid 1017
;;      reg 0 { d4(bb 138 insn 1016) }
(insn 1017 1016 1018 138 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 1018
(debug_insn 1018 1017 1019 138 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 13 uid 1019
(debug_insn 1019 1018 1020 138 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 14 uid 1020
(debug_insn 1020 1019 1021 138 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 15 uid 1021
(debug_insn 1021 1020 1022 138 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 16 uid 1022
;;      reg 274 { d982(bb 138 insn 1017) }
(insn 1022 1021 1023 138 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 17 uid 1023
;;      reg 274 { d982(bb 138 insn 1017) }
(insn 1023 1022 1024 138 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 18 uid 1024
;;      reg 274 { d982(bb 138 insn 1017) }
(insn 1024 1023 1025 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 19 uid 1025
;;      reg 17 { d245(bb 138 insn 1024) }
(jump_insn 1025 1024 1026 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 555
;; live  out 	 88 89 147 224 270 275 309 555
;; rd  out 	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],275[984],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 88 89 147 224 270 309 555
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],275[984],309[1003],555[1134]
;; rd  gen 	(3) 0[5],17[247],277[988]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],277[988]
;;  UD chains for artificial uses at top

(note 1026 1025 1027 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1027
(insn 1027 1026 1028 139 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1028
;;      reg 7 { }
;;      reg 5 { d61(bb 139 insn 1027) }
(call_insn 1028 1027 1029 139 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 1029
;;      reg 0 { d5(bb 139 insn 1028) }
(insn 1029 1028 1030 139 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 1030
;;      reg 277 { d988(bb 139 insn 1029) }
(insn 1030 1029 1031 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1031
;;      reg 17 { d247(bb 139 insn 1030) }
(jump_insn 1031 1030 1032 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 555
;; live  out 	 88 89 147 224 270 309 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 88 89 147 224 555
;; live  gen 	 275
;; live  kill	
;; rd  in  	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],309[1003],555[1134]
;; rd  gen 	(1) 275[985]
;; rd  kill	(5) 275[983,984,985,986,987]
;;  UD chains for artificial uses at top

(note 1032 1031 1033 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1033
(insn 1033 1032 1036 140 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 555
;; live  out 	 88 89 147 224 275 555
;; rd  out 	(14) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[985],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 88 89 147 224 270 309 555
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; rd  in  	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],309[1003],555[1134]
;; rd  gen 	(3) 245[977],490[1079],491[1080]
;; rd  kill	(7) 245[973,974,975,976,977],490[1079],491[1080]
;;  UD chains for artificial uses at top

(note 1036 1033 1037 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1037
;;      reg 270 { d981(bb 137 insn 1003) }
(insn 1037 1036 1038 141 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1038
(insn 1038 1037 1039 141 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1039
;;      reg 7 { }
;;      reg 5 { d63(bb 141 insn 1038) }
(call_insn 1039 1038 1040 141 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1040
(insn 1040 1039 1041 141 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1041
(insn 1041 1040 1042 141 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1042
;;      reg 490 { d1079(bb 141 insn 1040) }
;;      reg 491 { d1080(bb 141 insn 1041) }
(insn 1042 1041 1046 141 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 555
;; live  out 	 88 89 147 224 245 270 309 555
;; rd  out 	(16) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],245[977],270[981],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 88 89 147 224 275 347 540 541 555
;; live  gen 	 17 [flags] 280 308
;; live  kill	
;; rd  in  	(28) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[983,984,985],347[1025,1026,1027,1028],540[1118,1119,1120,1121],541[1123,1124,1125,1126],555[1134]
;; rd  gen 	(3) 17[249],280[989],308[1000]
;; rd  kill	(6) 280[989,990,991],308[1000,1001,1002]
;;  UD chains for artificial uses at top

(code_label 1046 1042 1047 142 222 "" [0 uses])
(note 1047 1046 1048 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1048
;;      reg 347 { d1028(bb 169 insn 1314) d1027(bb 167 insn 1288) d1026(bb 165 insn 1268) d1025(bb 164 insn 1246) }
(insn 1048 1047 1049 142 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1049
;;      reg 275 { d985(bb 140 insn 1033) d984(bb 138 insn 1022) d983(bb 136 insn 996) }
;;      reg 280 { d989(bb 142 insn 1048) }
(insn 1049 1048 29 142 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 29
(insn 29 1049 1050 142 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1050
;;      reg 275 { d985(bb 140 insn 1033) d984(bb 138 insn 1022) d983(bb 136 insn 996) }
(insn 1050 29 1051 142 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 1051
;;      reg 17 { d249(bb 142 insn 1050) }
(jump_insn 1051 1050 1052 142 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1078)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1078)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 555
;; live  out 	 88 89 147 224 275 280 308 347 540 541 555
;; rd  out 	(30) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[983,984,985],280[989],308[1000],347[1025,1026,1027,1028],540[1118,1119,1120,1121],541[1123,1124,1125,1126],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 540 541 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(32) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[983,984,985],280[989],308[1000],347[1025,1026,1027,1028],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126],555[1134]
;; rd  gen 	(1) 17[250]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1052 1051 1053 143 210 "" [0 uses])
(note 1053 1052 1054 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1054
;;      reg 224 { d959(bb 114 insn 852) }
(insn 1054 1053 1055 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 1055
;;      reg 17 { d250(bb 143 insn 1054) }
(jump_insn 1055 1054 1056 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 555
;; live  out 	 88 89 147 224 540 541 555
;; rd  out 	(23) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 88 89 147 224 555
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; rd  in  	(23) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126],555[1134]
;; rd  gen 	(7) 275[986],280[990],308[1001],347[1023],492[1081],493[1082],494[1083]
;; rd  kill	(20) 275[983,984,985,986,987],280[989,990,991],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],492[1081],493[1082],494[1083]
;;  UD chains for artificial uses at top

(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1057
(debug_insn 1057 1056 1058 144 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
;;   UD chains for insn luid 1 uid 1058
(insn 1058 1057 1059 144 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1059
;;      reg 7 { }
;;      reg 5 { d65(bb 144 insn 1058) }
(call_insn 1059 1058 1060 144 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1060
(insn 1060 1059 1061 144 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1061
(insn 1061 1060 1062 144 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1062
;;      reg 493 { d1082(bb 144 insn 1061) }
(insn 1062 1061 1063 144 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 6 uid 1063
(insn 1063 1062 1064 144 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1064
;;      reg 492 { d1081(bb 144 insn 1062) }
;;      reg 494 { d1083(bb 144 insn 1063) }
;;   eq_note reg 492 { d1081(bb 144 insn 1062) }
(insn 1064 1063 1065 144 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 8 uid 1065
;;      reg 347 { d1023(bb 144 insn 1064) }
(insn 1065 1064 30 144 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 30
(insn 30 1065 1068 144 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 555
;; live  out 	 88 89 147 224 275 280 308 347 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[986],280[990],308[1001],347[1023],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 88 89 147 224 540 541 555
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
;; rd  in  	(23) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126],555[1134]
;; rd  gen 	(5) 275[987],280[991],308[1002],347[1024],495[1084]
;; rd  kill	(18) 275[983,984,985,986,987],280[989,990,991],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],495[1084]
;;  UD chains for artificial uses at top

(code_label 1068 30 1069 145 227 "" [1 uses])
(note 1069 1068 1070 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1070
(debug_insn 1070 1069 1072 145 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
;;   UD chains for insn luid 1 uid 1072
;;      reg 540 { d1121(bb 169 insn 1311) d1120(bb 167 insn 1285) d1119(bb 165 insn 1265) d1118(bb 164 insn 1243) d1117(bb 97 insn 715) }
(insn 1072 1070 1074 145 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 540 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 2 uid 1074
;;      reg 495 { d1084(bb 145 insn 1072) }
;;      reg 541 { d1126(bb 169 insn 1313) d1125(bb 167 insn 1287) d1124(bb 165 insn 1267) d1123(bb 164 insn 1245) d1122(bb 97 insn 717) }
;;   eq_note reg 495 { d1084(bb 145 insn 1072) }
(insn 1074 1072 1075 145 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 495 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 541 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 1075
;;      reg 347 { d1024(bb 145 insn 1074) }
(insn 1075 1074 1076 145 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1076
;;      reg 280 { d991(bb 145 insn 1075) }
(insn 1076 1075 1077 145 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1077
(insn 1077 1076 31 145 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 31
(insn 31 1077 1078 145 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 555
;; live  out 	 88 89 147 224 275 280 308 347 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[987],280[991],308[1002],347[1024],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 88 89 147 224 275 280 308 347 555
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
;; rd  in  	(38) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[983,984,985,986,987],280[989,990,991],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],540[1118,1119,1120,1121],541[1123,1124,1125,1126],555[1134]
;; rd  gen 	(3) 17[257],287[992],289[993]
;; rd  kill	(2) 287[992],289[993]
;;  UD chains for artificial uses at top

(code_label 1078 31 1079 146 226 "" [1 uses])
(note 1079 1078 1080 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1080
;;      reg 308 { d1002(bb 145 insn 31) d1001(bb 144 insn 30) d1000(bb 142 insn 29) }
(debug_insn 1080 1079 1081 146 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1081
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 275 { d987(bb 145 insn 1077) d986(bb 144 insn 1060) d985(bb 140 insn 1033) d984(bb 138 insn 1022) d983(bb 136 insn 996) }
(insn 1081 1080 1083 146 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 1083
;;      reg 287 { d992(bb 146 insn 1081) }
(insn 1083 1081 1084 146 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 1084
;;      reg 280 { d991(bb 145 insn 1075) d990(bb 144 insn 1065) d989(bb 142 insn 1048) }
;;      reg 289 { d993(bb 146 insn 1083) }
(insn 1084 1083 1085 146 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 1085
;;      reg 17 { d257(bb 146 insn 1084) }
(jump_insn 1085 1084 1086 146 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 555
;; live  out 	 88 89 147 275 280 287 289 308 347 555
;; rd  out 	(31) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],275[983,984,985,986,987],280[989,990,991],287[992],289[993],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 88 89 147 275 280 287 289 308 347 555
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; rd  in  	(31) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],275[983,984,985,986,987],280[989,990,991],287[992],289[993],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;; rd  gen 	(9) 0[8],17[261],297[994],299[995],498[1085],499[1086],500[1087],501[1088],502[1089]
;; rd  kill	(20) 0[0,1,2,3,4,5,6,7,8,9,10,11],297[994],299[995,996],498[1085],499[1086],500[1087],501[1088],502[1089]
;;  UD chains for artificial uses at top

(note 1086 1085 1087 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1087
;;      reg 275 { d987(bb 145 insn 1077) d986(bb 144 insn 1060) d985(bb 140 insn 1033) d984(bb 138 insn 1022) d983(bb 136 insn 996) }
;;      reg 287 { d992(bb 146 insn 1081) }
(debug_insn 1087 1086 1088 147 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
;;   UD chains for insn luid 1 uid 1088
;;      reg 280 { d991(bb 145 insn 1075) d990(bb 144 insn 1065) d989(bb 142 insn 1048) }
(debug_insn 1088 1087 1089 147 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 2 uid 1089
;;      reg 275 { d987(bb 145 insn 1077) d986(bb 144 insn 1060) d985(bb 140 insn 1033) d984(bb 138 insn 1022) d983(bb 136 insn 996) }
;;      reg 287 { d992(bb 146 insn 1081) }
(debug_insn 1089 1088 1090 147 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 3 uid 1090
;;      reg 275 { d987(bb 145 insn 1077) d986(bb 144 insn 1060) d985(bb 140 insn 1033) d984(bb 138 insn 1022) d983(bb 136 insn 996) }
(insn 1090 1089 1091 147 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 1091
;;      reg 287 { d992(bb 146 insn 1081) }
;;      reg 498 { d1085(bb 147 insn 1090) }
(insn 1091 1090 1092 147 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 1092
;;      reg 499 { d1086(bb 147 insn 1091) }
(insn 1092 1091 1093 147 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1093
;;      reg 280 { d991(bb 145 insn 1075) d990(bb 144 insn 1065) d989(bb 142 insn 1048) }
(insn 1093 1092 1094 147 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1094
;;      reg 500 { d1087(bb 147 insn 1092) }
(insn 1094 1093 1095 147 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 8 uid 1095
;;      reg 501 { d1088(bb 147 insn 1093) }
(insn 1095 1094 1096 147 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 9 uid 1096
;;      reg 7 { }
;;      reg 4 { d48(bb 147 insn 1094) }
;;      reg 5 { d67(bb 147 insn 1095) }
(call_insn 1096 1095 1097 147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 10 uid 1097
;;      reg 0 { d8(bb 147 insn 1096) }
(insn 1097 1096 1098 147 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 11 uid 1098
(debug_insn 1098 1097 1099 147 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 12 uid 1099
(debug_insn 1099 1098 1100 147 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 13 uid 1100
;;      reg 280 { d991(bb 145 insn 1075) d990(bb 144 insn 1065) d989(bb 142 insn 1048) }
;;      reg 297 { d994(bb 147 insn 1097) }
(insn 1100 1099 1101 147 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 14 uid 1101
;;      reg 347 { d1028(bb 169 insn 1314) d1027(bb 167 insn 1288) d1026(bb 165 insn 1268) d1025(bb 164 insn 1246) d1024(bb 145 insn 1074) d1023(bb 144 insn 1064) }
(insn 1101 1100 1102 147 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 15 uid 1102
;;      reg 502 { d1089(bb 147 insn 1101) }
(insn 1102 1101 1103 147 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 16 uid 1103
;;      reg 299 { d995(bb 147 insn 1102) }
(insn 1103 1102 1104 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 17 uid 1104
;;      reg 17 { d261(bb 147 insn 1103) }
(jump_insn 1104 1103 1105 147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 555
;; live  out 	 88 89 147 287 289 299 308 347 555
;; rd  out 	(24) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],287[992],289[993],299[995],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 88 89 147 280 287 289 308 347 555
;; live  gen 	 299
;; live  kill	
;; rd  in  	(31) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],275[983,984,985,986,987],280[989,990,991],287[992],289[993],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;; rd  gen 	(1) 299[996]
;; rd  kill	(2) 299[995,996]
;;  UD chains for artificial uses at top

(code_label 1109 1107 1110 149 228 "" [1 uses])
(note 1110 1109 1111 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1111
;;      reg 280 { d991(bb 145 insn 1075) d990(bb 144 insn 1065) d989(bb 142 insn 1048) }
(insn 1111 1110 1112 149 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 555
;; live  out 	 88 89 147 287 289 299 308 347 555
;; rd  out 	(24) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],287[992],289[993],299[996],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 88 89 147 287 289 299 308 347 555
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; rd  in  	(25) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],287[992],289[993],299[995,996],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;; rd  gen 	(5) 17[262],306[997],503[1090],504[1091],505[1092]
;; rd  kill	(5) 306[997,998],503[1090],504[1091],505[1092]
;;  UD chains for artificial uses at top

(code_label 1112 1111 1113 150 229 "" [1 uses])
(note 1113 1112 1114 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1114
;;      reg 287 { d992(bb 146 insn 1081) }
(insn 1114 1113 1115 150 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1115
;;      reg 289 { d993(bb 146 insn 1083) }
;;      reg 299 { d996(bb 149 insn 1111) d995(bb 147 insn 1102) }
(insn 1115 1114 1116 150 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1116
;;      reg 347 { d1028(bb 169 insn 1314) d1027(bb 167 insn 1288) d1026(bb 165 insn 1268) d1025(bb 164 insn 1246) d1024(bb 145 insn 1074) d1023(bb 144 insn 1064) }
(insn 1116 1115 1117 150 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1117
;;      reg 503 { d1090(bb 150 insn 1116) }
(insn 1117 1116 1118 150 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1118
;;      reg 289 { d993(bb 146 insn 1083) }
;;      reg 504 { d1091(bb 150 insn 1117) }
(insn 1118 1117 1119 150 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 5 uid 1119
;;      reg 347 { d1028(bb 169 insn 1314) d1027(bb 167 insn 1288) d1026(bb 165 insn 1268) d1025(bb 164 insn 1246) d1024(bb 145 insn 1074) d1023(bb 144 insn 1064) }
(insn 1119 1118 1120 150 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1120
;;      reg 505 { d1092(bb 150 insn 1119) }
(insn 1120 1119 1121 150 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1121
;;      reg 306 { d997(bb 150 insn 1120) }
(insn 1121 1120 1122 150 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1122
(debug_insn 1122 1121 1123 150 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1123
(debug_insn 1123 1122 1124 150 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1124
(debug_insn 1124 1123 1125 150 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1125
(debug_insn 1125 1124 1126 150 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1126
(debug_insn 1126 1125 1127 150 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 13 uid 1127
(debug_insn 1127 1126 1128 150 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 14 uid 1128
(debug_insn 1128 1127 1129 150 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 15 uid 1129
(debug_insn 1129 1128 1130 150 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 16 uid 1130
(debug_insn 1130 1129 1131 150 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 17 uid 1131
(debug_insn 1131 1130 1132 150 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 18 uid 1132
(debug_insn 1132 1131 1133 150 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 19 uid 1133
(debug_insn 1133 1132 1134 150 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 20 uid 1134
;;      reg 308 { d1002(bb 145 insn 31) d1001(bb 144 insn 30) d1000(bb 142 insn 29) }
(insn 1134 1133 1135 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 21 uid 1135
;;      reg 17 { d262(bb 150 insn 1134) }
(jump_insn 1135 1134 1351 150 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 555
;; live  out 	 88 89 147 289 306 308 347 555
;; rd  out 	(23) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],289[993],306[997],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 147 289 306 308 347 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(23) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],289[993],306[997],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],555[1134]
;; rd  gen 	(1) 17[263]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1351 1135 1136 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1136
;;      reg 308 { d1002(bb 145 insn 31) d1001(bb 144 insn 30) d1000(bb 142 insn 29) }
(insn 1136 1351 1137 151 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 2 [0x2]))) lex.yy.c:1205 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 308 [ ret_val ])
        (nil)))
;;   UD chains for insn luid 1 uid 1137
;;      reg 17 { d263(bb 151 insn 1136) }
(jump_insn 1137 1136 1140 151 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1140)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1140)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 555
;; live  out 	 147 289 306 347 555
;; rd  out 	(10) 147[938],289[993],306[997],347[1023,1024,1025,1026,1027,1028],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 289 347 555
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
;; rd  in  	(11) 17[263],147[938],289[993],306[997],347[1023,1024,1025,1026,1027,1028],555[1134]
;; rd  gen 	(4) 88[926],324[1019],506[1093],507[1094]
;; rd  kill	(11) 88[920,921,922,923,924,925,926,927],324[1019],506[1093],507[1094]
;;  UD chains for artificial uses at top

(code_label 1140 1137 1141 152 231 "" [1 uses])
(note 1141 1140 1142 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1142
;;      reg 347 { d1028(bb 169 insn 1314) d1027(bb 167 insn 1288) d1026(bb 165 insn 1268) d1025(bb 164 insn 1246) d1024(bb 145 insn 1074) d1023(bb 144 insn 1064) }
(insn 1142 1141 1143 152 (set (reg/f:DI 506 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 347 [ D.6780 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1143
;;      reg 506 { d1093(bb 152 insn 1142) }
(insn 1143 1142 1144 152 (set (reg/f:DI 507 [ _934->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 506 [ *_955 ])
                (const_int 8 [0x8])) [1 _934->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 506 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1144
;;      reg 289 { d993(bb 146 insn 1083) }
;;      reg 507 { d1094(bb 152 insn 1143) }
(insn 1144 1143 33 152 (parallel [
            (set (reg/f:DI 324 [ D.6783 ])
                (plus:DI (reg:DI 289 [ D.6781 ])
                    (reg/f:DI 507 [ _934->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 507 [ _934->yy_ch_buf ])
        (expr_list:REG_DEAD (reg:DI 289 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 33
;;      reg 324 { d1019(bb 152 insn 1144) }
(insn 33 1144 1344 152 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 324 [ D.6783 ])) lex.yy.c:1205 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 555
;; live  out 	 88 555
;; rd  out 	(2) 88[926],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 88 89 213 555
;; live  gen 	 306
;; live  kill	
;; rd  in  	(13) 88[920,921,922,923,925,926],89[928,929,930,931],158[944],213[958],555[1134]
;; rd  gen 	(1) 306[998]
;; rd  kill	(2) 306[997,998]
;;  UD chains for artificial uses at top

(code_label 1344 33 1343 153 242 "" [1 uses])
(note 1343 1344 32 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 32
;;      reg 213 { d958(bb 109 insn 828) }
(insn 32 1343 1147 153 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 555
;; live  out 	 88 89 306 555
;; rd  out 	(12) 88[920,921,922,923,925,926],89[928,929,930,931],306[998],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 88 89 306 555
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; rd  in  	(28) 17[262],88[920,921,922,923,925,926],89[928,929,930,931],147[938],289[993],306[997,998],308[1000,1001,1002],347[1023,1024,1025,1026,1027,1028],503[1090],504[1091],505[1092],555[1134]
;; rd  gen 	(6) 90[934],508[1095],509[1096],511[1097],512[1098],513[1099]
;; rd  kill	(8) 90[932,933,934],508[1095],509[1096],511[1097],512[1098],513[1099]
;;  UD chains for artificial uses at top

(code_label 1147 32 1148 154 205 "" [1 uses])
(note 1148 1147 1149 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1149
(debug_insn 1149 1148 1150 154 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1150
(debug_insn 1150 1149 1151 154 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1151
(debug_insn 1151 1150 1152 154 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1152
(debug_insn 1152 1151 1153 154 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1153
(debug_insn 1153 1152 1154 154 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1154
(debug_insn 1154 1153 1155 154 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1155
(debug_insn 1155 1154 1156 154 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1156
(debug_insn 1156 1155 1157 154 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1157
(debug_insn 1157 1156 1158 154 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1158
(debug_insn 1158 1157 1159 154 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1159
(debug_insn 1159 1158 1160 154 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1160
(debug_insn 1160 1159 1161 154 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1161
;;      reg 306 { d998(bb 153 insn 32) d997(bb 150 insn 1120) }
(insn 1161 1160 1162 154 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 13 uid 1162
(insn 1162 1161 1163 154 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 14 uid 1163
;;      reg 509 { d1096(bb 154 insn 1162) }
(insn 1163 1162 1164 154 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 15 uid 1164
;;      reg 508 { d1095(bb 154 insn 1163) }
(insn 1164 1163 1165 154 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 16 uid 1165
;;      reg 508 { d1095(bb 154 insn 1163) }
;;      reg 511 { d1097(bb 154 insn 1164) }
(insn 1165 1164 1166 154 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 17 uid 1166
;;      reg 512 { d1098(bb 154 insn 1165) }
(insn 1166 1165 1167 154 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 18 uid 1167
;;      reg 513 { d1099(bb 154 insn 1166) }
(insn 1167 1166 1168 154 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 19 uid 1168
;;      reg 90 { d934(bb 154 insn 1167) }
(debug_insn 1168 1167 1172 154 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 555
;; live  out 	 88 89 90 555
;; rd  out 	(12) 88[920,921,922,923,925,926],89[928,929,930,931],90[934],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1263(6){ }u1264(7){ }u1265(16){ }u1266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 147 306
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
;; rd  in  	(10) 147[938],289[993],306[997],347[1023,1024,1025,1026,1027,1028],555[1134]
;; rd  gen 	(5) 0[9],87[919],88[927],89[929],514[1100]
;; rd  kill	(29) 0[0,1,2,3,4,5,6,7,8,9,10,11],87[916,917,918,919],88[920,921,922,923,924,925,926,927],89[928,929,930,931],514[1100]
;;  UD chains for artificial uses at top

(note 1172 1168 1173 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1173
;;      reg 147 { d938(bb 97 insn 711) }
(insn 1173 1172 1174 155 (set (reg:DI 514 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1238 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
;;   UD chains for insn luid 1 uid 1174
;;      reg 306 { d997(bb 150 insn 1120) }
;;      reg 514 { d1100(bb 155 insn 1173) }
(insn 1174 1173 1175 155 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/f:DI 306 [ D.6783 ])
                    (reg:DI 514 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1238 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 514 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 1175
;;      reg 88 { d927(bb 155 insn 1174) }
(insn 1175 1174 1176 155 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1238 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1176
;;      reg 7 { }
(call_insn 1176 1175 1177 155 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1240 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 4 uid 1177
;;      reg 0 { d9(bb 155 insn 1176) }
(insn 1177 1176 1178 155 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1178
;;      reg 87 { d919(bb 155 insn 1177) }
(debug_insn 1178 1177 1179 155 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1240 -1
     (nil))
;;   UD chains for insn luid 6 uid 1179
;;      reg 88 { d927(bb 155 insn 1174) }
(debug_insn 1179 1178 1180 155 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1242 -1
     (nil))
;;   UD chains for insn luid 7 uid 1180
(insn 1180 1179 1181 155 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1243 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1181
;;      reg 89 { d929(bb 155 insn 1180) }
(debug_insn 1181 1180 1184 155 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1243 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89
;; live  out 	 87 88 89
;; rd  out 	(3) 87[919],88[927],89[929]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 88 555
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
;; rd  in  	(3) 88[925,926],555[1134]
;; rd  gen 	(5) 0[10],89[930],160[945],186[949],516[1101]
;; rd  kill	(22) 0[0,1,2,3,4,5,6,7,8,9,10,11],89[928,929,930,931],160[945],186[946,947,948,949],516[1101]
;;  UD chains for artificial uses at top

(code_label 1184 1181 1185 156 206 "" [0 uses])
(note 1185 1184 1186 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1186
(debug_insn 1186 1185 1187 156 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1187
(debug_insn 1187 1186 1188 156 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1188
(debug_insn 1188 1187 1189 156 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1189
(debug_insn 1189 1188 1190 156 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1190
(debug_insn 1190 1189 1191 156 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1191
(debug_insn 1191 1190 1192 156 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1192
(debug_insn 1192 1191 1193 156 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1193
(debug_insn 1193 1192 1194 156 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1194
(debug_insn 1194 1193 1195 156 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1195
(debug_insn 1195 1194 1196 156 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1196
(debug_insn 1196 1195 1197 156 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1197
(debug_insn 1197 1196 1198 156 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1198
(debug_insn 1198 1197 1199 156 (var_location:DI D#9 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 13 uid 1199
(debug_insn 1199 1198 1200 156 (var_location:DI D#8 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 14 uid 1200
(debug_insn 1200 1199 1201 156 (var_location:DI D#7 (ashift:DI (debug_expr:DI D#8)
        (const_int 3 [0x3]))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 15 uid 1201
(debug_insn 1201 1200 1202 156 (var_location:DI D#6 (plus:DI (debug_expr:DI D#9)
        (debug_expr:DI D#7))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 16 uid 1202
(debug_insn 1202 1201 1203 156 (var_location:DI D#5 (mem/f:DI (debug_expr:DI D#6) [0 +0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 17 uid 1203
(debug_insn 1203 1202 1204 156 (var_location:DI D#4 (mem/f/j:DI (plus:DI (debug_expr:DI D#5)
            (const_int 8 [0x8])) [0 D#5->yy_ch_buf+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 18 uid 1204
(debug_insn 1204 1203 1205 156 (var_location:SI D#3 (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 19 uid 1205
(debug_insn 1205 1204 1206 156 (var_location:DI D#2 (sign_extend:DI (debug_expr:SI D#3))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 20 uid 1206
;;      reg 88 { d926(bb 152 insn 33) d925(bb 113 insn 34) }
(insn 1206 1205 1207 156 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1248 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 21 uid 1207
;;      reg 7 { }
(call_insn 1207 1206 1208 156 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1250 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 22 uid 1208
;;      reg 0 { d10(bb 156 insn 1207) }
(insn 1208 1207 1209 156 (set (reg/v:SI 160 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1250 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 23 uid 1209
;;      reg 160 { d945(bb 156 insn 1208) }
(debug_insn 1209 1208 1210 156 (var_location:SI yy_current_state (reg/v:SI 160 [ yy_current_state ])) lex.yy.c:1250 -1
     (nil))
;;   UD chains for insn luid 24 uid 1210
(debug_insn 1210 1209 1211 156 (var_location:DI yy_cp (plus:DI (debug_expr:DI D#4)
        (debug_expr:DI D#2))) lex.yy.c:1252 -1
     (nil))
;;   UD chains for insn luid 25 uid 1211
(insn 1211 1210 1212 156 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1253 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 26 uid 1212
;;      reg 89 { d930(bb 156 insn 1211) }
(debug_insn 1212 1211 1214 156 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1253 -1
     (nil))
;;   UD chains for insn luid 27 uid 1214
;;      reg 160 { d945(bb 156 insn 1208) }
(insn 1214 1212 1215 156 (set (reg:DI 516 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 160 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 160 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 28 uid 1215
;;      reg 516 { d1101(bb 156 insn 1214) }
(insn 1215 1214 1218 156 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 516 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 516 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 555
;; live  out 	 88 89 186 555
;; rd  out 	(5) 88[925,926],89[930],186[949],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 88 186 555
;; live  gen 	 89
;; live  kill	
;; rd  in  	(4) 87[918],88[923],186[948],555[1134]
;; rd  gen 	(1) 89[931]
;; rd  kill	(4) 89[928,929,930,931]
;;  UD chains for artificial uses at top

(code_label 1230 1321 1231 163 201 "" [1 uses])
(note 1231 1230 1232 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1232
(debug_insn 1232 1231 1233 163 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 1233
(debug_insn 1233 1232 1234 163 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 1234
(debug_insn 1234 1233 1235 163 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 1235
(insn 1235 1234 1236 163 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1236
;;      reg 89 { d931(bb 163 insn 1235) }
(debug_insn 1236 1235 1239 163 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 555
;; live  out 	 88 89 186 555
;; rd  out 	(4) 88[923],89[931],186[948],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 88 89 147 212 224 251 309 555
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
;; rd  in  	(18) 17[241],88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],251[978],309[1003],555[1134]
;; rd  gen 	(10) 17[278],212[956],347[1025],518[1102],521[1103],522[1104],523[1105],524[1106],540[1118],541[1123]
;; rd  kill	(24) 212[955,956,957],347[1023,1024,1025,1026,1027,1028],518[1102],521[1103],522[1104],523[1105],524[1106],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126]
;;  UD chains for artificial uses at top

(code_label 1239 1236 1240 164 220 "" [1 uses])
(note 1240 1239 1242 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1242
(debug_insn 1242 1240 1243 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 1 uid 1243
(insn 1243 1242 1244 164 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1244
;;      reg 540 { d1118(bb 164 insn 1243) }
(insn 1244 1243 1245 164 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1245
(insn 1245 1244 1246 164 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1246
;;      reg 518 { d1102(bb 164 insn 1244) }
;;      reg 541 { d1123(bb 164 insn 1245) }
;;   eq_note reg 518 { d1102(bb 164 insn 1244) }
(insn 1246 1245 1247 164 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1247
;;      reg 347 { d1025(bb 164 insn 1246) }
(insn 1247 1246 1248 164 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1248
;;      reg 521 { d1103(bb 164 insn 1247) }
(insn 1248 1247 1249 164 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1249
;;      reg 212 { d956(bb 164 insn 1252) d955(bb 132 insn 27) }
;;      reg 522 { d1104(bb 164 insn 1248) }
(insn 1249 1248 1250 164 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 1250
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 523 { d1105(bb 164 insn 1249) }
(insn 1250 1249 1251 164 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 1251
;;      reg 251 { d978(bb 133 insn 981) }
;;      reg 524 { d1106(bb 164 insn 1250) }
(insn 1251 1250 1252 164 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
;;   UD chains for insn luid 10 uid 1252
;;      reg 212 { d956(bb 164 insn 1252) d955(bb 132 insn 27) }
(insn 1252 1251 1254 164 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 1254
;;      reg 212 { d956(bb 164 insn 1252) }
(debug_insn 1254 1252 1255 164 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 12 uid 1255
(debug_insn 1255 1254 1257 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 13 uid 1257
;;      reg 212 { d956(bb 164 insn 1252) }
;;      reg 309 { d1003(bb 131 insn 971) }
(insn 1257 1255 1258 164 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 14 uid 1258
;;      reg 17 { d278(bb 164 insn 1257) }
(jump_insn 1258 1257 1447 164 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1447)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1447)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 555
;; live  out 	 88 89 147 212 224 309 347 540 541 555
;; rd  out 	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[956],224[959],309[1003],347[1025],540[1118],541[1123],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 88 89 147 224 275 555
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],275[984,985],309[1003],555[1134]
;; rd  gen 	(4) 347[1026],525[1107],540[1119],541[1124]
;; rd  kill	(17) 347[1023,1024,1025,1026,1027,1028],525[1107],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126]
;;  UD chains for artificial uses at top

(code_label 1263 1446 1264 165 223 "" [1 uses])
(note 1264 1263 1265 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1265
(insn 1265 1264 1266 165 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1266
;;      reg 540 { d1119(bb 165 insn 1265) }
(insn 1266 1265 1267 165 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1267
(insn 1267 1266 1268 165 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1268
;;      reg 525 { d1107(bb 165 insn 1266) }
;;      reg 541 { d1124(bb 165 insn 1267) }
;;   eq_note reg 525 { d1107(bb 165 insn 1266) }
(insn 1268 1267 1271 165 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 525 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 525 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 555
;; live  out 	 88 89 147 224 275 347 540 541 555
;; rd  out 	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],275[984,985],347[1026],540[1119],541[1124],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 270 309 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 0[5],17[247],88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],277[988],309[1003],555[1134]
;; rd  gen 	(1) 17[281]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1271 1268 1272 166 224 "" [1 uses])
(note 1272 1271 1274 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1274
;;      reg 270 { d981(bb 137 insn 1003) }
(insn 1274 1272 1275 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 1275
;;      reg 17 { d281(bb 166 insn 1274) }
(jump_insn 1275 1274 1281 166 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 555
;; live  out 	 88 89 147 224 270 309 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],224[959],270[981],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 88 89 147 212 224 555
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],251[978],309[1003],555[1134]
;; rd  gen 	(10) 212[957],264[979],347[1027],528[1108],531[1109],532[1110],533[1111],534[1112],540[1120],541[1125]
;; rd  kill	(25) 212[955,956,957],264[979],347[1023,1024,1025,1026,1027,1028],528[1108],531[1109],532[1110],533[1111],534[1112],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126]
;;  UD chains for artificial uses at top

(note 1281 1275 1284 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1284
(debug_insn 1284 1281 1285 167 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1285
(insn 1285 1284 1286 167 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1286
;;      reg 540 { d1120(bb 167 insn 1285) }
(insn 1286 1285 1287 167 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1287
(insn 1287 1286 1288 167 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1288
;;      reg 528 { d1108(bb 167 insn 1286) }
;;      reg 541 { d1125(bb 167 insn 1287) }
;;   eq_note reg 528 { d1108(bb 167 insn 1286) }
(insn 1288 1287 1289 167 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 528 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 528 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1289
;;      reg 212 { d956(bb 164 insn 1252) d955(bb 132 insn 27) }
(insn 1289 1288 1290 167 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 1290
;;      reg 264 { d979(bb 167 insn 1289) }
(debug_insn 1290 1289 1291 167 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 1291
;;      reg 347 { d1027(bb 167 insn 1288) }
(insn 1291 1290 1292 167 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1292
;;      reg 531 { d1109(bb 167 insn 1291) }
(insn 1292 1291 1293 167 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1293
;;      reg 212 { d956(bb 164 insn 1252) d955(bb 132 insn 27) }
;;      reg 532 { d1110(bb 167 insn 1292) }
(insn 1293 1292 1294 167 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 10 uid 1294
;;      reg 224 { d959(bb 114 insn 852) }
;;      reg 533 { d1111(bb 167 insn 1293) }
(insn 1294 1293 1295 167 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 1295
;;      reg 534 { d1112(bb 167 insn 1294) }
(insn 1295 1294 1296 167 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
;;   UD chains for insn luid 12 uid 1296
;;      reg 264 { d979(bb 167 insn 1289) }
(debug_insn 1296 1295 28 167 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
;;   UD chains for insn luid 13 uid 28
;;      reg 264 { d979(bb 167 insn 1289) }
(insn 28 1296 1299 167 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 555
;; live  out 	 88 89 147 212 224 347 540 541 555
;; rd  out 	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[957],224[959],347[1027],540[1120],541[1125],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 88 89 147 212 224 555
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; rd  in  	(17) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],251[978],309[1003],555[1134]
;; rd  gen 	(3) 0[11],17[288],268[980]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],268[980]
;;  UD chains for artificial uses at top

(code_label 1299 28 1300 168 219 "" [1 uses])
(note 1300 1299 1303 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1303
(debug_insn 1303 1300 1304 168 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1304
;;      reg 212 { d956(bb 164 insn 1252) d955(bb 132 insn 27) }
(debug_insn 1304 1303 1305 168 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 1305
(insn 1305 1304 1306 168 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1306
;;      reg 7 { }
;;      reg 5 { d71(bb 168 insn 1305) }
(call_insn 1306 1305 1307 168 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1307
;;      reg 0 { d11(bb 168 insn 1306) }
(insn 1307 1306 1308 168 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1308
;;      reg 268 { d980(bb 168 insn 1307) }
(insn 1308 1307 1309 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1309
;;      reg 17 { d288(bb 168 insn 1308) }
(jump_insn 1309 1308 1310 168 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 555
;; live  out 	 88 89 147 212 224 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 88 89 147 212 224 555
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
;; rd  in  	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],555[1134]
;; rd  gen 	(4) 347[1028],535[1113],540[1121],541[1126]
;; rd  kill	(17) 347[1023,1024,1025,1026,1027,1028],535[1113],540[1117,1118,1119,1120,1121],541[1122,1123,1124,1125,1126]
;;  UD chains for artificial uses at top

(note 1310 1309 1311 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1311
(insn 1311 1310 1312 169 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1312
;;      reg 540 { d1121(bb 169 insn 1311) }
(insn 1312 1311 1313 169 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1313
(insn 1313 1312 1314 169 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1314
;;      reg 535 { d1113(bb 169 insn 1312) }
;;      reg 541 { d1126(bb 169 insn 1313) }
;;   eq_note reg 535 { d1113(bb 169 insn 1312) }
(insn 1314 1313 1353 169 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 535 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 535 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 555
;; live  out 	 88 89 147 212 224 347 540 541 555
;; rd  out 	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[955,956],224[959],347[1028],540[1121],541[1126],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 555
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(16) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004,1005],327[1020],555[1134]
;; rd  gen 	(1) 17[291]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1443 329 330 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 330
;;      reg 311 { d1005(bb 42 insn 340) d1004(bb 38 insn 326) }
(debug_insn 330 1443 331 172 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
;;   UD chains for insn luid 1 uid 331
;;      reg 311 { d1005(bb 42 insn 340) d1004(bb 38 insn 326) }
(insn 331 330 332 172 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 2 uid 332
;;      reg 17 { d291(bb 172 insn 331) }
(jump_insn 332 331 333 172 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 555
;; live  out 	 88 89 90 311 327 555
;; rd  out 	(16) 88[920,921,922,923,925,926],89[928,929,930,931],90[932,933],311[1004,1005],327[1020],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 555
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 17[204],88[923],186[948],187[951],192[952],193[954],468[1059],469[1060],470[1061],542[1128],543[1130],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1445 796 1444 173 265 "" [1 uses])
(note 1444 1445 797 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 555
;; live  out 	 88 186 543 555
;; rd  out 	(4) 88[923],186[948],543[1130],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 212 224 309 555
;; live  gen 	
;; live  kill	
;; rd  in  	(18) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[956],224[959],309[1003],347[1025],540[1118],541[1123],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1447 1258 1446 174 266 "" [1 uses])
(note 1446 1447 1263 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 555
;; live  out 	 88 89 147 212 224 309 555
;; rd  out 	(15) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],212[956],224[959],309[1003],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 555
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 555
;; live  gen 	
;; live  kill	
;; rd  in  	(22) 17[219],88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],226[960],227[962],244[971],540[1117],541[1122],555[1134]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1449 877 1448 175 267 "" [1 uses])
(note 1448 1449 878 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 555
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 555
;; rd  out 	(20) 88[920,921,922,923,925,926],89[928,929,930,931],147[938],152[939],156[942],213[958],224[959],227[962],244[971],540[1117],541[1122],555[1134]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 2 ******
Set in insn 1438 is invariant (0), cost 4, depends on 
Set in insn 1452 is invariant (1), cost 4, depends on 0
Set in insn 1453 is invariant (2), cost 4, depends on 0
Set in insn 970 is invariant (3), cost 4, depends on 
Set in insn 1451 is invariant (4), cost 4, depends on 3
Set in insn 31 is invariant (5), cost 4, depends on 
Set in insn 30 is invariant (6), cost 4, depends on 
Set in insn 1450 is invariant (7), cost 4, depends on 3
Set in insn 29 is invariant (8), cost 4, depends on 
Set in insn 1014 is invariant (9), cost 0, depends on 
Set in insn 885 is invariant (10), cost 0, depends on 
Invariant 2 is equivalent to invariant 1.
Invariant 7 is equivalent to invariant 4.
Invariant 10 is equivalent to invariant 8.
Decided to move invariant 1 -- gain 8
Decided to move dependent invariant 0
Decided to move invariant 3 -- gain 2
deferring rescan insn with uid = 1438.
deferring rescan insn with uid = 1442.
deferring rescan insn with uid = 1453.
deferring rescan insn with uid = 1439.
deferring rescan insn with uid = 1452.
deferring rescan insn with uid = 1454.
changing bb of uid 1438
  from 20 to 18
deferring rescan insn with uid = 1452.
deferring rescan insn with uid = 1455.
changing bb of uid 1452
  from 21 to 18
deferring rescan insn with uid = 1456.
deferring deletion of insn with uid = 1453.
deferring rescan insn with uid = 970.
deferring rescan insn with uid = 971.
deferring rescan insn with uid = 1450.
deferring rescan insn with uid = 1451.
deferring rescan insn with uid = 1457.
changing bb of uid 970
  from 32 to 18
*****starting processing of loop 8 ******
starting the processing of deferred insns
rescanning insn with uid = 970.
rescanning insn with uid = 971.
rescanning insn with uid = 1438.
rescanning insn with uid = 1439.
rescanning insn with uid = 1442.
rescanning insn with uid = 1450.
rescanning insn with uid = 1451.
rescanning insn with uid = 1452.
rescanning insn with uid = 1454.
rescanning insn with uid = 1455.
rescanning insn with uid = 1456.
rescanning insn with uid = 1457.
ending the processing of deferred insns
setting blocks to analyze 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 47, 48, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 129, 130, 131, 132, 133, 134, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 149, 150, 151, 152, 153, 154, 155, 156, 163, 164, 165, 166, 167, 168, 169, 172, 173, 174, 175
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 347 (    2)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 205 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 213 (  1.2)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 1147, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d} r546={1d} r554={1d} r555={1d} r556={1d} r557={1d,4u} r558={1d,2u} r559={1d,4u} 
;;    total ref usage 4382{3013d,1356u,13e} in 810{775 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915
;;  reg->defs[] map:	0[0,11] 1[12,24] 2[25,37] 4[38,52] 5[53,72] 8[73,84] 9[85,96] 10[97,108] 11[109,120] 12[121,132] 13[133,144] 14[145,156] 15[157,168] 17[169,291] 18[292,303] 19[304,315] 21[316,324] 22[325,333] 23[334,342] 24[343,351] 25[352,360] 26[361,369] 27[370,378] 28[379,387] 29[388,396] 30[397,405] 31[406,414] 32[415,423] 33[424,432] 34[433,441] 35[442,450] 36[451,459] 37[460,471] 38[472,483] 39[484,495] 40[496,507] 45[508,516] 46[517,525] 47[526,534] 48[535,543] 49[544,552] 50[553,561] 51[562,570] 52[571,579] 53[580,591] 54[592,603] 55[604,615] 56[616,627] 57[628,639] 58[640,651] 59[652,663] 60[664,675] 61[676,687] 62[688,699] 63[700,711] 64[712,723] 65[724,735] 66[736,747] 67[748,759] 68[760,771] 69[772,783] 70[784,795] 71[796,807] 72[808,819] 73[820,831] 74[832,843] 75[844,855] 76[856,867] 77[868,879] 78[880,891] 79[892,903] 80[904,915] 87[916,920] 88[921,929] 89[930,934] 90[935,937] 91[938,939] 118[940,940] 147[941,941] 152[942,942] 154[943,944] 156[945,945] 157[946,946] 158[947,947] 160[948,948] 186[949,952] 187[953,954] 192[955,955] 193[956,957] 212[958,960] 213[961,961] 224[962,962] 226[963,963] 227[964,965] 230[966,967] 232[968,968] 237[969,969] 238[970,970] 240[971,972] 242[973,973] 244[974,975] 245[976,980] 251[981,981] 264[982,982] 268[983,983] 270[984,984] 274[985,985] 275[986,990] 277[991,991] 280[992,994] 287[995,995] 289[996,996] 297[997,997] 299[998,999] 306[1000,1001] 307[1002,1002] 308[1003,1005] 309[1006,1006] 311[1007,1008] 313[1009,1010] 314[1011,1012] 315[1013,1014] 316[1015,1016] 320[1017,1019] 321[1020,1023] 324[1024,1024] 327[1025,1025] 342[1026,1026] 343[1027,1029] 347[1030,1035] 371[1036,1036] 375[1037,1037] 376[1038,1038] 378[1039,1039] 380[1040,1040] 382[1041,1041] 383[1042,1042] 384[1043,1043] 386[1044,1044] 388[1045,1045] 393[1046,1046] 401[1047,1047] 402[1048,1048] 403[1049,1049] 404[1050,1050] 406[1051,1051] 407[1052,1052] 409[1053,1053] 411[1054,1054] 414[1055,1055] 416[1056,1056] 417[1057,1057] 445[1058,1058] 446[1059,1059] 447[1060,1060] 450[1061,1061] 451[1062,1062] 452[1063,1063] 459[1064,1064] 460[1065,1065] 461[1066,1066] 468[1067,1067] 469[1068,1068] 470[1069,1069] 473[1070,1070] 474[1071,1071] 475[1072,1072] 476[1073,1073] 477[1074,1074] 478[1075,1075] 479[1076,1076] 480[1077,1077] 481[1078,1078] 482[1079,1079] 483[1080,1080] 484[1081,1081] 485[1082,1082] 486[1083,1083] 487[1084,1084] 488[1085,1085] 489[1086,1086] 490[1087,1087] 491[1088,1088] 492[1089,1089] 493[1090,1090] 494[1091,1091] 495[1092,1092] 498[1093,1093] 499[1094,1094] 500[1095,1095] 501[1096,1096] 502[1097,1097] 503[1098,1098] 504[1099,1099] 505[1100,1100] 506[1101,1101] 507[1102,1102] 508[1103,1103] 509[1104,1104] 511[1105,1105] 512[1106,1106] 513[1107,1107] 514[1108,1108] 516[1109,1109] 518[1110,1110] 521[1111,1111] 522[1112,1112] 523[1113,1113] 524[1114,1114] 525[1115,1115] 528[1116,1116] 531[1117,1117] 532[1118,1118] 533[1119,1119] 534[1120,1120] 535[1121,1121] 538[1122,1122] 539[1123,1124] 540[1125,1129] 541[1130,1134] 542[1135,1136] 543[1137,1138] 545[1139,1139] 546[1140,1140] 554[1141,1141] 555[1142,1142] 556[1143,1143] 557[1144,1144] 558[1145,1145] 559[1146,1146] 
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320
;; lr  def 	 89 557 558 559
;; live  in  	 87 88 320 321 343
;; live  gen 	 89 557 558 559
;; live  kill	
;; rd  in  	(5) 87[918],88[923],320[1019],321[1023],343[1029]
;; rd  gen 	(4) 89[930],557[1144],558[1145],559[1146]
;; rd  kill	(8) 89[930,931,932,933,934],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at top

(code_label 376 17 164 18 186 "" [0 uses])
(note 164 376 165 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 165
(debug_insn 165 164 166 18 (var_location:DI D#16 (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:827 -1
     (nil))
;;   UD chains for insn luid 1 uid 166
(debug_insn 166 165 167 18 (var_location:DI yy_cp (debug_expr:DI D#16)) lex.yy.c:827 -1
     (nil))
;;   UD chains for insn luid 2 uid 167
;;      reg 88 { d923(bb 47 insn 374) }
;;      reg 320 { d1019(bb 47 insn 366) }
(insn 167 166 168 18 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_916+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 168
(debug_insn 168 167 169 18 (var_location:DI yy_bp (debug_expr:DI D#16)) lex.yy.c:835 -1
     (nil))
;;   UD chains for insn luid 4 uid 169
(debug_insn 169 168 170 18 (var_location:SI D#15 (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:837 -1
     (nil))
;;   UD chains for insn luid 5 uid 170
(debug_insn 170 169 18 18 (var_location:SI yy_current_state (debug_expr:SI D#15)) lex.yy.c:837 -1
     (nil))
;;   UD chains for insn luid 6 uid 18
;;      reg 88 { d923(bb 47 insn 374) }
(insn 18 170 1438 18 (set (reg/v/f:DI 89 [ yy_cp ])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:830 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1438
(insn 1438 18 1452 18 (set (reg:QI 557)
        (const_int 1 [0x1])) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1452
;;      reg 557 { d1144(bb 18 insn 1438) }
(insn 1452 1438 970 18 (set (reg:QI 558)
        (reg:QI 557)) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 970
(insn 970 1452 822 18 (set (reg:DI 559)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 557 558 559
;; live  out 	 87 88 89 320 321 343 557 558 559
;; rd  out 	(9) 87[918],88[923],89[930],320[1019],321[1023],343[1029],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 371
;; live  in  	 87 88 89 557 558 559
;; live  gen 	 320 321 343 371
;; live  kill	
;; rd  in  	(9) 87[919,920],88[926,929],89[931,932],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 320[1017],321[1020],343[1027],371[1036]
;; rd  kill	(11) 320[1017,1018,1019],321[1020,1021,1022,1023],343[1027,1028,1029],371[1036]
;;  UD chains for artificial uses at top

(code_label 822 970 173 19 202 "" [0 uses])
(note 173 822 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 174
;;      reg 88 { d929(bb 155 insn 1174) d926(bb 108 insn 818) }
(insn 174 173 176 19 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_147+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 176
;;      reg 87 { d920(bb 155 insn 1177) d919(bb 106 insn 803) }
(insn 176 174 177 19 (set (reg:DI 371 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 177
;;      reg 371 { d1036(bb 19 insn 176) }
(insn 177 176 180 19 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 180
;;      reg 371 { d1036(bb 19 insn 176) }
(insn 180 177 181 19 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 371 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 557 558 559
;; live  out 	 87 88 89 320 321 343 557 558 559
;; rd  out 	(12) 87[919,920],88[926,929],89[931,932],320[1017],321[1020],343[1027],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 557
;; lr  def 	 313 314 315 316 556
;; live  in  	 87 88 89 320 321 343 557 558 559
;; live  gen 	 313 314 315 316 556
;; live  kill	
;; rd  in  	(18) 87[918,919,920],88[923,926,929],89[930,931,932],320[1017,1019],321[1020,1023],343[1027,1029],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 313[1009],314[1011],315[1013],316[1015],556[1143]
;; rd  kill	(9) 313[1009,1010],314[1011,1012],315[1013,1014],316[1015,1016],556[1143]
;;  UD chains for artificial uses at top

(code_label 181 180 182 20 124 "" [0 uses])
(note 182 181 183 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 183
(insn 183 182 184 20 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 184
(insn 184 183 19 20 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 19
(insn 19 184 20 20 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 20
(insn 20 19 1454 20 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1454
;;      reg 557 { d1144(bb 18 insn 1438) }
(insn 1454 20 255 20 (set (reg:QI 556)
        (reg:QI 557)) lex.yy.c:844 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 557 558 559
;; live  out 	 87 88 89 313 314 315 316 320 321 343 557 558 559
;; rd  out 	(22) 87[918,919,920],88[923,926,929],89[930,931,932],313[1009],314[1011],315[1013],316[1015],320[1017,1019],321[1020,1023],343[1027,1029],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 343 557 558
;; lr  def 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  in  	 87 88 89 313 314 315 316 320 321 343 557 558 559
;; live  gen 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  kill	
;; rd  in  	(31) 87[917,918,919,920],88[921,923,926,929],89[930,931,932],313[1009,1010],314[1011,1012],315[1013,1014],316[1015,1016],320[1017,1018,1019],321[1020,1022,1023],343[1027,1028,1029],557[1144],558[1145],559[1146]
;; rd  gen 	(11) 17[173],91[938],313[1010],314[1012],315[1014],316[1016],375[1037],376[1038],539[1123],545[1139],546[1140]
;; rd  kill	(16) 91[938,939],313[1009,1010],314[1011,1012],315[1013,1014],316[1015,1016],375[1037],376[1038],539[1123,1124],545[1139],546[1140]
;;  UD chains for artificial uses at top

(code_label 255 1454 185 21 130 "" [0 uses])
(note 185 255 186 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 186
;;      reg 89 { d932(bb 155 insn 1180) d931(bb 107 insn 813) d930(bb 18 insn 18) }
(debug_insn 186 185 187 21 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 187
;;      reg 88 { d929(bb 155 insn 1174) d926(bb 108 insn 818) d923(bb 47 insn 374) d921(bb 26 insn 243) }
(debug_insn 187 186 188 21 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 188
;;      reg 87 { d920(bb 155 insn 1177) d919(bb 106 insn 803) d918(bb 47 insn 375) d917(bb 26 insn 241) }
(debug_insn 188 187 190 21 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 190
;;      reg 320 { d1019(bb 47 insn 366) d1018(bb 27 insn 251) d1017(bb 19 insn 174) }
(insn 190 188 191 21 (set (reg:SI 375 [ D.6785 ])
        (zero_extend:SI (reg:QI 320 [ D.6789 ]))) lex.yy.c:841 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 320 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 4 uid 191
;;      reg 375 { d1037(bb 21 insn 190) }
(insn 191 190 1409 21 (set (reg:DI 376 [ D.6785 ])
        (zero_extend:DI (reg:SI 375 [ D.6785 ]))) lex.yy.c:841 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 375 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1409
;;      reg 376 { d1038(bb 21 insn 191) }
(debug_insn 1409 191 192 21 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
            (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) -1
     (nil))
;;   UD chains for insn luid 6 uid 192
;;      reg 376 { d1038(bb 21 insn 191) }
(insn 192 1409 193 21 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:841 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 376 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 7 uid 193
(debug_insn 193 192 194 21 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:841 -1
     (nil))
;;   UD chains for insn luid 8 uid 194
;;      reg 343 { d1029(bb 47 insn 370) d1028(bb 27 insn 254) d1027(bb 19 insn 177) }
(insn 194 193 1433 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:842 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:HI 343 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1433
;;      reg 343 { d1029(bb 47 insn 370) d1028(bb 27 insn 254) d1027(bb 19 insn 177) }
(insn 1433 194 1434 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 1434
;;      reg 17 { d170(bb 21 insn 1433) }
;;      reg 87 { d920(bb 155 insn 1177) d919(bb 106 insn 803) d918(bb 47 insn 375) d917(bb 26 insn 241) }
;;      reg 314 { d1012(bb 21 insn 1434) d1011(bb 20 insn 183) }
(insn 1434 1433 1435 21 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
            (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:844 953 {*movsicc_noc}
     (nil))
;;   UD chains for insn luid 11 uid 1435
;;      reg 343 { d1029(bb 47 insn 370) d1028(bb 27 insn 254) d1027(bb 19 insn 177) }
(insn 1435 1434 1436 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 1436
;;      reg 17 { d171(bb 21 insn 1435) }
;;      reg 88 { d929(bb 155 insn 1174) d926(bb 108 insn 818) d923(bb 47 insn 374) d921(bb 26 insn 243) }
;;      reg 316 { d1016(bb 21 insn 1436) d1015(bb 20 insn 184) }
(insn 1436 1435 1455 21 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
            (reg/v/f:DI 88 [ yy_cp ]))) lex.yy.c:844 954 {*movdicc_noc}
     (nil))
;;   UD chains for insn luid 13 uid 1455
;;      reg 558 { d1145(bb 18 insn 1452) }
(insn 1455 1436 1437 21 (set (reg:QI 545)
        (reg:QI 558)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 14 uid 1437
;;      reg 343 { d1029(bb 47 insn 370) d1028(bb 27 insn 254) d1027(bb 19 insn 177) }
(insn 1437 1455 1439 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 1439
;;      reg 17 { d172(bb 21 insn 1437) }
;;      reg 313 { d1010(bb 21 insn 1439) d1009(bb 20 insn 19) }
;;      reg 557 { d1144(bb 18 insn 1438) }
(insn 1439 1437 1456 21 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (reg:QI 557))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 16 uid 1456
;;      reg 558 { d1145(bb 18 insn 1452) }
(insn 1456 1439 1440 21 (set (reg:QI 546)
        (reg:QI 558)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 17 uid 1440
;;      reg 343 { d1029(bb 47 insn 370) d1028(bb 27 insn 254) d1027(bb 19 insn 177) }
(insn 1440 1456 1442 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 18 uid 1442
;;      reg 17 { d173(bb 21 insn 1440) }
;;      reg 315 { d1014(bb 21 insn 1442) d1013(bb 20 insn 20) }
;;      reg 557 { d1144(bb 18 insn 1438) }
(insn 1442 1440 1389 21 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (reg:QI 557))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 19 uid 1389
;;      reg 91 { d938(bb 21 insn 192) }
(insn 1389 1442 223 21 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 557 558 559
;; live  out 	 87 88 89 313 314 315 316 321 539 557 558 559
;; rd  out 	(22) 87[917,918,919,920],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],321[1020,1022,1023],539[1123],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 87 88 89 313 314 315 316 539 557 558 559
;; live  gen 	 321 378
;; live  kill	
;; rd  in  	(17) 87[916],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],539[1123,1124],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 321[1021],378[1039]
;; rd  kill	(5) 321[1020,1021,1022,1023],378[1039]
;;  UD chains for artificial uses at top

(code_label 223 1389 201 22 128 "" [1 uses])
(note 201 223 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 203
;;      reg 87 { d916(bb 24 insn 221) }
(insn 203 201 204 22 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 204
;;      reg 378 { d1039(bb 22 insn 203) }
(insn 204 203 205 22 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 557 558 559
;; live  out 	 87 88 89 313 314 315 316 321 539 557 558 559
;; rd  out 	(18) 87[916],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],321[1021],539[1123,1124],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 87 88 89 313 314 315 316 321 539 557 558 559
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
;; rd  in  	(25) 87[916,917,918,919,920],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],321[1020,1021,1022,1023],539[1123,1124],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 17[175],380[1040],382[1041],383[1042],384[1043]
;; rd  kill	(4) 380[1040],382[1041],383[1042],384[1043]
;;  UD chains for artificial uses at top

(code_label 205 204 206 23 126 "" [0 uses])
(note 206 205 207 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
(debug_insn 207 206 208 23 (var_location:QI yy_c (debug_expr:QI D#23)) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
;;      reg 87 { d920(bb 155 insn 1177) d919(bb 106 insn 803) d918(bb 47 insn 375) d917(bb 26 insn 241) d916(bb 24 insn 221) }
(debug_insn 208 207 210 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 210
;;      reg 321 { d1023(bb 47 insn 373) d1022(bb 26 insn 247) d1021(bb 22 insn 204) d1020(bb 19 insn 180) }
(insn 210 208 212 23 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 380 { d1040(bb 23 insn 210) }
;;      reg 539 { d1124(bb 25 insn 1390) d1123(bb 21 insn 1389) }
(insn 212 210 213 23 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 539 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 213
;;      reg 382 { d1041(bb 23 insn 212) }
(insn 213 212 214 23 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 5 uid 214
;;      reg 383 { d1042(bb 23 insn 213) }
(insn 214 213 215 23 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 215
;;      reg 87 { d920(bb 155 insn 1177) d919(bb 106 insn 803) d918(bb 47 insn 375) d917(bb 26 insn 241) d916(bb 24 insn 221) }
;;      reg 384 { d1043(bb 23 insn 214) }
(insn 215 214 216 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 216
;;      reg 17 { d175(bb 23 insn 215) }
(jump_insn 216 215 217 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 557 558 559
;; live  out 	 87 88 89 313 314 315 316 382 539 557 558 559
;; rd  out 	(22) 87[916,917,918,919,920],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],382[1041],539[1123,1124],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 87 88 89 313 314 315 316 539 557 558 559
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
;; rd  in  	(26) 17[175],87[916,917,918,919,920],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],380[1040],382[1041],383[1042],384[1043],539[1123,1124],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 17[176],87[916],118[940],386[1044]
;; rd  kill	(7) 87[916,917,918,919,920],118[940],386[1044]
;;  UD chains for artificial uses at top

(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 219
;;      reg 87 { d920(bb 155 insn 1177) d919(bb 106 insn 803) d918(bb 47 insn 375) d917(bb 26 insn 241) d916(bb 24 insn 221) }
(insn 219 217 220 24 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 220
;;      reg 386 { d1044(bb 24 insn 219) }
(insn 220 219 221 24 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 2 uid 221
;;      reg 118 { d940(bb 24 insn 220) }
(insn 221 220 222 24 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 3 uid 222
;;      reg 87 { d916(bb 24 insn 221) }
(debug_insn 222 221 224 24 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
;;   UD chains for insn luid 4 uid 224
;;      reg 87 { d916(bb 24 insn 221) }
(insn 224 222 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 5 uid 225
;;      reg 17 { d176(bb 24 insn 224) }
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 557 558 559
;; live  out 	 87 88 89 313 314 315 316 539 557 558 559
;; rd  out 	(17) 87[916],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],539[1123,1124],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 87 88 89 313 314 315 316 539 557 558 559
;; live  gen 	 91 388 539
;; live  kill	
;; rd  in  	(17) 87[916],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],539[1123,1124],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 91[939],388[1045],539[1124]
;; rd  kill	(5) 91[938,939],388[1045],539[1123,1124]
;;  UD chains for artificial uses at top

(note 226 225 229 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 229
;;      reg 539 { d1124(bb 25 insn 1390) d1123(bb 21 insn 1389) }
(insn 229 226 1408 25 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 539 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 539 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1408
;;      reg 388 { d1045(bb 25 insn 229) }
(debug_insn 1408 229 230 25 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
            (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) -1
     (nil))
;;   UD chains for insn luid 2 uid 230
;;      reg 388 { d1045(bb 25 insn 229) }
(insn 230 1408 231 25 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 231
(debug_insn 231 230 1390 25 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:851 -1
     (nil))
;;   UD chains for insn luid 4 uid 1390
;;      reg 91 { d939(bb 25 insn 230) }
(insn 1390 231 234 25 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 557 558 559
;; live  out 	 87 88 89 313 314 315 316 539 557 558 559
;; rd  out 	(16) 87[916],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],539[1124],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 538
;; live  in  	 88 89 313 314 315 316 382 557 558 559
;; live  gen 	 17 [flags] 87 88 321 393 538
;; live  kill	 17 [flags]
;; rd  in  	(22) 87[916,917,918,919,920],88[921,923,926,929],89[930,931,932],313[1010],314[1012],315[1014],316[1016],382[1041],539[1123,1124],557[1144],558[1145],559[1146]
;; rd  gen 	(6) 17[178],87[917],88[921],321[1022],393[1046],538[1122]
;; rd  kill	(20) 87[916,917,918,919,920],88[921,922,923,924,925,926,927,928,929],321[1020,1021,1022,1023],393[1046],538[1122]
;;  UD chains for artificial uses at top

(code_label 234 1390 235 26 127 "" [1 uses])
(note 235 234 240 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 240
;;      reg 382 { d1041(bb 23 insn 212) }
(insn 240 235 241 26 (set (reg:DI 393 [ D.6785 ])
        (zero_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:853 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 382 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 241
;;      reg 393 { d1046(bb 26 insn 240) }
(insn 241 240 242 26 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 393 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:853 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 393 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 242
;;      reg 87 { d917(bb 26 insn 241) }
(debug_insn 242 241 243 26 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:853 -1
     (nil))
;;   UD chains for insn luid 3 uid 243
;;      reg 88 { d929(bb 155 insn 1174) d926(bb 108 insn 818) d923(bb 47 insn 374) d921(bb 26 insn 243) }
(insn 243 242 244 26 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:854 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 244
;;      reg 88 { d921(bb 26 insn 243) }
(debug_insn 244 243 246 26 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:854 -1
     (nil))
;;   UD chains for insn luid 5 uid 246
;;      reg 87 { d917(bb 26 insn 241) }
(insn 246 244 247 26 (set (reg:DI 538 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:856 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 6 uid 247
;;      reg 538 { d1122(bb 26 insn 246) }
(insn 247 246 248 26 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:856 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 248
;;      reg 321 { d1022(bb 26 insn 247) }
(insn 248 247 249 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 321 [ D.6787 ])
            (const_int 190 [0xbe]))) lex.yy.c:856 6 {*cmphi_1}
     (nil))
;;   UD chains for insn luid 8 uid 249
;;      reg 17 { d178(bb 26 insn 248) }
(jump_insn 249 248 250 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) lex.yy.c:856 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 258)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 557 558 559
;; live  out 	 87 88 89 313 314 315 316 321 538 557 558 559
;; rd  out 	(14) 87[917],88[921],89[930,931,932],313[1010],314[1012],315[1014],316[1016],321[1022],538[1122],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 538
;; lr  def 	 320 343
;; live  in  	 87 88 89 313 314 315 316 321 538 557 558 559
;; live  gen 	 320 343
;; live  kill	
;; rd  in  	(16) 17[178],87[917],88[921],89[930,931,932],313[1010],314[1012],315[1014],316[1016],321[1022],393[1046],538[1122],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 320[1018],343[1028]
;; rd  kill	(6) 320[1017,1018,1019],343[1027,1028,1029]
;;  UD chains for artificial uses at top

(note 250 249 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 251
;;      reg 88 { d921(bb 26 insn 243) }
(insn 251 250 254 27 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 MEM[base: yy_cp_82, offset: 0B]+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 254
;;      reg 538 { d1122(bb 26 insn 246) }
(insn 254 251 258 27 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 557 558 559
;; live  out 	 87 88 89 313 314 315 316 320 321 343 557 558 559
;; rd  out 	(15) 87[917],88[921],89[930,931,932],313[1010],314[1012],315[1014],316[1016],320[1018],321[1022],343[1028],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 315 316 538 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(14) 87[917],88[921],89[930,931,932],313[1010],314[1012],315[1014],316[1016],321[1022],538[1122],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[179]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 258 254 259 28 129 "" [1 uses])
(note 259 258 260 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 260
;;      reg 315 { d1014(bb 21 insn 1442) }
(insn 260 259 261 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (nil)))
;;   UD chains for insn luid 1 uid 261
;;      reg 17 { d179(bb 28 insn 260) }
(jump_insn 261 260 262 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 264)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 264)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 557 558 559
;; live  out 	 88 89 313 314 316 538 557 558 559
;; rd  out 	(11) 88[921],89[930,931,932],313[1010],314[1012],316[1016],538[1122],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 88 89 313 314 316 538 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(11) 88[921],89[930,931,932],313[1010],314[1012],316[1016],538[1122],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 262 261 263 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 263
;;      reg 316 { d1016(bb 21 insn 1436) }
(insn 263 262 264 29 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 557 558 559
;; live  out 	 88 89 313 314 538 557 558 559
;; rd  out 	(10) 88[921],89[930,931,932],313[1010],314[1012],538[1122],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u245(6){ }u246(7){ }u247(16){ }u248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 538 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(11) 88[921],89[930,931,932],313[1010],314[1012],316[1016],538[1122],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[180]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 264 263 265 30 131 "" [1 uses])
(note 265 264 266 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 266
;;      reg 313 { d1010(bb 21 insn 1439) }
(insn 266 265 267 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (nil)))
;;   UD chains for insn luid 1 uid 267
;;      reg 17 { d180(bb 30 insn 266) }
(jump_insn 267 266 268 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 270)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 270)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 557 558 559
;; live  out 	 88 89 314 538 557 558 559
;; rd  out 	(9) 88[921],89[930,931,932],314[1012],538[1122],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u251(6){ }u252(7){ }u253(16){ }u254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 88 89 314 538 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(9) 88[921],89[930,931,932],314[1012],538[1122],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 268 267 269 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 269
;;      reg 314 { d1012(bb 21 insn 1434) }
(insn 269 268 270 31 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 557 558 559
;; live  out 	 88 89 538 557 558 559
;; rd  out 	(8) 88[921],89[930,931,932],538[1122],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 538 559
;; lr  def 	 186 555
;; live  in  	 88 89 538 557 558 559
;; live  gen 	 186 555
;; live  kill	
;; rd  in  	(9) 88[921],89[930,931,932],314[1012],538[1122],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 186[949],555[1142]
;; rd  kill	(5) 186[949,950,951,952],555[1142]
;;  UD chains for artificial uses at top

(code_label 270 269 271 32 132 "" [1 uses])
(note 271 270 274 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 274
;;      reg 538 { d1122(bb 26 insn 246) }
(insn 274 271 1457 32 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 1457
;;      reg 559 { d1146(bb 18 insn 970) }
(insn 1457 274 390 32 (set (reg:DI 555)
        (reg:DI 559)) -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 557 558 559
;; live  out 	 88 89 186 557 558 559
;; rd  out 	(8) 88[921],89[930,931,932],186[949],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 186 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(16) 87[919],88[924,925,927,928],89[930,931,932,933,934],186[950,951,952],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 390 1457 277 33 187 "" [1 uses])
(note 277 390 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 557 558 559
;; live  out 	 88 89 186 557 558 559
;; rd  out 	(15) 88[924,925,927,928],89[930,931,932,933,934],186[950,951,952],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 88 89 186 557 558 559
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(17) 88[921,924,925,927,928],89[930,931,932,933,934],186[949,950,951,952],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 17[181],90[935]
;; rd  kill	(3) 90[935,936,937]
;;  UD chains for artificial uses at top

(code_label 278 277 279 34 133 "" [0 uses])
(note 279 278 280 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 280
;;      reg 89 { d934(bb 163 insn 1235) d933(bb 156 insn 1211) d932(bb 155 insn 1180) d931(bb 107 insn 813) d930(bb 18 insn 18) }
(debug_insn 280 279 281 34 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 281
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d921(bb 26 insn 243) }
(debug_insn 281 280 282 34 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 282
(debug_insn 282 281 283 34 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 3 uid 283
;;      reg 186 { d952(bb 156 insn 1215) d951(bb 101 insn 755) d950(bb 48 insn 389) d949(bb 32 insn 274) }
(insn 283 282 284 34 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (reg:HI 186 [ D.6786 ]))) lex.yy.c:859 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 186 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 4 uid 284
;;      reg 90 { d935(bb 34 insn 283) }
(debug_insn 284 283 285 34 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:859 -1
     (nil))
;;   UD chains for insn luid 5 uid 285
;;      reg 90 { d935(bb 34 insn 283) }
(insn 285 284 286 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 0 [0]))) lex.yy.c:860 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 286
;;      reg 17 { d181(bb 34 insn 285) }
(jump_insn 286 285 287 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) lex.yy.c:860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 296)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; live  out 	 88 89 90 557 558 559
;; rd  out 	(14) 88[921,924,925,927,928],89[930,931,932,933,934],90[935],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 89 557 558 559
;; live  gen 	 88 90 401 402
;; live  kill	
;; rd  in  	(14) 88[921,924,925,927,928],89[930,931,932,933,934],90[935],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 88[922],90[936],401[1047],402[1048]
;; rd  kill	(14) 88[921,922,923,924,925,926,927,928,929],90[935,936,937],401[1047],402[1048]
;;  UD chains for artificial uses at top

(note 287 286 288 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 288
(insn 288 287 289 35 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:862 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 289
;;      reg 88 { d922(bb 35 insn 288) }
(debug_insn 289 288 290 35 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:862 -1
     (nil))
;;   UD chains for insn luid 2 uid 290
(debug_insn 290 289 292 35 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:863 -1
     (nil))
;;   UD chains for insn luid 3 uid 292
(insn 292 290 293 35 (set (reg:SI 402 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:864 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 293
;;      reg 402 { d1048(bb 35 insn 292) }
(insn 293 292 294 35 (set (reg:DI 401 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 402 [ yy_last_accepting_state ]))) lex.yy.c:864 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 402 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 5 uid 294
;;      reg 401 { d1047(bb 35 insn 293) }
(insn 294 293 295 35 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 401 [ yy_last_accepting_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16]))) lex.yy.c:864 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 401 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 6 uid 295
;;      reg 90 { d936(bb 35 insn 294) }
(debug_insn 295 294 296 35 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:864 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; live  out 	 88 89 90 557 558 559
;; rd  out 	(10) 88[922],89[930,931,932,933,934],90[936],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 403 404
;; live  in  	 88 89 90 557 558 559
;; live  gen 	 17 [flags] 403 404
;; live  kill	 17 [flags]
;; rd  in  	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[183],403[1049],404[1050]
;; rd  kill	(2) 403[1049],404[1050]
;;  UD chains for artificial uses at top

(code_label 296 295 297 36 134 "" [1 uses])
(note 297 296 298 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 298
;;      reg 90 { d936(bb 35 insn 294) d935(bb 34 insn 283) }
(debug_insn 298 297 299 36 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 299
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
(debug_insn 299 298 300 36 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 300
;;      reg 89 { d934(bb 163 insn 1235) d933(bb 156 insn 1211) d932(bb 155 insn 1180) d931(bb 107 insn 813) d930(bb 18 insn 18) }
(insn 300 299 302 36 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 302
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
;;      reg 89 { d934(bb 163 insn 1235) d933(bb 156 insn 1211) d932(bb 155 insn 1180) d931(bb 107 insn 813) d930(bb 18 insn 18) }
(insn 302 300 303 36 (parallel [
            (set (reg:DI 403)
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (reg/v/f:DI 89 [ yy_cp ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:867 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 303
;;      reg 403 { d1049(bb 36 insn 302) }
(insn 303 302 304 36 (set (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])
        (reg:DI 403)) lex.yy.c:867 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
;;   UD chains for insn luid 5 uid 304
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
(insn 304 303 305 36 (set (reg:QI 404 [ *yy_cp_6 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 305
;;      reg 404 { d1050(bb 36 insn 304) }
(insn 305 304 306 36 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 404 [ *yy_cp_6 ])) lex.yy.c:867 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 404 [ *yy_cp_6 ])
        (nil)))
;;   UD chains for insn luid 7 uid 306
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
(insn 306 305 307 36 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 307
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
(insn 307 306 308 36 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 308
;;      reg 90 { d936(bb 35 insn 294) d935(bb 34 insn 283) }
(insn 308 307 309 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 46 [0x2e]))) lex.yy.c:869 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 10 uid 309
;;      reg 17 { d183(bb 36 insn 308) }
(jump_insn 309 308 310 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; live  out 	 88 89 90 557 558 559
;; rd  out 	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 88 89 90 557 558 559
;; live  gen 	 17 [flags] 406
;; live  kill	
;; rd  in  	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 17[184],406[1051]
;; rd  kill	(1) 406[1051]
;;  UD chains for artificial uses at top

(note 310 309 312 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 90 { d936(bb 35 insn 294) d935(bb 34 insn 283) }
(insn 312 310 313 37 (set (reg:DI 406 [ yy_act ])
        (sign_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:869 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 313
;;      reg 406 { d1051(bb 37 insn 312) }
(insn 313 312 314 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:SI (plus:DI (mult:DI (reg:DI 406 [ yy_act ])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)) [2 yy_rule_can_match_eol S4 A32])
            (const_int 0 [0]))) lex.yy.c:869 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 406 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 2 uid 314
;;      reg 17 { d184(bb 37 insn 313) }
(jump_insn 314 313 315 37 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; live  out 	 88 89 90 557 558 559
;; rd  out 	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307 311 327
;; live  in  	 88 89 90 557 558 559
;; live  gen 	 17 [flags] 307 311 327
;; live  kill	 17 [flags]
;; rd  in  	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 17[186],307[1002],311[1007],327[1025]
;; rd  kill	(4) 307[1002],311[1007,1008],327[1025]
;;  UD chains for artificial uses at top

(note 315 314 316 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 316
(debug_insn 316 315 317 38 (var_location:DI yyl (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 317
(insn 317 316 326 38 (set (reg:DI 307 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:872 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 326
(insn 326 317 328 38 (set (reg:DI 311 [ ivtmp.210 ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 328
;;      reg 307 { d1002(bb 38 insn 317) }
;;      reg 311 { d1007(bb 38 insn 326) }
(insn 328 326 318 38 (parallel [
            (set (reg:DI 327 [ D.6796 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (reg:DI 307 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 318
;;      reg 307 { d1002(bb 38 insn 317) }
(insn 318 328 319 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 307 [ D.6781 ])
            (const_int 0 [0]))) lex.yy.c:872 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 319
;;      reg 17 { d186(bb 38 insn 318) }
(jump_insn 319 318 320 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 343)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 343)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; live  out 	 88 89 90 311 327 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007],327[1025],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 559
;; lr  def 	 554
;; live  in  	 88 89 90 557 558 559
;; live  gen 	 554
;; live  kill	
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007,1008],327[1025],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 554[1141]
;; rd  kill	(1) 554[1141]
;;  UD chains for artificial uses at top

(code_label 320 319 321 39 135 "" [3 uses])
(note 321 320 1451 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1451
;;      reg 559 { d1146(bb 18 insn 970) }
(insn 1451 321 343 39 (set (reg:DI 554)
        (reg:DI 559)) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; live  out 	 88 89 90 557 558 559
;; rd  out 	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007],327[1025],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 343 1451 329 40 139 "" [1 uses])
(note 329 343 1443 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; live  out 	 88 89 90 311 327 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007],327[1025],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 557 558 559
;; live  gen 	
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007,1008],327[1025],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 333 332 334 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 334
(insn 334 333 335 41 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; live  out 	 88 89 90 311 327 557 558 559
;; rd  out 	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007,1008],327[1025],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 88 89 90 311 327 557 558 559
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007,1008],327[1025],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 17[189],311[1008]
;; rd  kill	(2) 311[1007,1008]
;;  UD chains for artificial uses at top

(code_label 335 334 336 42 138 "" [1 uses])
(note 336 335 337 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 337
;;      reg 311 { d1008(bb 42 insn 340) d1007(bb 38 insn 326) }
(debug_insn 337 336 339 42 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 339
(debug_insn 339 337 340 42 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
;;   UD chains for insn luid 2 uid 340
;;      reg 311 { d1008(bb 42 insn 340) d1007(bb 38 insn 326) }
(insn 340 339 341 42 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 341
;;      reg 311 { d1008(bb 42 insn 340) }
;;      reg 327 { d1025(bb 38 insn 328) }
(insn 341 340 342 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 342
;;      reg 17 { d189(bb 42 insn 341) }
(jump_insn 342 341 346 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; live  out 	 88 89 90 311 327 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1008],327[1025],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(19) 17[189],88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1008],327[1025],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 346 342 347 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; live  out 	 88 89 90 311 327 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1008],327[1025],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(17) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936,937],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[190]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 347 346 348 44 137 "" [0 uses])
(note 348 347 349 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 349
;;      reg 90 { d937(bb 154 insn 1167) d936(bb 35 insn 294) d935(bb 34 insn 283) }
(debug_insn 349 348 350 44 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 350
;;      reg 90 { d937(bb 154 insn 1167) d936(bb 35 insn 294) d935(bb 34 insn 283) }
(insn 350 349 351 44 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 2 uid 351
;;      reg 17 { d190(bb 44 insn 350) }
(jump_insn 351 350 1350 44 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; live  out 	 88 89 90 557 558 559
;; rd  out 	(17) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936,937],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 88 89 90 557 558 559
;; live  gen 	 407 409
;; live  kill	
;; rd  in  	(17) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936,937],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 407[1052],409[1053]
;; rd  kill	(2) 407[1052],409[1053]
;;  UD chains for artificial uses at top

(note 1350 351 352 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 352
;;      reg 90 { d937(bb 154 insn 1167) d936(bb 35 insn 294) d935(bb 34 insn 283) }
(insn 352 1350 354 45 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 1 uid 354
;;      reg 407 { d1052(bb 45 insn 352) }
(insn 354 352 355 45 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
        (insn_list:REG_LABEL_OPERAND 357 (nil))))
;;   UD chains for insn luid 2 uid 355
;;      reg 409 { d1053(bb 45 insn 354) }
(jump_insn 355 354 360 45 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 557 558 559
;; live  out 	 88 89 557 558 559
;; rd  out 	(14) 88[921,922,924,925,927,928],89[930,931,932,933,934],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u371(6){ }u372(7){ }u373(16){ }u374(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 411
;; live  in  	
;; live  gen 	 87 88 320 321 342 343 411
;; live  kill	
;; rd  in  	(14) 88[921,922,924,925,927,928],89[930,931,932,933,934],557[1144],558[1145],559[1146]
;; rd  gen 	(7) 87[918],88[923],320[1019],321[1023],342[1026],343[1029],411[1054]
;; rd  kill	(26) 87[916,917,918,919,920],88[921,922,923,924,925,926,927,928,929],320[1017,1018,1019],321[1020,1021,1022,1023],342[1026],343[1027,1028,1029],411[1054]
;;  UD chains for artificial uses at top

(code_label 364 44 365 47 144 "" [5 uses])
(note 365 364 366 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 366
(insn 366 365 367 47 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 367
(insn 367 366 369 47 (set (reg:SI 342 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 369
;;      reg 342 { d1026(bb 47 insn 367) }
(insn 369 367 370 47 (set (reg:DI 411 [ D.6777 ])
        (sign_extend:DI (reg:SI 342 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 370
;;      reg 411 { d1054(bb 47 insn 369) }
(insn 370 369 373 47 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 373
;;      reg 411 { d1054(bb 47 insn 369) }
(insn 373 370 374 47 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 411 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 5 uid 374
(insn 374 373 375 47 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 375
;;      reg 342 { d1026(bb 47 insn 367) }
(insn 375 374 379 47 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 342 [ D.6777 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 342 [ D.6777 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343
;; live  out 	 87 88 320 321 343
;; rd  out 	(5) 87[918],88[923],320[1019],321[1023],343[1029]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 88 89 557 558 559
;; live  gen 	 88 186 414 416 417
;; live  kill	
;; rd  in  	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],407[1052],409[1053],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 88[924],186[950],414[1055],416[1056],417[1057]
;; rd  kill	(16) 88[921,922,923,924,925,926,927,928,929],186[949,950,951,952],414[1055],416[1056],417[1057]
;;  UD chains for artificial uses at top

(code_label 379 375 380 48 141 "" [1 uses])
(note 380 379 381 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 381
(insn 381 380 382 48 (set (reg:QI 414 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:885 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 382
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
;;      reg 414 { d1055(bb 48 insn 381) }
(insn 382 381 383 48 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 414 [ yy_hold_char ])) lex.yy.c:885 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 414 [ yy_hold_char ])
        (expr_list:REG_DEAD (reg/v/f:DI 88 [ yy_cp ])
            (nil))))
;;   UD chains for insn luid 2 uid 383
(insn 383 382 384 48 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:886 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 384
;;      reg 88 { d924(bb 48 insn 383) }
(debug_insn 384 383 385 48 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:886 -1
     (nil))
;;   UD chains for insn luid 4 uid 385
(debug_insn 385 384 387 48 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:887 -1
     (nil))
;;   UD chains for insn luid 5 uid 387
(insn 387 385 388 48 (set (reg:SI 417 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 388
;;      reg 417 { d1057(bb 48 insn 387) }
(insn 388 387 389 48 (set (reg:DI 416 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 417 [ yy_last_accepting_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 417 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 7 uid 389
;;      reg 416 { d1056(bb 48 insn 388) }
(insn 389 388 393 48 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 416 [ yy_last_accepting_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 416 [ yy_last_accepting_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 557 558 559
;; live  out 	 88 89 186 557 558 559
;; rd  out 	(10) 88[924],89[930,931,932,933,934],186[950],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	 88 89 557 558 559
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
;; rd  in  	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],407[1052],409[1053],557[1144],558[1145],559[1146]
;; rd  gen 	(9) 17[195],147[941],152[942],245[976],445[1058],446[1059],447[1060],540[1125],541[1130]
;; rd  kill	(20) 147[941],152[942],245[976,977,978,979,980],445[1058],446[1059],447[1060],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134]
;;  UD chains for artificial uses at top

(code_label 707 704 708 97 184 "" [1 uses])
(note 708 707 709 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 709
(debug_insn 709 708 710 97 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
;;   UD chains for insn luid 1 uid 710
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
(insn 710 709 711 97 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 711
;;      reg 445 { d1058(bb 97 insn 710) }
(insn 711 710 712 97 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 712
;;      reg 147 { d941(bb 97 insn 711) }
(debug_insn 712 711 713 97 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
;;   UD chains for insn luid 4 uid 713
(insn 713 712 714 97 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 714
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) d925(bb 101 insn 745) d924(bb 48 insn 383) d922(bb 35 insn 288) d921(bb 26 insn 243) }
;;      reg 446 { d1059(bb 97 insn 713) }
(insn 714 713 715 97 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
;;   UD chains for insn luid 6 uid 715
(insn 715 714 716 97 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 716
;;      reg 540 { d1125(bb 97 insn 715) }
(insn 716 715 717 97 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 8 uid 717
(insn 717 716 718 97 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 718
;;      reg 447 { d1060(bb 97 insn 716) }
;;      reg 541 { d1130(bb 97 insn 717) }
;;   eq_note reg 447 { d1060(bb 97 insn 716) }
(insn 718 717 719 97 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 447 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 447 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 10 uid 719
;;      reg 152 { d942(bb 97 insn 718) }
(insn 719 718 720 97 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 11 uid 720
;;      reg 245 { d976(bb 97 insn 719) }
(insn 720 719 721 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 721
;;      reg 17 { d195(bb 97 insn 720) }
(jump_insn 721 720 722 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 557 558 559
;; live  out 	 88 89 147 152 245 540 541 557 558 559
;; rd  out 	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],245[976],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 88 89 147 152 245 540 541 557 558 559
;; live  gen 	 154
;; live  kill	
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],245[976],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 154[943]
;; rd  kill	(2) 154[943,944]
;;  UD chains for artificial uses at top

(note 722 721 723 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 723
(insn 723 722 726 98 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 557 558 559
;; live  out 	 88 89 147 152 154 245 540 541 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],154[943],245[976],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 88 89 147 152 245 540 541 557 558 559
;; live  gen 	 154 245 450
;; live  kill	
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],245[976],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 154[944],245[977],450[1061]
;; rd  kill	(8) 154[943,944],245[976,977,978,979,980],450[1061]
;;  UD chains for artificial uses at top

(code_label 726 723 727 99 195 "" [1 uses])
(note 727 726 728 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 728
;;      reg 245 { d976(bb 97 insn 719) }
(insn 728 727 729 99 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 729
;;      reg 154 { d944(bb 99 insn 728) }
(insn 729 728 730 99 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 730
(insn 730 729 731 99 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 731
;;      reg 245 { d976(bb 97 insn 719) }
;;      reg 450 { d1061(bb 99 insn 730) }
(insn 731 730 732 99 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 4 uid 732
;;      reg 152 { d942(bb 97 insn 718) }
(insn 732 731 733 99 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 733
;;      reg 245 { d977(bb 99 insn 732) }
(insn 733 732 734 99 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 557 558 559
;; live  out 	 88 89 147 152 154 245 540 541 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],154[944],245[977],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 88 89 147 152 154 245 540 541 557 558 559
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; rd  in  	(22) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],154[943,944],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 17[197],156[945],157[946],158[947],244[974]
;; rd  kill	(5) 156[945],157[946],158[947],244[974,975]
;;  UD chains for artificial uses at top

(code_label 734 733 735 100 196 "" [0 uses])
(note 735 734 736 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 736
;;      reg 245 { d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 736 735 737 100 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 737
;;      reg 154 { d944(bb 99 insn 728) d943(bb 98 insn 723) }
(insn 737 736 738 100 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 2 uid 738
;;      reg 156 { d945(bb 100 insn 736) }
;;      reg 157 { d946(bb 100 insn 737) }
(insn 738 737 739 100 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 739
(insn 739 738 740 100 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 740
;;      reg 158 { d947(bb 100 insn 738) }
;;      reg 244 { d974(bb 100 insn 739) }
(insn 740 739 741 100 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 5 uid 741
;;      reg 17 { d197(bb 100 insn 740) }
(jump_insn 741 740 742 100 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 557 558 559
;; live  out 	 88 89 147 152 156 157 158 244 245 540 541 557 558 559
;; rd  out 	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],157[946],158[947],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 543
;; live  in  	 147 557 558 559
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 543
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],157[946],158[947],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(8) 0[0],17[200],88[925],186[951],193[956],451[1062],452[1063],543[1137]
;; rd  kill	(31) 0[0,1,2,3,4,5,6,7,8,9,10,11],88[921,922,923,924,925,926,927,928,929],186[949,950,951,952],193[956,957],451[1062],452[1063],543[1137,1138]
;;  UD chains for artificial uses at top

(note 742 741 743 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 743
;;      reg 147 { d941(bb 97 insn 711) }
(insn 743 742 744 101 (set (reg:DI 451 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1173 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
;;   UD chains for insn luid 1 uid 744
(insn 744 743 745 101 (set (reg/f:DI 452 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 745
;;      reg 451 { d1062(bb 101 insn 743) }
;;      reg 452 { d1063(bb 101 insn 744) }
;;   eq_note reg 451 { d1062(bb 101 insn 743) }
(insn 745 744 746 101 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg:DI 451 [ D.6790 ])
                    (reg/f:DI 452 [ yytext ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1173 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 452 [ yytext ])
        (expr_list:REG_DEAD (reg:DI 451 [ D.6790 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                        (reg:DI 451 [ D.6790 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 746
;;      reg 88 { d925(bb 101 insn 745) }
(insn 746 745 747 101 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 747
;;      reg 7 { }
(call_insn 747 746 1407 101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1175 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 5 uid 1407
;;      reg 0 { d0(bb 101 insn 747) }
(debug_insn 1407 747 748 101 (var_location:SI D#22 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 6 uid 748
;;      reg 0 { d0(bb 101 insn 747) }
(insn 748 1407 749 101 (set (reg/v:SI 193 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1175 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 749
(debug_insn 749 748 750 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 8 uid 750
(debug_insn 750 749 751 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 9 uid 751
;;      reg 88 { d925(bb 101 insn 745) }
(debug_insn 751 750 752 101 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1443 -1
     (nil))
;;   UD chains for insn luid 10 uid 752
(debug_insn 752 751 754 101 (var_location:QI yy_c (const_int 1 [0x1])) lex.yy.c:1445 -1
     (nil))
;;   UD chains for insn luid 11 uid 754
;;      reg 193 { d956(bb 101 insn 748) }
(insn 754 752 755 101 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1446 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 12 uid 755
;;      reg 543 { d1137(bb 101 insn 754) }
(insn 755 754 756 101 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) lex.yy.c:1446 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 13 uid 756
;;      reg 186 { d951(bb 101 insn 755) }
(insn 756 755 757 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 186 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:1446 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 14 uid 757
;;      reg 17 { d200(bb 101 insn 756) }
(jump_insn 757 756 758 101 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 761)
            (pc))) lex.yy.c:1446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 761)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 557 558 559
;; live  out 	 88 186 193 543 557 558 559
;; rd  out 	(7) 88[925],186[951],193[956],543[1137],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 88 186 193 543 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 88[925],186[951],193[956],543[1137],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 758 757 759 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 759
;;      reg 193 { d956(bb 101 insn 748) }
(insn 759 758 760 102 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1448 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 760
;;      reg 88 { d925(bb 101 insn 745) }
(insn 760 759 761 102 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1449 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 557 558 559
;; live  out 	 88 186 193 543 557 558 559
;; rd  out 	(7) 88[925],186[951],193[956],543[1137],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193 543
;; lr  def 	 17 [flags] 187 459 460 461 542
;; live  in  	 88 186 193 543 557 558 559
;; live  gen 	 17 [flags] 187 459 460 461 542
;; live  kill	 17 [flags]
;; rd  in  	(7) 88[925],186[951],193[956],543[1137],557[1144],558[1145],559[1146]
;; rd  gen 	(6) 17[202],187[953],459[1064],460[1065],461[1066],542[1135]
;; rd  kill	(7) 187[953,954],459[1064],460[1065],461[1066],542[1135,1136]
;;  UD chains for artificial uses at top

(code_label 761 760 762 103 198 "" [1 uses])
(note 762 761 763 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 763
(debug_insn 763 762 764 103 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 764
(debug_insn 764 763 767 103 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 767
;;      reg 543 { d1137(bb 101 insn 754) }
(insn 767 764 769 103 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 769
;;      reg 187 { d953(bb 103 insn 767) }
(insn 769 767 770 103 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 4 uid 770
;;      reg 542 { d1135(bb 103 insn 769) }
(insn 770 769 771 103 (parallel [
            (set (reg:SI 459 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 771
;;      reg 459 { d1064(bb 103 insn 770) }
(insn 771 770 772 103 (set (reg:DI 460 [ D.6777 ])
        (sign_extend:DI (reg:SI 459 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 459 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 772
;;      reg 460 { d1065(bb 103 insn 771) }
(insn 772 771 773 103 (set (reg:SI 461 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 460 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 460 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 773
;;      reg 193 { d956(bb 101 insn 748) }
;;      reg 461 { d1066(bb 103 insn 772) }
(insn 773 772 774 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 193 [ yy_current_state ])
            (reg:SI 461 [ D.6777 ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 461 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 8 uid 774
;;      reg 17 { d202(bb 103 insn 773) }
(jump_insn 774 773 775 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 797)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 797)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 557 558 559
;; live  out 	 88 186 542 543 557 558 559
;; rd  out 	(7) 88[925],186[951],542[1135],543[1137],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 88[925],186[951],542[1135],543[1137],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 775 774 789 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 557 558 559
;; live  out 	 88 186 543 557 558 559
;; rd  out 	(6) 88[925],186[951],543[1137],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 88 186 543 557 558 559
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
;; rd  in  	(7) 88[925],186[951],543[1137,1138],557[1144],558[1145],559[1146]
;; rd  gen 	(9) 17[204],187[954],192[955],193[957],468[1067],469[1068],470[1069],542[1136],543[1138]
;; rd  kill	(12) 187[953,954],192[955],193[956,957],468[1067],469[1068],470[1069],542[1135,1136],543[1137,1138]
;;  UD chains for artificial uses at top

(code_label 789 775 776 105 200 "" [0 uses])
(note 776 789 777 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 777
(debug_insn 777 776 778 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 778
(debug_insn 778 777 781 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 781
;;      reg 543 { d1138(bb 105 insn 787) d1137(bb 101 insn 754) }
(insn 781 778 1406 105 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 543 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 3 uid 1406
;;      reg 192 { d955(bb 105 insn 781) }
(debug_insn 1406 781 782 105 (var_location:SI D#22 (sign_extend:SI (reg:HI 192 [ D.6786 ]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 782
;;      reg 192 { d955(bb 105 insn 781) }
(insn 782 1406 784 105 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 5 uid 784
(debug_insn 784 782 785 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 6 uid 785
(debug_insn 785 784 787 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 7 uid 787
;;      reg 193 { d957(bb 105 insn 782) }
(insn 787 785 788 105 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 8 uid 788
;;      reg 543 { d1138(bb 105 insn 787) }
(insn 788 787 791 105 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 791
;;      reg 187 { d954(bb 105 insn 788) }
(insn 791 788 792 105 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 10 uid 792
;;      reg 542 { d1136(bb 105 insn 791) }
(insn 792 791 793 105 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 793
;;      reg 468 { d1067(bb 105 insn 792) }
(insn 793 792 794 105 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 12 uid 794
;;      reg 469 { d1068(bb 105 insn 793) }
(insn 794 793 795 105 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 13 uid 795
;;      reg 193 { d957(bb 105 insn 782) }
;;      reg 470 { d1069(bb 105 insn 794) }
(insn 795 794 796 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 14 uid 796
;;      reg 17 { d204(bb 105 insn 795) }
(jump_insn 796 795 1445 105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1445)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1445)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 557 558 559
;; live  out 	 88 186 542 543 557 558 559
;; rd  out 	(7) 88[925],186[951],542[1136],543[1138],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 542
;; lr  def 	 17 [flags] 87 473 474
;; live  in  	 88 186 542 557 558 559
;; live  gen 	 17 [flags] 87 473 474
;; live  kill	 17 [flags]
;; rd  in  	(9) 88[925],186[951],542[1135,1136],543[1137,1138],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 17[206],87[919],473[1070],474[1071]
;; rd  kill	(7) 87[916,917,918,919,920],473[1070],474[1071]
;;  UD chains for artificial uses at top

(code_label 797 1444 798 106 199 "" [1 uses])
(note 798 797 801 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 801
;;      reg 542 { d1136(bb 105 insn 791) d1135(bb 103 insn 769) }
(insn 801 798 802 106 (parallel [
            (set (reg:SI 473 [ D.6785 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1457 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 542 [ D.6785 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 802
;;      reg 473 { d1070(bb 106 insn 801) }
(insn 802 801 803 106 (set (reg:DI 474 [ D.6785 ])
        (zero_extend:DI (reg:SI 473 [ D.6785 ]))) lex.yy.c:1457 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 473 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 803
;;      reg 474 { d1071(bb 106 insn 802) }
(insn 803 802 804 106 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 474 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 474 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 804
;;      reg 87 { d919(bb 106 insn 803) }
(debug_insn 804 803 805 106 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1457 -1
     (nil))
;;   UD chains for insn luid 4 uid 805
;;      reg 87 { d919(bb 106 insn 803) }
(debug_insn 805 804 806 106 (var_location:QI D#1 (eq:QI (reg/v:SI 87 [ yy_current_state ])
        (const_int 101 [0x65]))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 5 uid 806
(debug_insn 806 805 807 106 (var_location:SI yy_is_jam (zero_extend:SI (debug_expr:QI D#1))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 6 uid 807
;;      reg 87 { d919(bb 106 insn 803) }
(insn 807 806 808 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1460 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 7 uid 808
;;      reg 17 { d206(bb 106 insn 807) }
(jump_insn 808 807 809 106 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1230)
            (pc))) lex.yy.c:1460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 1230)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 557 558 559
;; live  out 	 87 88 186 557 558 559
;; rd  out 	(6) 87[919],88[925],186[951],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 87 88 186 557 558 559
;; live  gen 	 17 [flags] 89
;; live  kill	
;; rd  in  	(6) 87[919],88[925],186[951],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 17[207],89[931]
;; rd  kill	(5) 89[930,931,932,933,934]
;;  UD chains for artificial uses at top

(note 809 808 810 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 810
(debug_insn 810 809 811 107 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 811
(debug_insn 811 810 812 107 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 812
(debug_insn 812 811 813 107 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 813
(insn 813 812 814 107 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 814
;;      reg 89 { d931(bb 107 insn 813) }
(debug_insn 814 813 815 107 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;;   UD chains for insn luid 5 uid 815
;;      reg 87 { d919(bb 106 insn 803) }
(insn 815 814 816 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 0 [0]))) lex.yy.c:1190 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 816
;;      reg 17 { d207(bb 107 insn 815) }
(jump_insn 816 815 817 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) lex.yy.c:1190 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 390)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 557 558 559
;; live  out 	 87 88 89 186 557 558 559
;; rd  out 	(7) 87[919],88[925],89[931],186[951],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u838(6){ }u839(7){ }u840(16){ }u841(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 87 88 89 557 558 559
;; live  gen 	 88
;; live  kill	 17 [flags]
;; rd  in  	(7) 87[919],88[925],89[931],186[951],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 88[926]
;; rd  kill	(9) 88[921,922,923,924,925,926,927,928,929]
;;  UD chains for artificial uses at top

(note 817 816 818 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 818
;;      reg 88 { d925(bb 101 insn 745) }
(insn 818 817 819 108 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1193 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 819
;;      reg 88 { d926(bb 108 insn 818) }
(insn 819 818 820 108 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 820
;;      reg 88 { d926(bb 108 insn 818) }
(debug_insn 820 819 821 108 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 -1
     (nil))
;;   UD chains for insn luid 3 uid 821
;;      reg 87 { d919(bb 106 insn 803) }
(debug_insn 821 820 825 108 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1194 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 557 558 559
;; live  out 	 87 88 89 557 558 559
;; rd  out 	(6) 87[919],88[926],89[931],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 88 89 147 152 156 157 158 244 245 540 541 557 558 559
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],157[946],158[947],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 17[211],213[961],475[1072],476[1073]
;; rd  kill	(3) 213[961],475[1072],476[1073]
;;  UD chains for artificial uses at top

(code_label 825 821 826 109 197 "" [1 uses])
(note 826 825 827 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 827
;;      reg 156 { d945(bb 100 insn 736) }
(debug_insn 827 826 828 109 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
;;   UD chains for insn luid 1 uid 828
(insn 828 827 829 109 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 829
;;      reg 213 { d961(bb 109 insn 828) }
(debug_insn 829 828 830 109 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
;;   UD chains for insn luid 3 uid 830
;;      reg 157 { d946(bb 100 insn 737) }
(insn 830 829 831 109 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 831
;;      reg 156 { d945(bb 100 insn 736) }
;;      reg 475 { d1072(bb 109 insn 830) }
(insn 831 830 832 109 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 832
;;      reg 244 { d974(bb 100 insn 739) }
;;      reg 476 { d1073(bb 109 insn 831) }
(insn 832 831 833 109 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 6 uid 833
;;      reg 17 { d211(bb 109 insn 832) }
(jump_insn 833 832 834 109 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 557 558 559
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 557 558 559
;; rd  out 	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],158[947],213[961],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 156 158 213 244 245 540 541 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],158[947],213[961],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[212]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 838 836 839 111 203 "" [1 uses])
(note 839 838 840 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 840
;;      reg 245 { d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 840 839 841 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 841
;;      reg 17 { d212(bb 111 insn 840) }
(jump_insn 841 840 842 111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 557 558 559
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 557 558 559
;; rd  out 	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],158[947],213[961],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 88 89 158 213 244 557 558 559
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],158[947],213[961],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 17[214],477[1074]
;; rd  kill	(1) 477[1074]
;;  UD chains for artificial uses at top

(note 842 841 843 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 843
;;      reg 213 { d961(bb 109 insn 828) }
;;      reg 244 { d974(bb 100 insn 739) }
(insn 843 842 844 112 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 844
;;      reg 477 { d1074(bb 112 insn 843) }
(insn 844 843 845 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 2 uid 845
;;      reg 17 { d214(bb 112 insn 844) }
(jump_insn 845 844 848 112 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 557 558 559
;; live  out 	 88 89 158 213 557 558 559
;; rd  out 	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],158[947],213[961],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 158 557 558 559
;; live  gen 	 88
;; live  kill	
;; rd  in  	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],158[947],213[961],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 88[927]
;; rd  kill	(9) 88[921,922,923,924,925,926,927,928,929]
;;  UD chains for artificial uses at top

(note 848 845 34 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 34
;;      reg 158 { d947(bb 100 insn 738) }
(insn 34 848 849 113 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 158 [ D.6783 ])) lex.yy.c:1169 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 557 558 559
;; live  out 	 88 557 558 559
;; rd  out 	(4) 88[927],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 88 89 147 152 156 213 244 245 540 541 557 558 559
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],158[947],213[961],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[217],224[962],478[1075]
;; rd  kill	(2) 224[962],478[1075]
;;  UD chains for artificial uses at top

(code_label 849 34 850 114 204 "" [1 uses])
(note 850 849 851 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 851
;;      reg 213 { d961(bb 109 insn 828) }
;;      reg 244 { d974(bb 100 insn 739) }
(insn 851 850 852 114 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 852
;;      reg 478 { d1075(bb 114 insn 851) }
(insn 852 851 853 114 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 853
;;      reg 224 { d962(bb 114 insn 852) }
(debug_insn 853 852 855 114 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
;;   UD chains for insn luid 3 uid 855
(debug_insn 855 853 856 114 (var_location:DI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 4 uid 856
;;      reg 213 { d961(bb 109 insn 828) }
(debug_insn 856 855 857 114 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 857
;;      reg 156 { d945(bb 100 insn 736) }
(debug_insn 857 856 858 114 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
;;   UD chains for insn luid 6 uid 858
;;      reg 224 { d962(bb 114 insn 852) }
(insn 858 857 859 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 7 uid 859
;;      reg 17 { d217(bb 114 insn 858) }
(jump_insn 859 858 1345 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 557 558 559
;; live  out 	 88 89 147 152 156 213 224 244 245 540 541 557 558 559
;; rd  out 	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 88 89 147 152 156 213 224 244 540 541 557 558 559
;; live  gen 	 227
;; live  kill	
;; rd  in  	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],244[974],245[976,977],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 227[964]
;; rd  kill	(2) 227[964,965]
;;  UD chains for artificial uses at top

(note 1345 859 25 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 25
(insn 25 1345 875 115 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; rd  out 	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],227[964],244[974],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],227[964,965],244[974],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[219],226[963],227[965]
;; rd  kill	(3) 226[963],227[964,965]
;;  UD chains for artificial uses at top

(code_label 875 25 860 116 208 "" [0 uses])
(note 860 875 861 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 861
;;      reg 227 { d965(bb 116 insn 870) d964(bb 115 insn 25) }
(debug_insn 861 860 864 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 864
;;      reg 156 { d945(bb 100 insn 736) }
;;      reg 227 { d965(bb 116 insn 870) d964(bb 115 insn 25) }
(debug_insn 864 861 865 116 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 865
(debug_insn 865 864 866 116 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 3 uid 866
;;      reg 213 { d961(bb 109 insn 828) }
;;      reg 227 { d965(bb 116 insn 870) d964(bb 115 insn 25) }
(debug_insn 866 865 867 116 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 867
(debug_insn 867 866 868 116 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 5 uid 868
;;      reg 213 { d961(bb 109 insn 828) }
;;      reg 227 { d965(bb 116 insn 870) d964(bb 115 insn 25) }
(insn 868 867 869 116 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 869
;;      reg 156 { d945(bb 100 insn 736) }
;;      reg 226 { d963(bb 116 insn 868) }
;;      reg 227 { d965(bb 116 insn 870) d964(bb 115 insn 25) }
(insn 869 868 870 116 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 7 uid 870
;;      reg 227 { d965(bb 116 insn 870) d964(bb 115 insn 25) }
(insn 870 869 872 116 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 872
;;      reg 227 { d965(bb 116 insn 870) }
(debug_insn 872 870 873 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 873
(debug_insn 873 872 874 116 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
;;   UD chains for insn luid 10 uid 874
(debug_insn 874 873 876 116 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
;;   UD chains for insn luid 11 uid 876
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 227 { d965(bb 116 insn 870) }
(insn 876 874 877 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 12 uid 877
;;      reg 17 { d219(bb 116 insn 876) }
(jump_insn 877 876 1449 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1449)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1449)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; rd  out 	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],227[965],244[974],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 88 89 147 152 224 244 540 541 557 558 559
;; live  gen 	 245
;; live  kill	
;; rd  in  	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],227[965],244[974],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 245[978]
;; rd  kill	(5) 245[976,977,978,979,980]
;;  UD chains for artificial uses at top

(note 878 1448 879 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 879
;;      reg 152 { d942(bb 97 insn 718) }
(insn 879 878 880 117 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 557 558 559
;; live  out 	 88 89 147 152 224 244 245 540 541 557 558 559
;; rd  out 	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],244[974],245[978],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 224 244 245 540 541 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(25) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],244[974],245[976,977,978],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[220]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 880 879 881 118 207 "" [1 uses])
(note 881 880 882 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 882
;;      reg 245 { d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 882 881 883 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 883
;;      reg 17 { d220(bb 118 insn 882) }
(jump_insn 883 882 884 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 557 558 559
;; live  out 	 88 89 147 152 224 244 245 540 541 557 558 559
;; rd  out 	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],244[974],245[976,977,978],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 88 89 147 224 245 540 541 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],244[974],245[976,977,978],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 884 883 885 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 885
(insn 885 884 886 119 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 886
;;      reg 245 { d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 886 885 889 119 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 557 558 559
;; live  out 	 88 89 147 224 540 541 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 88 89 147 152 224 244 245 557 558 559
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; rd  in  	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],244[974],245[976,977,978],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 17[223],230[966],479[1076],480[1077]
;; rd  kill	(4) 230[966,967],479[1076],480[1077]
;;  UD chains for artificial uses at top

(code_label 889 886 890 120 209 "" [1 uses])
(note 890 889 891 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 891
;;      reg 245 { d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 891 890 892 120 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 892
;;      reg 480 { d1077(bb 120 insn 891) }
;;   eq_note reg 245 { d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 892 891 893 120 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 2 uid 893
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 479 { d1076(bb 120 insn 892) }
(insn 893 892 895 120 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 895
;;      reg 230 { d966(bb 120 insn 893) }
(debug_insn 895 893 896 120 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 896
;;      reg 230 { d966(bb 120 insn 893) }
(insn 896 895 897 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 897
;;      reg 17 { d223(bb 120 insn 896) }
(jump_insn 897 896 898 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 557 558 559
;; live  out 	 88 89 147 152 224 230 244 245 557 558 559
;; rd  out 	(22) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],230[966],244[974],245[976,977,978],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(22) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],230[966],244[974],245[976,977,978],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 898 897 964 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 557 558 559
;; live  out 	 88 89 147 152 224 244 245 557 558 559
;; rd  out 	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],244[974],245[976,977,978],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 88 89 147 152 224 244 245 557 558 559
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; rd  in  	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],244[974,975],245[976,977,978,979],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[225],232[968],481[1078]
;; rd  kill	(2) 232[968],481[1078]
;;  UD chains for artificial uses at top

(code_label 964 898 899 122 217 "" [0 uses])
(note 899 964 900 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 900
(debug_insn 900 899 901 122 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 901
(debug_insn 901 900 902 122 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 2 uid 902
(debug_insn 902 901 903 122 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 3 uid 903
(debug_insn 903 902 904 122 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 4 uid 904
(debug_insn 904 903 905 122 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 5 uid 905
(debug_insn 905 904 906 122 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 6 uid 906
(debug_insn 906 905 907 122 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 7 uid 907
;;      reg 245 { d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 907 906 908 122 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 908
;;      reg 232 { d968(bb 122 insn 907) }
;;      reg 244 { d975(bb 129 insn 956) d974(bb 100 insn 739) }
(insn 908 907 910 122 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 910
;;      reg 481 { d1078(bb 122 insn 908) }
(debug_insn 910 908 911 122 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
;;   UD chains for insn luid 10 uid 911
;;      reg 245 { d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 911 910 912 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 912
;;      reg 17 { d225(bb 122 insn 911) }
(jump_insn 912 911 913 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 557 558 559
;; live  out 	 88 89 147 152 224 232 245 481 557 558 559
;; rd  out 	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 88 89 147 152 224 232 245 481 557 558 559
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; rd  in  	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[227],237[969],238[970]
;; rd  kill	(2) 237[969],238[970]
;;  UD chains for artificial uses at top

(note 913 912 914 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 914
;;      reg 245 { d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 914 913 915 123 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 915
;;      reg 237 { d969(bb 123 insn 914) }
(insn 915 914 916 123 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 916
;;      reg 238 { d970(bb 123 insn 915) }
(debug_insn 916 915 917 123 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
;;   UD chains for insn luid 3 uid 917
;;      reg 238 { d970(bb 123 insn 915) }
(insn 917 916 918 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 918
;;      reg 17 { d227(bb 123 insn 917) }
(jump_insn 918 917 919 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 557 558 559
;; live  out 	 88 89 147 152 224 232 237 238 245 481 557 558 559
;; rd  out 	(25) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],237[969],238[970],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 88 89 147 152 224 232 237 245 481 557 558 559
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; rd  in  	(25) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],237[969],238[970],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 240[971],482[1079]
;; rd  kill	(3) 240[971,972],482[1079]
;;  UD chains for artificial uses at top

(note 919 918 920 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 920
;;      reg 237 { d969(bb 123 insn 914) }
(insn 920 919 921 124 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 921
;;      reg 237 { d969(bb 123 insn 914) }
;;      reg 482 { d1079(bb 124 insn 920) }
(insn 921 920 922 124 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 922
;;      reg 240 { d971(bb 124 insn 921) }
;;      reg 245 { d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 922 921 925 124 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 557 558 559
;; live  out 	 88 89 147 152 224 232 240 245 481 557 558 559
;; rd  out 	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],240[971],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 88 89 147 152 224 232 238 245 481 557 558 559
;; live  gen 	 240
;; live  kill	
;; rd  in  	(25) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],237[969],238[970],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 240[972]
;; rd  kill	(2) 240[971,972]
;;  UD chains for artificial uses at top

(code_label 925 922 926 125 213 "" [1 uses])
(note 926 925 927 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 927
;;      reg 238 { d970(bb 123 insn 915) }
;;      reg 245 { d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 927 926 26 125 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 26
;;      reg 238 { d970(bb 123 insn 915) }
(insn 26 927 928 125 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 557 558 559
;; live  out 	 88 89 147 152 224 232 240 245 481 557 558 559
;; rd  out 	(24) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],240[972],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 88 89 147 152 224 232 240 245 481 557 558 559
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; rd  in  	(25) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],232[968],240[971,972],245[976,977,978,979],481[1078],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 0[1],17[232],242[973],483[1080]
;; rd  kill	(14) 0[0,1,2,3,4,5,6,7,8,9,10,11],242[973],483[1080]
;;  UD chains for artificial uses at top

(code_label 928 26 929 126 214 "" [0 uses])
(note 929 928 930 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 930
;;      reg 232 { d968(bb 122 insn 907) }
(debug_insn 930 929 931 126 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 1 uid 931
;;      reg 240 { d972(bb 125 insn 26) d971(bb 124 insn 921) }
(debug_insn 931 930 932 126 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 240 { d972(bb 125 insn 26) d971(bb 124 insn 921) }
(insn 932 931 933 126 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 933
;;      reg 483 { d1080(bb 126 insn 932) }
(insn 933 932 934 126 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 4 uid 934
;;      reg 232 { d968(bb 122 insn 907) }
(insn 934 933 935 126 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 5 uid 935
;;      reg 7 { }
;;      reg 4 { d39(bb 126 insn 933) }
;;      reg 5 { d54(bb 126 insn 934) }
(call_insn 935 934 936 126 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 6 uid 936
;;      reg 0 { d1(bb 126 insn 935) }
(insn 936 935 937 126 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 937
(debug_insn 937 936 938 126 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 8 uid 938
(debug_insn 938 937 939 126 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 9 uid 939
;;      reg 242 { d973(bb 126 insn 936) }
;;      reg 245 { d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 939 938 940 126 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 10 uid 940
;;      reg 242 { d973(bb 126 insn 936) }
(insn 940 939 941 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 941
;;      reg 17 { d232(bb 126 insn 940) }
(jump_insn 941 940 945 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 557 558 559
;; live  out 	 88 89 147 152 224 242 481 557 558 559
;; rd  out 	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],242[973],481[1078],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 88 89 147 152 224 242 481 557 558 559
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],242[973],481[1078],557[1144],558[1145],559[1146]
;; rd  gen 	(7) 17[236],230[967],244[975],245[979],484[1081],485[1082],486[1083]
;; rd  kill	(12) 230[966,967],244[974,975],245[976,977,978,979,980],484[1081],485[1082],486[1083]
;;  UD chains for artificial uses at top

(note 954 951 955 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 955
;;      reg 481 { d1078(bb 122 insn 908) }
(insn 955 954 956 129 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 1 uid 956
;;      reg 242 { d973(bb 126 insn 936) }
;;      reg 484 { d1081(bb 129 insn 955) }
(insn 956 955 957 129 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 957
;;      reg 244 { d975(bb 129 insn 956) }
(insn 957 956 958 129 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 958
;;      reg 152 { d942(bb 97 insn 718) }
(insn 958 957 959 129 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 959
;;      reg 245 { d979(bb 129 insn 958) }
(insn 959 958 960 129 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 960
;;      reg 486 { d1083(bb 129 insn 959) }
;;   eq_note reg 245 { d979(bb 129 insn 958) }
(insn 960 959 961 129 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 6 uid 961
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 485 { d1082(bb 129 insn 960) }
(insn 961 960 963 129 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 963
;;      reg 230 { d967(bb 129 insn 961) }
(debug_insn 963 961 965 129 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 8 uid 965
;;      reg 230 { d967(bb 129 insn 961) }
(insn 965 963 966 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 9 uid 966
;;      reg 17 { d236(bb 129 insn 965) }
(jump_insn 966 965 1378 129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 557 558 559
;; live  out 	 88 89 147 152 224 230 244 245 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],230[967],244[975],245[979],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(24) 17[236],88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],230[967],244[975],245[979],484[1081],485[1082],486[1083],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1378 966 1377 130 253 "" [1 uses])
(note 1377 1378 967 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 557 558 559
;; live  out 	 88 89 147 152 224 244 245 557 558 559
;; rd  out 	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],244[975],245[979],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245 559
;; lr  def 	 17 [flags] 309 487
;; live  in  	 88 89 147 224 230 245 557 558 559
;; live  gen 	 17 [flags] 309 487
;; live  kill	
;; rd  in  	(25) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],224[962],230[966,967],244[974,975],245[976,977,978,979],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[238],309[1006],487[1084]
;; rd  kill	(2) 309[1006],487[1084]
;;  UD chains for artificial uses at top

(code_label 967 1377 968 131 211 "" [1 uses])
(note 968 967 1450 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1450
;;      reg 559 { d1146(bb 18 insn 970) }
(insn 1450 968 969 131 (set (reg:DI 487)
        (reg:DI 559)) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 969
;;      reg 230 { d967(bb 129 insn 961) d966(bb 120 insn 893) }
(insn 969 1450 971 131 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 2 uid 971
;;      reg 17 { d237(bb 131 insn 969) }
;;      reg 230 { d967(bb 129 insn 961) d966(bb 120 insn 893) }
;;      reg 559 { d1146(bb 18 insn 970) }
(insn 971 969 972 131 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 559))) 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:DI 487)
        (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 972
;;      reg 309 { d1006(bb 131 insn 971) }
(debug_insn 972 971 973 131 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 973
;;      reg 245 { d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 973 972 974 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 974
;;      reg 17 { d238(bb 131 insn 973) }
(jump_insn 974 973 975 131 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 557 558 559
;; live  out 	 88 89 147 224 245 309 557 558 559
;; rd  out 	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],245[976,977,978,979],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 88 89 147 224 309 557 558 559
;; live  gen 	 212
;; live  kill	
;; rd  in  	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],245[976,977,978,979],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 212[958]
;; rd  kill	(3) 212[958,959,960]
;;  UD chains for artificial uses at top

(note 975 974 27 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
(insn 27 975 1256 132 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 557 558 559
;; live  out 	 88 89 147 212 224 309 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958],224[962],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 88 89 147 212 224 309 557 558 559
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 0[2],17[240],251[981]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],251[981]
;;  UD chains for artificial uses at top

(code_label 1256 27 976 133 232 "" [0 uses])
(note 976 1256 977 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 977
;;      reg 212 { d959(bb 164 insn 1252) d958(bb 132 insn 27) }
(debug_insn 977 976 978 133 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 978
(debug_insn 978 977 979 133 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
;;   UD chains for insn luid 2 uid 979
(insn 979 978 980 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 980
;;      reg 7 { }
;;      reg 5 { d56(bb 133 insn 979) }
(call_insn 980 979 1355 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1355
;;      reg 0 { d2(bb 133 insn 980) }
(debug_insn 1355 980 981 133 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 5 uid 981
;;      reg 0 { d2(bb 133 insn 980) }
(insn 981 1355 982 133 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 6 uid 982
(debug_insn 982 981 983 133 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 983
;;      reg 251 { d981(bb 133 insn 981) }
(insn 983 982 984 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 8 uid 984
;;      reg 17 { d240(bb 133 insn 983) }
(jump_insn 984 983 985 133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 557 558 559
;; live  out 	 88 89 147 212 224 251 309 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],251[981],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 212 224 251 309 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],251[981],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[241]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 985 984 986 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 986
;;      reg 251 { d981(bb 133 insn 981) }
(insn 986 985 987 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 987
;;      reg 17 { d241(bb 134 insn 986) }
(jump_insn 987 986 1273 134 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 557 558 559
;; live  out 	 88 89 147 212 224 251 309 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],251[981],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 88 89 147 212 224 347 540 541 557 558 559
;; live  gen 	 275
;; live  kill	
;; rd  in  	(29) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959,960],224[962],309[1006],347[1032,1034,1035],540[1126,1128,1129],541[1131,1133,1134],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 275[986]
;; rd  kill	(5) 275[986,987,988,989,990]
;;  UD chains for artificial uses at top

(code_label 1260 993 995 136 233 "" [0 uses])
(note 995 1260 996 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 996
;;      reg 212 { d960(bb 167 insn 28) d959(bb 164 insn 1252) d958(bb 132 insn 27) }
(insn 996 995 997 136 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 997
;;      reg 212 { d960(bb 167 insn 28) d959(bb 164 insn 1252) d958(bb 132 insn 27) }
(insn 997 996 1000 136 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 557 558 559
;; live  out 	 88 89 147 224 275 347 540 541 557 558 559
;; rd  out 	(26) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[986],347[1032,1034,1035],540[1126,1128,1129],541[1131,1133,1134],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 88 89 147 224 245 309 557 558 559
;; live  gen 	 0 [ax] 270
;; live  kill	
;; rd  in  	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],245[976,977,978,979],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(2) 0[3],270[984]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],270[984]
;;  UD chains for artificial uses at top

(code_label 1000 997 1001 137 218 "" [1 uses])
(note 1001 1000 1002 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1002
;;      reg 7 { }
(call_insn/u 1002 1001 1003 137 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 1 uid 1003
;;      reg 0 { d3(bb 137 insn 1002) }
(insn 1003 1002 1004 137 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 1004
;;      reg 270 { d984(bb 137 insn 1003) }
(insn 1004 1003 1043 137 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 557 558 559
;; live  out 	 88 89 147 224 245 270 309 557 558 559
;; rd  out 	(22) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],245[976,977,978,979],270[984],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 88 89 147 224 245 270 309 557 558 559
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; rd  in  	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],245[976,977,978,979,980],270[984],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(6) 0[4],17[245],274[985],275[987],488[1085],489[1086]
;; rd  kill	(20) 0[0,1,2,3,4,5,6,7,8,9,10,11],274[985],275[986,987,988,989,990],488[1085],489[1086]
;;  UD chains for artificial uses at top

(code_label 1043 1004 1005 138 225 "" [0 uses])
(note 1005 1043 1006 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1006
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 245 { d980(bb 141 insn 1042) d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(debug_insn 1006 1005 1007 138 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 1 uid 1007
(debug_insn 1007 1006 1008 138 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 2 uid 1008
;;      reg 309 { d1006(bb 131 insn 971) }
(debug_insn 1008 1007 1009 138 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 3 uid 1009
(debug_insn 1009 1008 1010 138 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 4 uid 1010
;;      reg 245 { d980(bb 141 insn 1042) d979(bb 129 insn 958) d978(bb 117 insn 879) d977(bb 99 insn 732) d976(bb 97 insn 719) }
(insn 1010 1009 1011 138 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1011
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 489 { d1086(bb 138 insn 1010) }
(insn 1011 1010 1012 138 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 6 uid 1012
(insn 1012 1011 1013 138 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1013
;;      reg 309 { d1006(bb 131 insn 971) }
(insn 1013 1012 1014 138 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1014
(insn 1014 1013 1015 138 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 1015
;;      reg 488 { d1085(bb 138 insn 1011) }
(insn 1015 1014 1016 138 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 10 uid 1016
;;      reg 7 { }
;;      reg 1 { d16(bb 138 insn 1013) }
;;      reg 2 { d29(bb 138 insn 1012) }
;;      reg 4 { d43(bb 138 insn 1014) }
;;      reg 5 { d59(bb 138 insn 1015) }
(call_insn 1016 1015 1017 138 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 11 uid 1017
;;      reg 0 { d4(bb 138 insn 1016) }
(insn 1017 1016 1018 138 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 1018
(debug_insn 1018 1017 1019 138 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 13 uid 1019
(debug_insn 1019 1018 1020 138 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 14 uid 1020
(debug_insn 1020 1019 1021 138 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 15 uid 1021
(debug_insn 1021 1020 1022 138 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 16 uid 1022
;;      reg 274 { d985(bb 138 insn 1017) }
(insn 1022 1021 1023 138 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 17 uid 1023
;;      reg 274 { d985(bb 138 insn 1017) }
(insn 1023 1022 1024 138 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 18 uid 1024
;;      reg 274 { d985(bb 138 insn 1017) }
(insn 1024 1023 1025 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 19 uid 1025
;;      reg 17 { d245(bb 138 insn 1024) }
(jump_insn 1025 1024 1026 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 557 558 559
;; live  out 	 88 89 147 224 270 275 309 557 558 559
;; rd  out 	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],275[987],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 88 89 147 224 270 309 557 558 559
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],275[987],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 0[5],17[247],277[991]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],277[991]
;;  UD chains for artificial uses at top

(note 1026 1025 1027 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1027
(insn 1027 1026 1028 139 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1028
;;      reg 7 { }
;;      reg 5 { d61(bb 139 insn 1027) }
(call_insn 1028 1027 1029 139 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 1029
;;      reg 0 { d5(bb 139 insn 1028) }
(insn 1029 1028 1030 139 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 1030
;;      reg 277 { d991(bb 139 insn 1029) }
(insn 1030 1029 1031 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1031
;;      reg 17 { d247(bb 139 insn 1030) }
(jump_insn 1031 1030 1032 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 557 558 559
;; live  out 	 88 89 147 224 270 309 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 88 89 147 224 557 558 559
;; live  gen 	 275
;; live  kill	
;; rd  in  	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 275[988]
;; rd  kill	(5) 275[986,987,988,989,990]
;;  UD chains for artificial uses at top

(note 1032 1031 1033 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1033
(insn 1033 1032 1036 140 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 557 558 559
;; live  out 	 88 89 147 224 275 557 558 559
;; rd  out 	(17) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[988],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 88 89 147 224 270 309 557 558 559
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; rd  in  	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 245[980],490[1087],491[1088]
;; rd  kill	(7) 245[976,977,978,979,980],490[1087],491[1088]
;;  UD chains for artificial uses at top

(note 1036 1033 1037 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1037
;;      reg 270 { d984(bb 137 insn 1003) }
(insn 1037 1036 1038 141 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1038
(insn 1038 1037 1039 141 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1039
;;      reg 7 { }
;;      reg 5 { d63(bb 141 insn 1038) }
(call_insn 1039 1038 1040 141 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1040
(insn 1040 1039 1041 141 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1041
(insn 1041 1040 1042 141 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1042
;;      reg 490 { d1087(bb 141 insn 1040) }
;;      reg 491 { d1088(bb 141 insn 1041) }
(insn 1042 1041 1046 141 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 557 558 559
;; live  out 	 88 89 147 224 245 270 309 557 558 559
;; rd  out 	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],245[980],270[984],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 88 89 147 224 275 347 540 541 557 558 559
;; live  gen 	 17 [flags] 280 308
;; live  kill	
;; rd  in  	(31) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[986,987,988],347[1032,1033,1034,1035],540[1126,1127,1128,1129],541[1131,1132,1133,1134],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[249],280[992],308[1003]
;; rd  kill	(6) 280[992,993,994],308[1003,1004,1005]
;;  UD chains for artificial uses at top

(code_label 1046 1042 1047 142 222 "" [0 uses])
(note 1047 1046 1048 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1048
;;      reg 347 { d1035(bb 169 insn 1314) d1034(bb 167 insn 1288) d1033(bb 165 insn 1268) d1032(bb 164 insn 1246) }
(insn 1048 1047 1049 142 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1049
;;      reg 275 { d988(bb 140 insn 1033) d987(bb 138 insn 1022) d986(bb 136 insn 996) }
;;      reg 280 { d992(bb 142 insn 1048) }
(insn 1049 1048 29 142 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 29
(insn 29 1049 1050 142 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1050
;;      reg 275 { d988(bb 140 insn 1033) d987(bb 138 insn 1022) d986(bb 136 insn 996) }
(insn 1050 29 1051 142 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 1051
;;      reg 17 { d249(bb 142 insn 1050) }
(jump_insn 1051 1050 1052 142 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1078)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1078)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 557 558 559
;; live  out 	 88 89 147 224 275 280 308 347 540 541 557 558 559
;; rd  out 	(33) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[986,987,988],280[992],308[1003],347[1032,1033,1034,1035],540[1126,1127,1128,1129],541[1131,1132,1133,1134],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 540 541 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(35) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[986,987,988],280[992],308[1003],347[1032,1033,1034,1035],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[250]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1052 1051 1053 143 210 "" [0 uses])
(note 1053 1052 1054 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1054
;;      reg 224 { d962(bb 114 insn 852) }
(insn 1054 1053 1055 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 1055
;;      reg 17 { d250(bb 143 insn 1054) }
(jump_insn 1055 1054 1056 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 557 558 559
;; live  out 	 88 89 147 224 540 541 557 558 559
;; rd  out 	(26) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 88 89 147 224 557 558 559
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; rd  in  	(26) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134],557[1144],558[1145],559[1146]
;; rd  gen 	(7) 275[989],280[993],308[1004],347[1030],492[1089],493[1090],494[1091]
;; rd  kill	(20) 275[986,987,988,989,990],280[992,993,994],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],492[1089],493[1090],494[1091]
;;  UD chains for artificial uses at top

(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1057
(debug_insn 1057 1056 1058 144 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
;;   UD chains for insn luid 1 uid 1058
(insn 1058 1057 1059 144 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1059
;;      reg 7 { }
;;      reg 5 { d65(bb 144 insn 1058) }
(call_insn 1059 1058 1060 144 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1060
(insn 1060 1059 1061 144 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1061
(insn 1061 1060 1062 144 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1062
;;      reg 493 { d1090(bb 144 insn 1061) }
(insn 1062 1061 1063 144 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 6 uid 1063
(insn 1063 1062 1064 144 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1064
;;      reg 492 { d1089(bb 144 insn 1062) }
;;      reg 494 { d1091(bb 144 insn 1063) }
;;   eq_note reg 492 { d1089(bb 144 insn 1062) }
(insn 1064 1063 1065 144 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 8 uid 1065
;;      reg 347 { d1030(bb 144 insn 1064) }
(insn 1065 1064 30 144 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 30
(insn 30 1065 1068 144 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 557 558 559
;; live  out 	 88 89 147 224 275 280 308 347 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[989],280[993],308[1004],347[1030],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 88 89 147 224 540 541 557 558 559
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
;; rd  in  	(26) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 275[990],280[994],308[1005],347[1031],495[1092]
;; rd  kill	(18) 275[986,987,988,989,990],280[992,993,994],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],495[1092]
;;  UD chains for artificial uses at top

(code_label 1068 30 1069 145 227 "" [1 uses])
(note 1069 1068 1070 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1070
(debug_insn 1070 1069 1072 145 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
;;   UD chains for insn luid 1 uid 1072
;;      reg 540 { d1129(bb 169 insn 1311) d1128(bb 167 insn 1285) d1127(bb 165 insn 1265) d1126(bb 164 insn 1243) d1125(bb 97 insn 715) }
(insn 1072 1070 1074 145 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 540 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 2 uid 1074
;;      reg 495 { d1092(bb 145 insn 1072) }
;;      reg 541 { d1134(bb 169 insn 1313) d1133(bb 167 insn 1287) d1132(bb 165 insn 1267) d1131(bb 164 insn 1245) d1130(bb 97 insn 717) }
;;   eq_note reg 495 { d1092(bb 145 insn 1072) }
(insn 1074 1072 1075 145 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 495 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 541 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 1075
;;      reg 347 { d1031(bb 145 insn 1074) }
(insn 1075 1074 1076 145 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1076
;;      reg 280 { d994(bb 145 insn 1075) }
(insn 1076 1075 1077 145 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1077
(insn 1077 1076 31 145 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 31
(insn 31 1077 1078 145 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 557 558 559
;; live  out 	 88 89 147 224 275 280 308 347 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[990],280[994],308[1005],347[1031],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 88 89 147 224 275 280 308 347 557 558 559
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
;; rd  in  	(41) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[986,987,988,989,990],280[992,993,994],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],540[1126,1127,1128,1129],541[1131,1132,1133,1134],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 17[257],287[995],289[996]
;; rd  kill	(2) 287[995],289[996]
;;  UD chains for artificial uses at top

(code_label 1078 31 1079 146 226 "" [1 uses])
(note 1079 1078 1080 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1080
;;      reg 308 { d1005(bb 145 insn 31) d1004(bb 144 insn 30) d1003(bb 142 insn 29) }
(debug_insn 1080 1079 1081 146 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1081
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 275 { d990(bb 145 insn 1077) d989(bb 144 insn 1060) d988(bb 140 insn 1033) d987(bb 138 insn 1022) d986(bb 136 insn 996) }
(insn 1081 1080 1083 146 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 1083
;;      reg 287 { d995(bb 146 insn 1081) }
(insn 1083 1081 1084 146 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 1084
;;      reg 280 { d994(bb 145 insn 1075) d993(bb 144 insn 1065) d992(bb 142 insn 1048) }
;;      reg 289 { d996(bb 146 insn 1083) }
(insn 1084 1083 1085 146 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 1085
;;      reg 17 { d257(bb 146 insn 1084) }
(jump_insn 1085 1084 1086 146 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 557 558 559
;; live  out 	 88 89 147 275 280 287 289 308 347 557 558 559
;; rd  out 	(34) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],275[986,987,988,989,990],280[992,993,994],287[995],289[996],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 88 89 147 275 280 287 289 308 347 557 558 559
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; rd  in  	(34) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],275[986,987,988,989,990],280[992,993,994],287[995],289[996],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;; rd  gen 	(9) 0[8],17[261],297[997],299[998],498[1093],499[1094],500[1095],501[1096],502[1097]
;; rd  kill	(20) 0[0,1,2,3,4,5,6,7,8,9,10,11],297[997],299[998,999],498[1093],499[1094],500[1095],501[1096],502[1097]
;;  UD chains for artificial uses at top

(note 1086 1085 1087 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1087
;;      reg 275 { d990(bb 145 insn 1077) d989(bb 144 insn 1060) d988(bb 140 insn 1033) d987(bb 138 insn 1022) d986(bb 136 insn 996) }
;;      reg 287 { d995(bb 146 insn 1081) }
(debug_insn 1087 1086 1088 147 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
;;   UD chains for insn luid 1 uid 1088
;;      reg 280 { d994(bb 145 insn 1075) d993(bb 144 insn 1065) d992(bb 142 insn 1048) }
(debug_insn 1088 1087 1089 147 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 2 uid 1089
;;      reg 275 { d990(bb 145 insn 1077) d989(bb 144 insn 1060) d988(bb 140 insn 1033) d987(bb 138 insn 1022) d986(bb 136 insn 996) }
;;      reg 287 { d995(bb 146 insn 1081) }
(debug_insn 1089 1088 1090 147 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 3 uid 1090
;;      reg 275 { d990(bb 145 insn 1077) d989(bb 144 insn 1060) d988(bb 140 insn 1033) d987(bb 138 insn 1022) d986(bb 136 insn 996) }
(insn 1090 1089 1091 147 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 1091
;;      reg 287 { d995(bb 146 insn 1081) }
;;      reg 498 { d1093(bb 147 insn 1090) }
(insn 1091 1090 1092 147 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 1092
;;      reg 499 { d1094(bb 147 insn 1091) }
(insn 1092 1091 1093 147 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1093
;;      reg 280 { d994(bb 145 insn 1075) d993(bb 144 insn 1065) d992(bb 142 insn 1048) }
(insn 1093 1092 1094 147 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1094
;;      reg 500 { d1095(bb 147 insn 1092) }
(insn 1094 1093 1095 147 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 8 uid 1095
;;      reg 501 { d1096(bb 147 insn 1093) }
(insn 1095 1094 1096 147 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 9 uid 1096
;;      reg 7 { }
;;      reg 4 { d48(bb 147 insn 1094) }
;;      reg 5 { d67(bb 147 insn 1095) }
(call_insn 1096 1095 1097 147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 10 uid 1097
;;      reg 0 { d8(bb 147 insn 1096) }
(insn 1097 1096 1098 147 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 11 uid 1098
(debug_insn 1098 1097 1099 147 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 12 uid 1099
(debug_insn 1099 1098 1100 147 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 13 uid 1100
;;      reg 280 { d994(bb 145 insn 1075) d993(bb 144 insn 1065) d992(bb 142 insn 1048) }
;;      reg 297 { d997(bb 147 insn 1097) }
(insn 1100 1099 1101 147 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 14 uid 1101
;;      reg 347 { d1035(bb 169 insn 1314) d1034(bb 167 insn 1288) d1033(bb 165 insn 1268) d1032(bb 164 insn 1246) d1031(bb 145 insn 1074) d1030(bb 144 insn 1064) }
(insn 1101 1100 1102 147 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 15 uid 1102
;;      reg 502 { d1097(bb 147 insn 1101) }
(insn 1102 1101 1103 147 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 16 uid 1103
;;      reg 299 { d998(bb 147 insn 1102) }
(insn 1103 1102 1104 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 17 uid 1104
;;      reg 17 { d261(bb 147 insn 1103) }
(jump_insn 1104 1103 1105 147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 557 558 559
;; live  out 	 88 89 147 287 289 299 308 347 557 558 559
;; rd  out 	(27) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],287[995],289[996],299[998],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 88 89 147 280 287 289 308 347 557 558 559
;; live  gen 	 299
;; live  kill	
;; rd  in  	(34) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],275[986,987,988,989,990],280[992,993,994],287[995],289[996],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 299[999]
;; rd  kill	(2) 299[998,999]
;;  UD chains for artificial uses at top

(code_label 1109 1107 1110 149 228 "" [1 uses])
(note 1110 1109 1111 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1111
;;      reg 280 { d994(bb 145 insn 1075) d993(bb 144 insn 1065) d992(bb 142 insn 1048) }
(insn 1111 1110 1112 149 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 557 558 559
;; live  out 	 88 89 147 287 289 299 308 347 557 558 559
;; rd  out 	(27) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],287[995],289[996],299[999],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 88 89 147 287 289 299 308 347 557 558 559
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; rd  in  	(28) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],287[995],289[996],299[998,999],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 17[262],306[1000],503[1098],504[1099],505[1100]
;; rd  kill	(5) 306[1000,1001],503[1098],504[1099],505[1100]
;;  UD chains for artificial uses at top

(code_label 1112 1111 1113 150 229 "" [1 uses])
(note 1113 1112 1114 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1114
;;      reg 287 { d995(bb 146 insn 1081) }
(insn 1114 1113 1115 150 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1115
;;      reg 289 { d996(bb 146 insn 1083) }
;;      reg 299 { d999(bb 149 insn 1111) d998(bb 147 insn 1102) }
(insn 1115 1114 1116 150 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1116
;;      reg 347 { d1035(bb 169 insn 1314) d1034(bb 167 insn 1288) d1033(bb 165 insn 1268) d1032(bb 164 insn 1246) d1031(bb 145 insn 1074) d1030(bb 144 insn 1064) }
(insn 1116 1115 1117 150 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1117
;;      reg 503 { d1098(bb 150 insn 1116) }
(insn 1117 1116 1118 150 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1118
;;      reg 289 { d996(bb 146 insn 1083) }
;;      reg 504 { d1099(bb 150 insn 1117) }
(insn 1118 1117 1119 150 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 5 uid 1119
;;      reg 347 { d1035(bb 169 insn 1314) d1034(bb 167 insn 1288) d1033(bb 165 insn 1268) d1032(bb 164 insn 1246) d1031(bb 145 insn 1074) d1030(bb 144 insn 1064) }
(insn 1119 1118 1120 150 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1120
;;      reg 505 { d1100(bb 150 insn 1119) }
(insn 1120 1119 1121 150 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1121
;;      reg 306 { d1000(bb 150 insn 1120) }
(insn 1121 1120 1122 150 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1122
(debug_insn 1122 1121 1123 150 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1123
(debug_insn 1123 1122 1124 150 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1124
(debug_insn 1124 1123 1125 150 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1125
(debug_insn 1125 1124 1126 150 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1126
(debug_insn 1126 1125 1127 150 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 13 uid 1127
(debug_insn 1127 1126 1128 150 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 14 uid 1128
(debug_insn 1128 1127 1129 150 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 15 uid 1129
(debug_insn 1129 1128 1130 150 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 16 uid 1130
(debug_insn 1130 1129 1131 150 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 17 uid 1131
(debug_insn 1131 1130 1132 150 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 18 uid 1132
(debug_insn 1132 1131 1133 150 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 19 uid 1133
(debug_insn 1133 1132 1134 150 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 20 uid 1134
;;      reg 308 { d1005(bb 145 insn 31) d1004(bb 144 insn 30) d1003(bb 142 insn 29) }
(insn 1134 1133 1135 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 21 uid 1135
;;      reg 17 { d262(bb 150 insn 1134) }
(jump_insn 1135 1134 1351 150 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 557 558 559
;; live  out 	 88 89 147 289 306 308 347 557 558 559
;; rd  out 	(26) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],289[996],306[1000],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 147 289 306 308 347 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(26) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],289[996],306[1000],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[263]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1351 1135 1136 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1136
;;      reg 308 { d1005(bb 145 insn 31) d1004(bb 144 insn 30) d1003(bb 142 insn 29) }
(insn 1136 1351 1137 151 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 2 [0x2]))) lex.yy.c:1205 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 308 [ ret_val ])
        (nil)))
;;   UD chains for insn luid 1 uid 1137
;;      reg 17 { d263(bb 151 insn 1136) }
(jump_insn 1137 1136 1140 151 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1140)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1140)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 557 558 559
;; live  out 	 147 289 306 347 557 558 559
;; rd  out 	(12) 147[941],289[996],306[1000],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 289 347 557 558 559
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
;; rd  in  	(12) 147[941],289[996],306[1000],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 88[928],324[1024],506[1101],507[1102]
;; rd  kill	(12) 88[921,922,923,924,925,926,927,928,929],324[1024],506[1101],507[1102]
;;  UD chains for artificial uses at top

(code_label 1140 1137 1141 152 231 "" [1 uses])
(note 1141 1140 1142 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1142
;;      reg 347 { d1035(bb 169 insn 1314) d1034(bb 167 insn 1288) d1033(bb 165 insn 1268) d1032(bb 164 insn 1246) d1031(bb 145 insn 1074) d1030(bb 144 insn 1064) }
(insn 1142 1141 1143 152 (set (reg/f:DI 506 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 347 [ D.6780 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1143
;;      reg 506 { d1101(bb 152 insn 1142) }
(insn 1143 1142 1144 152 (set (reg/f:DI 507 [ _934->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 506 [ *_955 ])
                (const_int 8 [0x8])) [1 _934->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 506 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1144
;;      reg 289 { d996(bb 146 insn 1083) }
;;      reg 507 { d1102(bb 152 insn 1143) }
(insn 1144 1143 33 152 (parallel [
            (set (reg/f:DI 324 [ D.6783 ])
                (plus:DI (reg:DI 289 [ D.6781 ])
                    (reg/f:DI 507 [ _934->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 507 [ _934->yy_ch_buf ])
        (expr_list:REG_DEAD (reg:DI 289 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 33
;;      reg 324 { d1024(bb 152 insn 1144) }
(insn 33 1144 1344 152 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 324 [ D.6783 ])) lex.yy.c:1205 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 557 558 559
;; live  out 	 88 557 558 559
;; rd  out 	(4) 88[928],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 88 89 213 557 558 559
;; live  gen 	 306
;; live  kill	
;; rd  in  	(16) 88[921,922,924,925,927,928],89[930,931,932,933,934],158[947],213[961],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 306[1001]
;; rd  kill	(2) 306[1000,1001]
;;  UD chains for artificial uses at top

(code_label 1344 33 1343 153 242 "" [1 uses])
(note 1343 1344 32 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 32
;;      reg 213 { d961(bb 109 insn 828) }
(insn 32 1343 1147 153 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 557 558 559
;; live  out 	 88 89 306 557 558 559
;; rd  out 	(15) 88[921,922,924,925,927,928],89[930,931,932,933,934],306[1001],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 88 89 306 557 558 559
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; rd  in  	(27) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],289[996],306[1000,1001],308[1003,1004,1005],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;; rd  gen 	(6) 90[937],508[1103],509[1104],511[1105],512[1106],513[1107]
;; rd  kill	(8) 90[935,936,937],508[1103],509[1104],511[1105],512[1106],513[1107]
;;  UD chains for artificial uses at top

(code_label 1147 32 1148 154 205 "" [1 uses])
(note 1148 1147 1149 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1149
(debug_insn 1149 1148 1150 154 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1150
(debug_insn 1150 1149 1151 154 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1151
(debug_insn 1151 1150 1152 154 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1152
(debug_insn 1152 1151 1153 154 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1153
(debug_insn 1153 1152 1154 154 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1154
(debug_insn 1154 1153 1155 154 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1155
(debug_insn 1155 1154 1156 154 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1156
(debug_insn 1156 1155 1157 154 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1157
(debug_insn 1157 1156 1158 154 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1158
(debug_insn 1158 1157 1159 154 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1159
(debug_insn 1159 1158 1160 154 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1160
(debug_insn 1160 1159 1161 154 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1161
;;      reg 306 { d1001(bb 153 insn 32) d1000(bb 150 insn 1120) }
(insn 1161 1160 1162 154 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 13 uid 1162
(insn 1162 1161 1163 154 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 14 uid 1163
;;      reg 509 { d1104(bb 154 insn 1162) }
(insn 1163 1162 1164 154 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 15 uid 1164
;;      reg 508 { d1103(bb 154 insn 1163) }
(insn 1164 1163 1165 154 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 16 uid 1165
;;      reg 508 { d1103(bb 154 insn 1163) }
;;      reg 511 { d1105(bb 154 insn 1164) }
(insn 1165 1164 1166 154 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 17 uid 1166
;;      reg 512 { d1106(bb 154 insn 1165) }
(insn 1166 1165 1167 154 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 18 uid 1167
;;      reg 513 { d1107(bb 154 insn 1166) }
(insn 1167 1166 1168 154 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 19 uid 1168
;;      reg 90 { d937(bb 154 insn 1167) }
(debug_insn 1168 1167 1172 154 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 557 558 559
;; live  out 	 88 89 90 557 558 559
;; rd  out 	(15) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[937],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1263(6){ }u1264(7){ }u1265(16){ }u1266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 147 306 557 558 559
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
;; rd  in  	(12) 147[941],289[996],306[1000],347[1030,1031,1032,1033,1034,1035],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 0[9],87[920],88[929],89[932],514[1108]
;; rd  kill	(32) 0[0,1,2,3,4,5,6,7,8,9,10,11],87[916,917,918,919,920],88[921,922,923,924,925,926,927,928,929],89[930,931,932,933,934],514[1108]
;;  UD chains for artificial uses at top

(note 1172 1168 1173 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1173
;;      reg 147 { d941(bb 97 insn 711) }
(insn 1173 1172 1174 155 (set (reg:DI 514 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1238 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
;;   UD chains for insn luid 1 uid 1174
;;      reg 306 { d1000(bb 150 insn 1120) }
;;      reg 514 { d1108(bb 155 insn 1173) }
(insn 1174 1173 1175 155 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/f:DI 306 [ D.6783 ])
                    (reg:DI 514 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1238 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 514 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 1175
;;      reg 88 { d929(bb 155 insn 1174) }
(insn 1175 1174 1176 155 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1238 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1176
;;      reg 7 { }
(call_insn 1176 1175 1177 155 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1240 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 4 uid 1177
;;      reg 0 { d9(bb 155 insn 1176) }
(insn 1177 1176 1178 155 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1178
;;      reg 87 { d920(bb 155 insn 1177) }
(debug_insn 1178 1177 1179 155 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1240 -1
     (nil))
;;   UD chains for insn luid 6 uid 1179
;;      reg 88 { d929(bb 155 insn 1174) }
(debug_insn 1179 1178 1180 155 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1242 -1
     (nil))
;;   UD chains for insn luid 7 uid 1180
(insn 1180 1179 1181 155 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1243 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1181
;;      reg 89 { d932(bb 155 insn 1180) }
(debug_insn 1181 1180 1184 155 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1243 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 557 558 559
;; live  out 	 87 88 89 557 558 559
;; rd  out 	(6) 87[920],88[929],89[932],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 88 557 558 559
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
;; rd  in  	(5) 88[927,928],557[1144],558[1145],559[1146]
;; rd  gen 	(5) 0[10],89[933],160[948],186[952],516[1109]
;; rd  kill	(23) 0[0,1,2,3,4,5,6,7,8,9,10,11],89[930,931,932,933,934],160[948],186[949,950,951,952],516[1109]
;;  UD chains for artificial uses at top

(code_label 1184 1181 1185 156 206 "" [0 uses])
(note 1185 1184 1186 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1186
(debug_insn 1186 1185 1187 156 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1187
(debug_insn 1187 1186 1188 156 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1188
(debug_insn 1188 1187 1189 156 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1189
(debug_insn 1189 1188 1190 156 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1190
(debug_insn 1190 1189 1191 156 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1191
(debug_insn 1191 1190 1192 156 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1192
(debug_insn 1192 1191 1193 156 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1193
(debug_insn 1193 1192 1194 156 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1194
(debug_insn 1194 1193 1195 156 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1195
(debug_insn 1195 1194 1196 156 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1196
(debug_insn 1196 1195 1197 156 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1197
(debug_insn 1197 1196 1198 156 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1198
(debug_insn 1198 1197 1199 156 (var_location:DI D#9 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 13 uid 1199
(debug_insn 1199 1198 1200 156 (var_location:DI D#8 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 14 uid 1200
(debug_insn 1200 1199 1201 156 (var_location:DI D#7 (ashift:DI (debug_expr:DI D#8)
        (const_int 3 [0x3]))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 15 uid 1201
(debug_insn 1201 1200 1202 156 (var_location:DI D#6 (plus:DI (debug_expr:DI D#9)
        (debug_expr:DI D#7))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 16 uid 1202
(debug_insn 1202 1201 1203 156 (var_location:DI D#5 (mem/f:DI (debug_expr:DI D#6) [0 +0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 17 uid 1203
(debug_insn 1203 1202 1204 156 (var_location:DI D#4 (mem/f/j:DI (plus:DI (debug_expr:DI D#5)
            (const_int 8 [0x8])) [0 D#5->yy_ch_buf+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 18 uid 1204
(debug_insn 1204 1203 1205 156 (var_location:SI D#3 (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 19 uid 1205
(debug_insn 1205 1204 1206 156 (var_location:DI D#2 (sign_extend:DI (debug_expr:SI D#3))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 20 uid 1206
;;      reg 88 { d928(bb 152 insn 33) d927(bb 113 insn 34) }
(insn 1206 1205 1207 156 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1248 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 21 uid 1207
;;      reg 7 { }
(call_insn 1207 1206 1208 156 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1250 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 22 uid 1208
;;      reg 0 { d10(bb 156 insn 1207) }
(insn 1208 1207 1209 156 (set (reg/v:SI 160 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1250 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 23 uid 1209
;;      reg 160 { d948(bb 156 insn 1208) }
(debug_insn 1209 1208 1210 156 (var_location:SI yy_current_state (reg/v:SI 160 [ yy_current_state ])) lex.yy.c:1250 -1
     (nil))
;;   UD chains for insn luid 24 uid 1210
(debug_insn 1210 1209 1211 156 (var_location:DI yy_cp (plus:DI (debug_expr:DI D#4)
        (debug_expr:DI D#2))) lex.yy.c:1252 -1
     (nil))
;;   UD chains for insn luid 25 uid 1211
(insn 1211 1210 1212 156 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1253 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 26 uid 1212
;;      reg 89 { d933(bb 156 insn 1211) }
(debug_insn 1212 1211 1214 156 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1253 -1
     (nil))
;;   UD chains for insn luid 27 uid 1214
;;      reg 160 { d948(bb 156 insn 1208) }
(insn 1214 1212 1215 156 (set (reg:DI 516 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 160 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 160 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 28 uid 1215
;;      reg 516 { d1109(bb 156 insn 1214) }
(insn 1215 1214 1218 156 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 516 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 516 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 557 558 559
;; live  out 	 88 89 186 557 558 559
;; rd  out 	(7) 88[927,928],89[933],186[952],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 88 186 557 558 559
;; live  gen 	 89
;; live  kill	
;; rd  in  	(6) 87[919],88[925],186[951],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 89[934]
;; rd  kill	(5) 89[930,931,932,933,934]
;;  UD chains for artificial uses at top

(code_label 1230 1321 1231 163 201 "" [1 uses])
(note 1231 1230 1232 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1232
(debug_insn 1232 1231 1233 163 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 1233
(debug_insn 1233 1232 1234 163 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 1234
(debug_insn 1234 1233 1235 163 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 1235
(insn 1235 1234 1236 163 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1236
;;      reg 89 { d934(bb 163 insn 1235) }
(debug_insn 1236 1235 1239 163 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 557 558 559
;; live  out 	 88 89 186 557 558 559
;; rd  out 	(6) 88[925],89[934],186[951],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 88 89 147 212 224 251 309 557 558 559
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
;; rd  in  	(21) 17[241],88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],251[981],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(10) 17[278],212[959],347[1032],518[1110],521[1111],522[1112],523[1113],524[1114],540[1126],541[1131]
;; rd  kill	(24) 212[958,959,960],347[1030,1031,1032,1033,1034,1035],518[1110],521[1111],522[1112],523[1113],524[1114],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134]
;;  UD chains for artificial uses at top

(code_label 1239 1236 1240 164 220 "" [1 uses])
(note 1240 1239 1242 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1242
(debug_insn 1242 1240 1243 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 1 uid 1243
(insn 1243 1242 1244 164 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1244
;;      reg 540 { d1126(bb 164 insn 1243) }
(insn 1244 1243 1245 164 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1245
(insn 1245 1244 1246 164 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1246
;;      reg 518 { d1110(bb 164 insn 1244) }
;;      reg 541 { d1131(bb 164 insn 1245) }
;;   eq_note reg 518 { d1110(bb 164 insn 1244) }
(insn 1246 1245 1247 164 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1247
;;      reg 347 { d1032(bb 164 insn 1246) }
(insn 1247 1246 1248 164 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1248
;;      reg 521 { d1111(bb 164 insn 1247) }
(insn 1248 1247 1249 164 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1249
;;      reg 212 { d959(bb 164 insn 1252) d958(bb 132 insn 27) }
;;      reg 522 { d1112(bb 164 insn 1248) }
(insn 1249 1248 1250 164 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 1250
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 523 { d1113(bb 164 insn 1249) }
(insn 1250 1249 1251 164 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 1251
;;      reg 251 { d981(bb 133 insn 981) }
;;      reg 524 { d1114(bb 164 insn 1250) }
(insn 1251 1250 1252 164 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
;;   UD chains for insn luid 10 uid 1252
;;      reg 212 { d959(bb 164 insn 1252) d958(bb 132 insn 27) }
(insn 1252 1251 1254 164 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 1254
;;      reg 212 { d959(bb 164 insn 1252) }
(debug_insn 1254 1252 1255 164 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 12 uid 1255
(debug_insn 1255 1254 1257 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 13 uid 1257
;;      reg 212 { d959(bb 164 insn 1252) }
;;      reg 309 { d1006(bb 131 insn 971) }
(insn 1257 1255 1258 164 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 14 uid 1258
;;      reg 17 { d278(bb 164 insn 1257) }
(jump_insn 1258 1257 1447 164 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1447)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1447)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 557 558 559
;; live  out 	 88 89 147 212 224 309 347 540 541 557 558 559
;; rd  out 	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[959],224[962],309[1006],347[1032],540[1126],541[1131],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 88 89 147 224 275 557 558 559
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],275[987,988],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 347[1033],525[1115],540[1127],541[1132]
;; rd  kill	(17) 347[1030,1031,1032,1033,1034,1035],525[1115],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134]
;;  UD chains for artificial uses at top

(code_label 1263 1446 1264 165 223 "" [1 uses])
(note 1264 1263 1265 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1265
(insn 1265 1264 1266 165 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1266
;;      reg 540 { d1127(bb 165 insn 1265) }
(insn 1266 1265 1267 165 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1267
(insn 1267 1266 1268 165 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1268
;;      reg 525 { d1115(bb 165 insn 1266) }
;;      reg 541 { d1132(bb 165 insn 1267) }
;;   eq_note reg 525 { d1115(bb 165 insn 1266) }
(insn 1268 1267 1271 165 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 525 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 525 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 557 558 559
;; live  out 	 88 89 147 224 275 347 540 541 557 558 559
;; rd  out 	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],275[987,988],347[1033],540[1127],541[1132],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 270 309 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 0[5],17[247],88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],277[991],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[281]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1271 1268 1272 166 224 "" [1 uses])
(note 1272 1271 1274 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1274
;;      reg 270 { d984(bb 137 insn 1003) }
(insn 1274 1272 1275 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 1275
;;      reg 17 { d281(bb 166 insn 1274) }
(jump_insn 1275 1274 1281 166 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 557 558 559
;; live  out 	 88 89 147 224 270 309 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],224[962],270[984],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 88 89 147 212 224 557 558 559
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],251[981],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(10) 212[960],264[982],347[1034],528[1116],531[1117],532[1118],533[1119],534[1120],540[1128],541[1133]
;; rd  kill	(25) 212[958,959,960],264[982],347[1030,1031,1032,1033,1034,1035],528[1116],531[1117],532[1118],533[1119],534[1120],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134]
;;  UD chains for artificial uses at top

(note 1281 1275 1284 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1284
(debug_insn 1284 1281 1285 167 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1285
(insn 1285 1284 1286 167 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1286
;;      reg 540 { d1128(bb 167 insn 1285) }
(insn 1286 1285 1287 167 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1287
(insn 1287 1286 1288 167 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1288
;;      reg 528 { d1116(bb 167 insn 1286) }
;;      reg 541 { d1133(bb 167 insn 1287) }
;;   eq_note reg 528 { d1116(bb 167 insn 1286) }
(insn 1288 1287 1289 167 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 528 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 528 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1289
;;      reg 212 { d959(bb 164 insn 1252) d958(bb 132 insn 27) }
(insn 1289 1288 1290 167 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 1290
;;      reg 264 { d982(bb 167 insn 1289) }
(debug_insn 1290 1289 1291 167 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 1291
;;      reg 347 { d1034(bb 167 insn 1288) }
(insn 1291 1290 1292 167 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1292
;;      reg 531 { d1117(bb 167 insn 1291) }
(insn 1292 1291 1293 167 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1293
;;      reg 212 { d959(bb 164 insn 1252) d958(bb 132 insn 27) }
;;      reg 532 { d1118(bb 167 insn 1292) }
(insn 1293 1292 1294 167 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 10 uid 1294
;;      reg 224 { d962(bb 114 insn 852) }
;;      reg 533 { d1119(bb 167 insn 1293) }
(insn 1294 1293 1295 167 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 1295
;;      reg 534 { d1120(bb 167 insn 1294) }
(insn 1295 1294 1296 167 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
;;   UD chains for insn luid 12 uid 1296
;;      reg 264 { d982(bb 167 insn 1289) }
(debug_insn 1296 1295 28 167 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
;;   UD chains for insn luid 13 uid 28
;;      reg 264 { d982(bb 167 insn 1289) }
(insn 28 1296 1299 167 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 557 558 559
;; live  out 	 88 89 147 212 224 347 540 541 557 558 559
;; rd  out 	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[960],224[962],347[1034],540[1128],541[1133],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 88 89 147 212 224 557 558 559
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; rd  in  	(20) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],251[981],309[1006],557[1144],558[1145],559[1146]
;; rd  gen 	(3) 0[11],17[288],268[983]
;; rd  kill	(13) 0[0,1,2,3,4,5,6,7,8,9,10,11],268[983]
;;  UD chains for artificial uses at top

(code_label 1299 28 1300 168 219 "" [1 uses])
(note 1300 1299 1303 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1303
(debug_insn 1303 1300 1304 168 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1304
;;      reg 212 { d959(bb 164 insn 1252) d958(bb 132 insn 27) }
(debug_insn 1304 1303 1305 168 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 1305
(insn 1305 1304 1306 168 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1306
;;      reg 7 { }
;;      reg 5 { d71(bb 168 insn 1305) }
(call_insn 1306 1305 1307 168 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1307
;;      reg 0 { d11(bb 168 insn 1306) }
(insn 1307 1306 1308 168 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1308
;;      reg 268 { d983(bb 168 insn 1307) }
(insn 1308 1307 1309 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1309
;;      reg 17 { d288(bb 168 insn 1308) }
(jump_insn 1309 1308 1310 168 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 557 558 559
;; live  out 	 88 89 147 212 224 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 88 89 147 212 224 557 558 559
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
;; rd  in  	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],557[1144],558[1145],559[1146]
;; rd  gen 	(4) 347[1035],535[1121],540[1129],541[1134]
;; rd  kill	(17) 347[1030,1031,1032,1033,1034,1035],535[1121],540[1125,1126,1127,1128,1129],541[1130,1131,1132,1133,1134]
;;  UD chains for artificial uses at top

(note 1310 1309 1311 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1311
(insn 1311 1310 1312 169 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1312
;;      reg 540 { d1129(bb 169 insn 1311) }
(insn 1312 1311 1313 169 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1313
(insn 1313 1312 1314 169 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1314
;;      reg 535 { d1121(bb 169 insn 1312) }
;;      reg 541 { d1134(bb 169 insn 1313) }
;;   eq_note reg 535 { d1121(bb 169 insn 1312) }
(insn 1314 1313 1353 169 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 535 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 535 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 557 558 559
;; live  out 	 88 89 147 212 224 347 540 541 557 558 559
;; rd  out 	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[958,959],224[962],347[1035],540[1129],541[1134],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 557 558 559
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007,1008],327[1025],557[1144],558[1145],559[1146]
;; rd  gen 	(1) 17[291]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1443 329 330 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 330
;;      reg 311 { d1008(bb 42 insn 340) d1007(bb 38 insn 326) }
(debug_insn 330 1443 331 172 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
;;   UD chains for insn luid 1 uid 331
;;      reg 311 { d1008(bb 42 insn 340) d1007(bb 38 insn 326) }
(insn 331 330 332 172 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 2 uid 332
;;      reg 17 { d291(bb 172 insn 331) }
(jump_insn 332 331 333 172 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 557 558 559
;; live  out 	 88 89 90 311 327 557 558 559
;; rd  out 	(19) 88[921,922,924,925,927,928],89[930,931,932,933,934],90[935,936],311[1007,1008],327[1025],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(14) 17[204],88[925],186[951],187[954],192[955],193[957],468[1067],469[1068],470[1069],542[1136],543[1138],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1445 796 1444 173 265 "" [1 uses])
(note 1444 1445 797 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 557 558 559
;; live  out 	 88 186 543 557 558 559
;; rd  out 	(6) 88[925],186[951],543[1138],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 212 224 309 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(21) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[959],224[962],309[1006],347[1032],540[1126],541[1131],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1447 1258 1446 174 266 "" [1 uses])
(note 1446 1447 1263 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 557 558 559
;; live  out 	 88 89 147 212 224 309 557 558 559
;; rd  out 	(18) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],212[959],224[962],309[1006],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; live  gen 	
;; live  kill	
;; rd  in  	(25) 17[219],88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],226[963],227[965],244[974],540[1125],541[1130],557[1144],558[1145],559[1146]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1449 877 1448 175 267 "" [1 uses])
(note 1448 1449 878 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 557 558 559
;; rd  out 	(23) 88[921,922,924,925,927,928],89[930,931,932,933,934],147[941],152[942],156[945],213[961],224[962],227[965],244[974],540[1125],541[1130],557[1144],558[1145],559[1146]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 8 ******
Set in insn 1438 is invariant (0), cost 4, depends on 
Set in insn 1452 is invariant (1), cost 4, depends on 0
Set in insn 970 is invariant (2), cost 4, depends on 
Set in insn 1454 is invariant (3), cost 4, depends on 0
Set in insn 1455 is invariant (4), cost 4, depends on 1
Set in insn 1456 is invariant (5), cost 4, depends on 1
Set in insn 1457 is invariant (6), cost 4, depends on 2
Set in insn 1451 is invariant (7), cost 4, depends on 2
Set in insn 31 is invariant (8), cost 4, depends on 
Set in insn 30 is invariant (9), cost 4, depends on 
Set in insn 1450 is invariant (10), cost 4, depends on 2
Set in insn 29 is invariant (11), cost 4, depends on 
Set in insn 1014 is invariant (12), cost 0, depends on 
Set in insn 885 is invariant (13), cost 0, depends on 
Invariant 3 is equivalent to invariant 1.
Invariant 5 is equivalent to invariant 4.
Invariant 7 is equivalent to invariant 6.
Invariant 10 is equivalent to invariant 6.
Invariant 13 is equivalent to invariant 11.
Decided to move invariant 4 -- gain 10
Decided to move dependent invariant 1
Decided to move dependent invariant 0
Decided to move invariant 2 -- gain 2
deferring rescan insn with uid = 1438.
deferring rescan insn with uid = 1442.
deferring rescan insn with uid = 1439.
deferring rescan insn with uid = 1454.
deferring rescan insn with uid = 1452.
deferring rescan insn with uid = 1458.
changing bb of uid 1438
  from 18 to 17
deferring rescan insn with uid = 1452.
deferring rescan insn with uid = 1456.
deferring rescan insn with uid = 1455.
deferring rescan insn with uid = 1459.
changing bb of uid 1452
  from 18 to 17
deferring rescan insn with uid = 970.
deferring rescan insn with uid = 971.
deferring rescan insn with uid = 1450.
deferring rescan insn with uid = 1451.
deferring rescan insn with uid = 1457.
deferring rescan insn with uid = 1460.
changing bb of uid 970
  from 18 to 17
deferring rescan insn with uid = 1461.
deferring deletion of insn with uid = 1454.
deferring rescan insn with uid = 1455.
deferring rescan insn with uid = 1462.
changing bb of uid 1455
  from 21 to 17
deferring rescan insn with uid = 1463.
deferring deletion of insn with uid = 1456.
*****starting processing of loop 1 ******
starting the processing of deferred insns
rescanning insn with uid = 970.
rescanning insn with uid = 971.
rescanning insn with uid = 1438.
rescanning insn with uid = 1439.
rescanning insn with uid = 1442.
rescanning insn with uid = 1450.
rescanning insn with uid = 1451.
rescanning insn with uid = 1452.
rescanning insn with uid = 1455.
rescanning insn with uid = 1457.
rescanning insn with uid = 1458.
rescanning insn with uid = 1459.
rescanning insn with uid = 1460.
rescanning insn with uid = 1461.
rescanning insn with uid = 1462.
rescanning insn with uid = 1463.
ending the processing of deferred insns
setting blocks to analyze 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 129, 130, 131, 132, 133, 134, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 149, 150, 151, 152, 153, 154, 155, 156, 163, 164, 165, 166, 167, 168, 169, 172, 173, 174, 175
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 305 (  1.7)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 218 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 176 n_edges 273 count 222 (  1.3)


starting region dump


int yylex()

Dataflow summary:
def_info->table_size = 1632, use_info->table_size = 1420
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d} r546={1d} r554={1d} r555={1d} r556={1d} r557={1d} r558={1d} r559={1d} r560={1d,4u} r561={1d,3u} r562={1d,5u} r563={1d,2u} 
;;    total ref usage 4390{3017d,1360u,13e} in 814{779 regular + 35 call} insns.
;; Reaching defs:
;;  sparse invalidated 	17
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360
;;  reg->defs[] map:	0[0,17] 1[18,37] 2[38,57] 4[58,81] 5[82,112] 8[113,130] 9[131,148] 10[149,166] 11[167,184] 12[185,202] 13[203,220] 14[221,238] 15[239,256] 17[257,388] 18[389,406] 19[407,424] 21[425,439] 22[440,454] 23[455,469] 24[470,484] 25[485,499] 26[500,514] 27[515,529] 28[530,544] 29[545,559] 30[560,574] 31[575,589] 32[590,604] 33[605,619] 34[620,634] 35[635,649] 36[650,664] 37[665,682] 38[683,700] 39[701,718] 40[719,736] 45[737,751] 46[752,766] 47[767,781] 48[782,796] 49[797,811] 50[812,826] 51[827,841] 52[842,856] 53[857,874] 54[875,892] 55[893,910] 56[911,928] 57[929,946] 58[947,964] 59[965,982] 60[983,1000] 61[1001,1018] 62[1019,1036] 63[1037,1054] 64[1055,1072] 65[1073,1090] 66[1091,1108] 67[1109,1126] 68[1127,1144] 69[1145,1162] 70[1163,1180] 71[1181,1198] 72[1199,1216] 73[1217,1234] 74[1235,1252] 75[1253,1270] 76[1271,1288] 77[1289,1306] 78[1307,1324] 79[1325,1342] 80[1343,1360] 87[1361,1366] 88[1367,1376] 89[1377,1381] 90[1382,1384] 91[1385,1386] 118[1387,1387] 136[1388,1388] 137[1389,1389] 147[1390,1390] 152[1391,1391] 154[1392,1393] 156[1394,1394] 157[1395,1395] 158[1396,1396] 160[1397,1397] 168[1398,1398] 186[1399,1402] 187[1403,1404] 192[1405,1405] 193[1406,1407] 212[1408,1410] 213[1411,1411] 224[1412,1412] 226[1413,1413] 227[1414,1415] 230[1416,1417] 232[1418,1418] 237[1419,1419] 238[1420,1420] 240[1421,1422] 242[1423,1423] 244[1424,1425] 245[1426,1430] 251[1431,1431] 264[1432,1432] 268[1433,1433] 270[1434,1434] 274[1435,1435] 275[1436,1440] 277[1441,1441] 280[1442,1444] 287[1445,1445] 289[1446,1446] 297[1447,1447] 299[1448,1449] 306[1450,1451] 307[1452,1452] 308[1453,1455] 309[1456,1456] 311[1457,1458] 313[1459,1460] 314[1461,1462] 315[1463,1464] 316[1465,1466] 318[1467,1467] 320[1468,1471] 321[1472,1483] 324[1484,1484] 327[1485,1485] 341[1486,1493] 342[1494,1494] 343[1495,1505] 347[1506,1511] 367[1512,1512] 371[1513,1513] 375[1514,1514] 376[1515,1515] 378[1516,1516] 380[1517,1517] 382[1518,1518] 383[1519,1519] 384[1520,1520] 386[1521,1521] 388[1522,1522] 393[1523,1523] 401[1524,1524] 402[1525,1525] 403[1526,1526] 404[1527,1527] 406[1528,1528] 407[1529,1529] 409[1530,1530] 411[1531,1531] 414[1532,1532] 416[1533,1533] 417[1534,1534] 419[1535,1535] 422[1536,1536] 438[1537,1537] 442[1538,1538] 445[1539,1539] 446[1540,1540] 447[1541,1541] 450[1542,1542] 451[1543,1543] 452[1544,1544] 459[1545,1545] 460[1546,1546] 461[1547,1547] 468[1548,1548] 469[1549,1549] 470[1550,1550] 473[1551,1551] 474[1552,1552] 475[1553,1553] 476[1554,1554] 477[1555,1555] 478[1556,1556] 479[1557,1557] 480[1558,1558] 481[1559,1559] 482[1560,1560] 483[1561,1561] 484[1562,1562] 485[1563,1563] 486[1564,1564] 487[1565,1565] 488[1566,1566] 489[1567,1567] 490[1568,1568] 491[1569,1569] 492[1570,1570] 493[1571,1571] 494[1572,1572] 495[1573,1573] 498[1574,1574] 499[1575,1575] 500[1576,1576] 501[1577,1577] 502[1578,1578] 503[1579,1579] 504[1580,1580] 505[1581,1581] 506[1582,1582] 507[1583,1583] 508[1584,1584] 509[1585,1585] 511[1586,1586] 512[1587,1587] 513[1588,1588] 514[1589,1589] 516[1590,1590] 518[1591,1591] 521[1592,1592] 522[1593,1593] 523[1594,1594] 524[1595,1595] 525[1596,1596] 528[1597,1597] 531[1598,1598] 532[1599,1599] 533[1600,1600] 534[1601,1601] 535[1602,1602] 538[1603,1603] 539[1604,1605] 540[1606,1610] 541[1611,1615] 542[1616,1617] 543[1618,1619] 545[1620,1620] 546[1621,1621] 554[1622,1622] 555[1623,1623] 556[1624,1624] 557[1625,1625] 558[1626,1626] 559[1627,1627] 560[1628,1628] 561[1629,1629] 562[1630,1630] 563[1631,1631] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 367
;; live  in  	
;; live  gen 	 321 341 343 367
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(4) 321[1472],341[1486],343[1495],367[1512]
;; rd  kill	(32) 321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505],367[1512]
;;  UD chains for artificial uses at top

(note 151 148 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 152
(insn 152 151 154 15 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 154
;;      reg 341 { d1486(bb 15 insn 152) }
(insn 154 152 155 15 (set (reg:DI 367 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 155
;;      reg 367 { d1512(bb 15 insn 154) }
(insn 155 154 158 15 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 158
;;      reg 367 { d1512(bb 15 insn 154) }
(insn 158 155 396 15 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 367 [ D.6777 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1472],341[1486],343[1495]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 321 341 343
;; live  gen 	 318 320
;; live  kill	
;; rd  in  	(24) 321[1472,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1499,1500,1501,1502,1503,1504,1505]
;; rd  gen 	(2) 318[1467],320[1468]
;; rd  kill	(5) 318[1467],320[1468,1469,1470,1471]
;;  UD chains for artificial uses at top

(code_label 396 158 159 16 188 "" [0 uses])
(note 159 396 160 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 160
(insn 160 159 161 16 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 161
(insn 161 160 162 16 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 318 320 321 341 343
;; rd  out 	(26) 318[1467],320[1468],321[1472,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1499,1500,1501,1502,1503,1504,1505]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 341
;; lr  def 	 87 88 560 561 562 563
;; live  in  	 318 320 321 341 343
;; live  gen 	 87 88 560 561 562 563
;; live  kill	
;; rd  in  	(26) 318[1467],320[1468],321[1472,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1499,1500,1501,1502,1503,1504,1505]
;; rd  gen 	(6) 87[1361],88[1367],560[1628],561[1629],562[1630],563[1631]
;; rd  kill	(20) 87[1361,1362,1363,1364,1365,1366],88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at top

(code_label 162 161 163 17 123 "" [0 uses])
(note 163 162 16 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 16
;;      reg 341 { d1493(bb 96 insn 698) d1492(bb 95 insn 682) d1491(bb 53 insn 15) d1490(bb 52 insn 12) d1489(bb 51 insn 9) d1488(bb 50 insn 402) d1487(bb 49 insn 6) d1486(bb 15 insn 152) }
(insn 16 163 17 17 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 341 [ D.6777 ])) mycc.l:56 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 341 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 17
;;      reg 318 { d1467(bb 16 insn 160) }
(insn 17 16 1438 17 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 318 [ D.6783 ])) mycc.l:56 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 318 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1438
(insn 1438 17 1452 17 (set (reg:QI 560)
        (const_int 1 [0x1])) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1452
;;      reg 560 { d1628(bb 17 insn 1438) }
(insn 1452 1438 970 17 (set (reg:QI 561)
        (reg:QI 560)) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 970
(insn 970 1452 1455 17 (set (reg:DI 562)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1455
;;      reg 561 { d1629(bb 17 insn 1452) }
(insn 1455 970 376 17 (set (reg:QI 563)
        (reg:QI 561)) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 560 561 562 563
;; live  out 	 87 88 320 321 343 560 561 562 563
;; rd  out 	(23) 87[1361],88[1367],320[1468],321[1472,1477,1478,1479,1480,1481,1482,1483],343[1495,1499,1500,1501,1502,1503,1504,1505],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320 560 561 562
;; lr  def 	 89 557 558 559
;; live  in  	 87 88 320 321 343 560 561 562 563
;; live  gen 	 89 557 558 559
;; live  kill	
;; rd  in  	(28) 87[1361,1364],88[1367,1370],320[1468,1471],321[1472,1476,1477,1478,1479,1480,1481,1482,1483],343[1495,1498,1499,1500,1501,1502,1503,1504,1505],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 89[1377],557[1625],558[1626],559[1627]
;; rd  kill	(8) 89[1377,1378,1379,1380,1381],557[1625],558[1626],559[1627]
;;  UD chains for artificial uses at top

(code_label 376 1455 164 18 186 "" [0 uses])
(note 164 376 165 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 165
(debug_insn 165 164 166 18 (var_location:DI D#16 (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:827 -1
     (nil))
;;   UD chains for insn luid 1 uid 166
(debug_insn 166 165 167 18 (var_location:DI yy_cp (debug_expr:DI D#16)) lex.yy.c:827 -1
     (nil))
;;   UD chains for insn luid 2 uid 167
;;      reg 88 { d1370(bb 47 insn 374) d1367(bb 17 insn 17) }
;;      reg 320 { d1471(bb 47 insn 366) d1468(bb 16 insn 161) }
(insn 167 166 168 18 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_916+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 168
(debug_insn 168 167 169 18 (var_location:DI yy_bp (debug_expr:DI D#16)) lex.yy.c:835 -1
     (nil))
;;   UD chains for insn luid 4 uid 169
(debug_insn 169 168 170 18 (var_location:SI D#15 (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:837 -1
     (nil))
;;   UD chains for insn luid 5 uid 170
(debug_insn 170 169 18 18 (var_location:SI yy_current_state (debug_expr:SI D#15)) lex.yy.c:837 -1
     (nil))
;;   UD chains for insn luid 6 uid 18
;;      reg 88 { d1370(bb 47 insn 374) d1367(bb 17 insn 17) }
(insn 18 170 1458 18 (set (reg/v/f:DI 89 [ yy_cp ])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:830 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1458
;;      reg 560 { d1628(bb 17 insn 1438) }
(insn 1458 18 1459 18 (set (reg:QI 557)
        (reg:QI 560)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 8 uid 1459
;;      reg 561 { d1629(bb 17 insn 1452) }
(insn 1459 1458 1460 18 (set (reg:QI 558)
        (reg:QI 561)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 9 uid 1460
;;      reg 562 { d1630(bb 17 insn 970) }
(insn 1460 1459 822 18 (set (reg:DI 559)
        (reg:DI 562)) -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 560 561 562 563
;; live  out 	 87 88 89 320 321 343 560 561 562 563
;; rd  out 	(29) 87[1361,1364],88[1367,1370],89[1377],320[1468,1471],321[1472,1476,1477,1478,1479,1480,1481,1482,1483],343[1495,1498,1499,1500,1501,1502,1503,1504,1505],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 371
;; live  in  	 87 88 89 560 561 562 563
;; live  gen 	 320 321 343 371
;; live  kill	
;; rd  in  	(10) 87[1365,1366],88[1373,1376],89[1378,1379],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 320[1469],321[1473],343[1496],371[1513]
;; rd  kill	(28) 320[1468,1469,1470,1471],321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505],371[1513]
;;  UD chains for artificial uses at top

(code_label 822 1460 173 19 202 "" [0 uses])
(note 173 822 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 174
;;      reg 88 { d1376(bb 155 insn 1174) d1373(bb 108 insn 818) }
(insn 174 173 176 19 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_147+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 176
;;      reg 87 { d1366(bb 155 insn 1177) d1365(bb 106 insn 803) }
(insn 176 174 177 19 (set (reg:DI 371 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 2 uid 177
;;      reg 371 { d1513(bb 19 insn 176) }
(insn 177 176 180 19 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 180
;;      reg 371 { d1513(bb 19 insn 176) }
(insn 180 177 181 19 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 371 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 560 561 562 563
;; live  out 	 87 88 89 320 321 343 560 561 562 563
;; rd  out 	(13) 87[1365,1366],88[1373,1376],89[1378,1379],320[1469],321[1473],343[1496],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 561
;; lr  def 	 313 314 315 316 556
;; live  in  	 87 88 89 320 321 343 560 561 562 563
;; live  gen 	 313 314 315 316 556
;; live  kill	
;; rd  in  	(38) 87[1361,1364,1365,1366],88[1367,1370,1373,1376],89[1377,1378,1379],320[1468,1469,1471],321[1472,1473,1476,1477,1478,1479,1480,1481,1482,1483],343[1495,1496,1498,1499,1500,1501,1502,1503,1504,1505],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 313[1459],314[1461],315[1463],316[1465],556[1624]
;; rd  kill	(9) 313[1459,1460],314[1461,1462],315[1463,1464],316[1465,1466],556[1624]
;;  UD chains for artificial uses at top

(code_label 181 180 182 20 124 "" [0 uses])
(note 182 181 183 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 183
(insn 183 182 184 20 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 184
(insn 184 183 19 20 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 19
(insn 19 184 20 20 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 20
(insn 20 19 1461 20 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1461
;;      reg 561 { d1629(bb 17 insn 1452) }
(insn 1461 20 255 20 (set (reg:QI 556)
        (reg:QI 561)) lex.yy.c:844 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; rd  out 	(42) 87[1361,1364,1365,1366],88[1367,1370,1373,1376],89[1377,1378,1379],313[1459],314[1461],315[1463],316[1465],320[1468,1469,1471],321[1472,1473,1476,1477,1478,1479,1480,1481,1482,1483],343[1495,1496,1498,1499,1500,1501,1502,1503,1504,1505],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 343 560 563
;; lr  def 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  in  	 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; live  gen 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  kill	
;; rd  in  	(51) 87[1361,1363,1364,1365,1366],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1459,1460],314[1461,1462],315[1463,1464],316[1465,1466],320[1468,1469,1470,1471],321[1472,1473,1475,1476,1477,1478,1479,1480,1481,1482,1483],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(11) 17[261],91[1385],313[1460],314[1462],315[1464],316[1466],375[1514],376[1515],539[1604],545[1620],546[1621]
;; rd  kill	(16) 91[1385,1386],313[1459,1460],314[1461,1462],315[1463,1464],316[1465,1466],375[1514],376[1515],539[1604,1605],545[1620],546[1621]
;;  UD chains for artificial uses at top

(code_label 255 1461 185 21 130 "" [0 uses])
(note 185 255 186 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 186
;;      reg 89 { d1379(bb 155 insn 1180) d1378(bb 107 insn 813) d1377(bb 18 insn 18) }
(debug_insn 186 185 187 21 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 187
;;      reg 88 { d1376(bb 155 insn 1174) d1373(bb 108 insn 818) d1370(bb 47 insn 374) d1368(bb 26 insn 243) d1367(bb 17 insn 17) }
(debug_insn 187 186 188 21 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 188
;;      reg 87 { d1366(bb 155 insn 1177) d1365(bb 106 insn 803) d1364(bb 47 insn 375) d1363(bb 26 insn 241) d1361(bb 17 insn 16) }
(debug_insn 188 187 190 21 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 190
;;      reg 320 { d1471(bb 47 insn 366) d1470(bb 27 insn 251) d1469(bb 19 insn 174) d1468(bb 16 insn 161) }
(insn 190 188 191 21 (set (reg:SI 375 [ D.6785 ])
        (zero_extend:SI (reg:QI 320 [ D.6789 ]))) lex.yy.c:841 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 320 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 4 uid 191
;;      reg 375 { d1514(bb 21 insn 190) }
(insn 191 190 1409 21 (set (reg:DI 376 [ D.6785 ])
        (zero_extend:DI (reg:SI 375 [ D.6785 ]))) lex.yy.c:841 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 375 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1409
;;      reg 376 { d1515(bb 21 insn 191) }
(debug_insn 1409 191 192 21 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
            (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) -1
     (nil))
;;   UD chains for insn luid 6 uid 192
;;      reg 376 { d1515(bb 21 insn 191) }
(insn 192 1409 193 21 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:841 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 376 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 7 uid 193
(debug_insn 193 192 194 21 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:841 -1
     (nil))
;;   UD chains for insn luid 8 uid 194
;;      reg 343 { d1505(bb 96 insn 701) d1504(bb 95 insn 685) d1503(bb 53 insn 14) d1502(bb 52 insn 11) d1501(bb 51 insn 8) d1500(bb 50 insn 405) d1499(bb 49 insn 5) d1498(bb 47 insn 370) d1497(bb 27 insn 254) d1496(bb 19 insn 177) d1495(bb 15 insn 155) }
(insn 194 193 1433 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:842 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:HI 343 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1433
;;      reg 343 { d1505(bb 96 insn 701) d1504(bb 95 insn 685) d1503(bb 53 insn 14) d1502(bb 52 insn 11) d1501(bb 51 insn 8) d1500(bb 50 insn 405) d1499(bb 49 insn 5) d1498(bb 47 insn 370) d1497(bb 27 insn 254) d1496(bb 19 insn 177) d1495(bb 15 insn 155) }
(insn 1433 194 1434 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 10 uid 1434
;;      reg 17 { d258(bb 21 insn 1433) }
;;      reg 87 { d1366(bb 155 insn 1177) d1365(bb 106 insn 803) d1364(bb 47 insn 375) d1363(bb 26 insn 241) d1361(bb 17 insn 16) }
;;      reg 314 { d1462(bb 21 insn 1434) d1461(bb 20 insn 183) }
(insn 1434 1433 1435 21 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
            (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:844 953 {*movsicc_noc}
     (nil))
;;   UD chains for insn luid 11 uid 1435
;;      reg 343 { d1505(bb 96 insn 701) d1504(bb 95 insn 685) d1503(bb 53 insn 14) d1502(bb 52 insn 11) d1501(bb 51 insn 8) d1500(bb 50 insn 405) d1499(bb 49 insn 5) d1498(bb 47 insn 370) d1497(bb 27 insn 254) d1496(bb 19 insn 177) d1495(bb 15 insn 155) }
(insn 1435 1434 1436 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 1436
;;      reg 17 { d259(bb 21 insn 1435) }
;;      reg 88 { d1376(bb 155 insn 1174) d1373(bb 108 insn 818) d1370(bb 47 insn 374) d1368(bb 26 insn 243) d1367(bb 17 insn 17) }
;;      reg 316 { d1466(bb 21 insn 1436) d1465(bb 20 insn 184) }
(insn 1436 1435 1462 21 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
            (reg/v/f:DI 88 [ yy_cp ]))) lex.yy.c:844 954 {*movdicc_noc}
     (nil))
;;   UD chains for insn luid 13 uid 1462
;;      reg 563 { d1631(bb 17 insn 1455) }
(insn 1462 1436 1437 21 (set (reg:QI 545)
        (reg:QI 563)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 14 uid 1437
;;      reg 343 { d1505(bb 96 insn 701) d1504(bb 95 insn 685) d1503(bb 53 insn 14) d1502(bb 52 insn 11) d1501(bb 51 insn 8) d1500(bb 50 insn 405) d1499(bb 49 insn 5) d1498(bb 47 insn 370) d1497(bb 27 insn 254) d1496(bb 19 insn 177) d1495(bb 15 insn 155) }
(insn 1437 1462 1439 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 15 uid 1439
;;      reg 17 { d260(bb 21 insn 1437) }
;;      reg 313 { d1460(bb 21 insn 1439) d1459(bb 20 insn 19) }
;;      reg 560 { d1628(bb 17 insn 1438) }
(insn 1439 1437 1463 21 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (reg:QI 560))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 16 uid 1463
;;      reg 563 { d1631(bb 17 insn 1455) }
(insn 1463 1439 1440 21 (set (reg:QI 546)
        (reg:QI 563)) lex.yy.c:844 -1
     (nil))
;;   UD chains for insn luid 17 uid 1440
;;      reg 343 { d1505(bb 96 insn 701) d1504(bb 95 insn 685) d1503(bb 53 insn 14) d1502(bb 52 insn 11) d1501(bb 51 insn 8) d1500(bb 50 insn 405) d1499(bb 49 insn 5) d1498(bb 47 insn 370) d1497(bb 27 insn 254) d1496(bb 19 insn 177) d1495(bb 15 insn 155) }
(insn 1440 1463 1442 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 18 uid 1442
;;      reg 17 { d261(bb 21 insn 1440) }
;;      reg 315 { d1464(bb 21 insn 1442) d1463(bb 20 insn 20) }
;;      reg 560 { d1628(bb 17 insn 1438) }
(insn 1442 1440 1389 21 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (reg:QI 560))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
;;   UD chains for insn luid 19 uid 1389
;;      reg 91 { d1385(bb 21 insn 192) }
(insn 1389 1442 223 21 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 321 539 560 561 562 563
;; rd  out 	(33) 87[1361,1363,1364,1365,1366],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],321[1472,1473,1475,1476,1477,1478,1479,1480,1481,1482,1483],539[1604],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 87 88 89 313 314 315 316 539 560 561 562 563
;; live  gen 	 321 378
;; live  kill	
;; rd  in  	(19) 87[1362],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 321[1474],378[1516]
;; rd  kill	(13) 321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],378[1516]
;;  UD chains for artificial uses at top

(code_label 223 1389 201 22 128 "" [1 uses])
(note 201 223 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 203
;;      reg 87 { d1362(bb 24 insn 221) }
(insn 203 201 204 22 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 204
;;      reg 378 { d1516(bb 22 insn 203) }
(insn 204 203 205 22 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 321 539 560 561 562 563
;; rd  out 	(20) 87[1362],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],321[1474],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 87 88 89 313 314 315 316 321 539 560 561 562 563
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
;; rd  in  	(36) 87[1361,1362,1363,1364,1365,1366],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 17[263],380[1517],382[1518],383[1519],384[1520]
;; rd  kill	(4) 380[1517],382[1518],383[1519],384[1520]
;;  UD chains for artificial uses at top

(code_label 205 204 206 23 126 "" [0 uses])
(note 206 205 207 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
(debug_insn 207 206 208 23 (var_location:QI yy_c (debug_expr:QI D#23)) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
;;      reg 87 { d1366(bb 155 insn 1177) d1365(bb 106 insn 803) d1364(bb 47 insn 375) d1363(bb 26 insn 241) d1362(bb 24 insn 221) d1361(bb 17 insn 16) }
(debug_insn 208 207 210 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 210
;;      reg 321 { d1483(bb 96 insn 704) d1482(bb 95 insn 688) d1481(bb 53 insn 13) d1480(bb 52 insn 10) d1479(bb 51 insn 7) d1478(bb 50 insn 408) d1477(bb 49 insn 4) d1476(bb 47 insn 373) d1475(bb 26 insn 247) d1474(bb 22 insn 204) d1473(bb 19 insn 180) d1472(bb 15 insn 158) }
(insn 210 208 212 23 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 380 { d1517(bb 23 insn 210) }
;;      reg 539 { d1605(bb 25 insn 1390) d1604(bb 21 insn 1389) }
(insn 212 210 213 23 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 539 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 213
;;      reg 382 { d1518(bb 23 insn 212) }
(insn 213 212 214 23 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 5 uid 214
;;      reg 383 { d1519(bb 23 insn 213) }
(insn 214 213 215 23 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 215
;;      reg 87 { d1366(bb 155 insn 1177) d1365(bb 106 insn 803) d1364(bb 47 insn 375) d1363(bb 26 insn 241) d1362(bb 24 insn 221) d1361(bb 17 insn 16) }
;;      reg 384 { d1520(bb 23 insn 214) }
(insn 215 214 216 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 216
;;      reg 17 { d263(bb 23 insn 215) }
(jump_insn 216 215 217 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 382 539 560 561 562 563
;; rd  out 	(25) 87[1361,1362,1363,1364,1365,1366],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],382[1518],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 87 88 89 313 314 315 316 539 560 561 562 563
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
;; rd  in  	(29) 17[263],87[1361,1362,1363,1364,1365,1366],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],380[1517],382[1518],383[1519],384[1520],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 17[264],87[1362],118[1387],386[1521]
;; rd  kill	(8) 87[1361,1362,1363,1364,1365,1366],118[1387],386[1521]
;;  UD chains for artificial uses at top

(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 219
;;      reg 87 { d1366(bb 155 insn 1177) d1365(bb 106 insn 803) d1364(bb 47 insn 375) d1363(bb 26 insn 241) d1362(bb 24 insn 221) d1361(bb 17 insn 16) }
(insn 219 217 220 24 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 220
;;      reg 386 { d1521(bb 24 insn 219) }
(insn 220 219 221 24 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 2 uid 221
;;      reg 118 { d1387(bb 24 insn 220) }
(insn 221 220 222 24 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 3 uid 222
;;      reg 87 { d1362(bb 24 insn 221) }
(debug_insn 222 221 224 24 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
;;   UD chains for insn luid 4 uid 224
;;      reg 87 { d1362(bb 24 insn 221) }
(insn 224 222 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 5 uid 225
;;      reg 17 { d264(bb 24 insn 224) }
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 539 560 561 562 563
;; rd  out 	(19) 87[1362],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 87 88 89 313 314 315 316 539 560 561 562 563
;; live  gen 	 91 388 539
;; live  kill	
;; rd  in  	(19) 87[1362],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 91[1386],388[1522],539[1605]
;; rd  kill	(5) 91[1385,1386],388[1522],539[1604,1605]
;;  UD chains for artificial uses at top

(note 226 225 229 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 229
;;      reg 539 { d1605(bb 25 insn 1390) d1604(bb 21 insn 1389) }
(insn 229 226 1408 25 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 539 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 539 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1408
;;      reg 388 { d1522(bb 25 insn 229) }
(debug_insn 1408 229 230 25 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
            (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) -1
     (nil))
;;   UD chains for insn luid 2 uid 230
;;      reg 388 { d1522(bb 25 insn 229) }
(insn 230 1408 231 25 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 231
(debug_insn 231 230 1390 25 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:851 -1
     (nil))
;;   UD chains for insn luid 4 uid 1390
;;      reg 91 { d1386(bb 25 insn 230) }
(insn 1390 231 234 25 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 539 560 561 562 563
;; rd  out 	(18) 87[1362],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],539[1605],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 538
;; live  in  	 88 89 313 314 315 316 382 560 561 562 563
;; live  gen 	 17 [flags] 87 88 321 393 538
;; live  kill	 17 [flags]
;; rd  in  	(25) 87[1361,1362,1363,1364,1365,1366],88[1367,1368,1370,1373,1376],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],382[1518],539[1604,1605],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(6) 17[266],87[1363],88[1368],321[1475],393[1523],538[1603]
;; rd  kill	(30) 87[1361,1362,1363,1364,1365,1366],88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],393[1523],538[1603]
;;  UD chains for artificial uses at top

(code_label 234 1390 235 26 127 "" [1 uses])
(note 235 234 240 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 240
;;      reg 382 { d1518(bb 23 insn 212) }
(insn 240 235 241 26 (set (reg:DI 393 [ D.6785 ])
        (zero_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:853 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 382 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 1 uid 241
;;      reg 393 { d1523(bb 26 insn 240) }
(insn 241 240 242 26 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 393 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:853 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 393 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 242
;;      reg 87 { d1363(bb 26 insn 241) }
(debug_insn 242 241 243 26 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:853 -1
     (nil))
;;   UD chains for insn luid 3 uid 243
;;      reg 88 { d1376(bb 155 insn 1174) d1373(bb 108 insn 818) d1370(bb 47 insn 374) d1368(bb 26 insn 243) d1367(bb 17 insn 17) }
(insn 243 242 244 26 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:854 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 244
;;      reg 88 { d1368(bb 26 insn 243) }
(debug_insn 244 243 246 26 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:854 -1
     (nil))
;;   UD chains for insn luid 5 uid 246
;;      reg 87 { d1363(bb 26 insn 241) }
(insn 246 244 247 26 (set (reg:DI 538 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:856 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 6 uid 247
;;      reg 538 { d1603(bb 26 insn 246) }
(insn 247 246 248 26 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:856 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 248
;;      reg 321 { d1475(bb 26 insn 247) }
(insn 248 247 249 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 321 [ D.6787 ])
            (const_int 190 [0xbe]))) lex.yy.c:856 6 {*cmphi_1}
     (nil))
;;   UD chains for insn luid 8 uid 249
;;      reg 17 { d266(bb 26 insn 248) }
(jump_insn 249 248 250 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) lex.yy.c:856 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 258)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 321 538 560 561 562 563
;; rd  out 	(15) 87[1363],88[1368],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],321[1475],538[1603],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 538
;; lr  def 	 320 343
;; live  in  	 87 88 89 313 314 315 316 321 538 560 561 562 563
;; live  gen 	 320 343
;; live  kill	
;; rd  in  	(17) 17[266],87[1363],88[1368],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],321[1475],393[1523],538[1603],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 320[1470],343[1497]
;; rd  kill	(15) 320[1468,1469,1470,1471],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505]
;;  UD chains for artificial uses at top

(note 250 249 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 251
;;      reg 88 { d1368(bb 26 insn 243) }
(insn 251 250 254 27 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 MEM[base: yy_cp_82, offset: 0B]+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 254
;;      reg 538 { d1603(bb 26 insn 246) }
(insn 254 251 258 27 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; rd  out 	(16) 87[1363],88[1368],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],320[1470],321[1475],343[1497],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 315 316 538 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(15) 87[1363],88[1368],89[1377,1378,1379],313[1460],314[1462],315[1464],316[1466],321[1475],538[1603],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[267]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 258 254 259 28 129 "" [1 uses])
(note 259 258 260 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 260
;;      reg 315 { d1464(bb 21 insn 1442) }
(insn 260 259 261 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (nil)))
;;   UD chains for insn luid 1 uid 261
;;      reg 17 { d267(bb 28 insn 260) }
(jump_insn 261 260 262 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 264)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 264)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 560 561 562 563
;; live  out 	 88 89 313 314 316 538 560 561 562 563
;; rd  out 	(12) 88[1368],89[1377,1378,1379],313[1460],314[1462],316[1466],538[1603],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 88 89 313 314 316 538 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(12) 88[1368],89[1377,1378,1379],313[1460],314[1462],316[1466],538[1603],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 262 261 263 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 263
;;      reg 316 { d1466(bb 21 insn 1436) }
(insn 263 262 264 29 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 560 561 562 563
;; live  out 	 88 89 313 314 538 560 561 562 563
;; rd  out 	(11) 88[1368],89[1377,1378,1379],313[1460],314[1462],538[1603],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u245(6){ }u246(7){ }u247(16){ }u248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 538 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(12) 88[1368],89[1377,1378,1379],313[1460],314[1462],316[1466],538[1603],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[268]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 264 263 265 30 131 "" [1 uses])
(note 265 264 266 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 266
;;      reg 313 { d1460(bb 21 insn 1439) }
(insn 266 265 267 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (nil)))
;;   UD chains for insn luid 1 uid 267
;;      reg 17 { d268(bb 30 insn 266) }
(jump_insn 267 266 268 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 270)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 270)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 560 561 562 563
;; live  out 	 88 89 314 538 560 561 562 563
;; rd  out 	(10) 88[1368],89[1377,1378,1379],314[1462],538[1603],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u251(6){ }u252(7){ }u253(16){ }u254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 88 89 314 538 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 88[1368],89[1377,1378,1379],314[1462],538[1603],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 268 267 269 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 269
;;      reg 314 { d1462(bb 21 insn 1434) }
(insn 269 268 270 31 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 560 561 562 563
;; live  out 	 88 89 538 560 561 562 563
;; rd  out 	(9) 88[1368],89[1377,1378,1379],538[1603],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 538 562
;; lr  def 	 186 555
;; live  in  	 88 89 538 560 561 562 563
;; live  gen 	 186 555
;; live  kill	
;; rd  in  	(10) 88[1368],89[1377,1378,1379],314[1462],538[1603],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 186[1399],555[1623]
;; rd  kill	(5) 186[1399,1400,1401,1402],555[1623]
;;  UD chains for artificial uses at top

(code_label 270 269 271 32 132 "" [1 uses])
(note 271 270 274 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 274
;;      reg 538 { d1603(bb 26 insn 246) }
(insn 274 271 1457 32 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 1 uid 1457
;;      reg 562 { d1630(bb 17 insn 970) }
(insn 1457 274 390 32 (set (reg:DI 555)
        (reg:DI 562)) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563
;; rd  out 	(9) 88[1368],89[1377,1378,1379],186[1399],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 186 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(17) 87[1365],88[1371,1372,1374,1375],89[1377,1378,1379,1380,1381],186[1400,1401,1402],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 390 1457 277 33 187 "" [1 uses])
(note 277 390 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563
;; rd  out 	(16) 88[1371,1372,1374,1375],89[1377,1378,1379,1380,1381],186[1400,1401,1402],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 88 89 186 560 561 562 563
;; live  gen 	 17 [flags] 90
;; live  kill	
;; rd  in  	(18) 88[1368,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],186[1399,1400,1401,1402],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 17[269],90[1382]
;; rd  kill	(3) 90[1382,1383,1384]
;;  UD chains for artificial uses at top

(code_label 278 277 279 34 133 "" [0 uses])
(note 279 278 280 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 280
;;      reg 89 { d1381(bb 163 insn 1235) d1380(bb 156 insn 1211) d1379(bb 155 insn 1180) d1378(bb 107 insn 813) d1377(bb 18 insn 18) }
(debug_insn 280 279 281 34 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 281
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1368(bb 26 insn 243) }
(debug_insn 281 280 282 34 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 282
(debug_insn 282 281 283 34 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 3 uid 283
;;      reg 186 { d1402(bb 156 insn 1215) d1401(bb 101 insn 755) d1400(bb 48 insn 389) d1399(bb 32 insn 274) }
(insn 283 282 284 34 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (reg:HI 186 [ D.6786 ]))) lex.yy.c:859 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 186 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 4 uid 284
;;      reg 90 { d1382(bb 34 insn 283) }
(debug_insn 284 283 285 34 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:859 -1
     (nil))
;;   UD chains for insn luid 5 uid 285
;;      reg 90 { d1382(bb 34 insn 283) }
(insn 285 284 286 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 0 [0]))) lex.yy.c:860 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 286
;;      reg 17 { d269(bb 34 insn 285) }
(jump_insn 286 285 287 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) lex.yy.c:860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 296)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563
;; rd  out 	(15) 88[1368,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 89 560 561 562 563
;; live  gen 	 88 90 401 402
;; live  kill	
;; rd  in  	(15) 88[1368,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 88[1369],90[1383],401[1524],402[1525]
;; rd  kill	(15) 88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],90[1382,1383,1384],401[1524],402[1525]
;;  UD chains for artificial uses at top

(note 287 286 288 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 288
(insn 288 287 289 35 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:862 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 289
;;      reg 88 { d1369(bb 35 insn 288) }
(debug_insn 289 288 290 35 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:862 -1
     (nil))
;;   UD chains for insn luid 2 uid 290
(debug_insn 290 289 292 35 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:863 -1
     (nil))
;;   UD chains for insn luid 3 uid 292
(insn 292 290 293 35 (set (reg:SI 402 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:864 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 293
;;      reg 402 { d1525(bb 35 insn 292) }
(insn 293 292 294 35 (set (reg:DI 401 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 402 [ yy_last_accepting_state ]))) lex.yy.c:864 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 402 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 5 uid 294
;;      reg 401 { d1524(bb 35 insn 293) }
(insn 294 293 295 35 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 401 [ yy_last_accepting_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16]))) lex.yy.c:864 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 401 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 6 uid 295
;;      reg 90 { d1383(bb 35 insn 294) }
(debug_insn 295 294 296 35 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:864 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563
;; rd  out 	(11) 88[1369],89[1377,1378,1379,1380,1381],90[1383],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 403 404
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags] 403 404
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[271],403[1526],404[1527]
;; rd  kill	(2) 403[1526],404[1527]
;;  UD chains for artificial uses at top

(code_label 296 295 297 36 134 "" [1 uses])
(note 297 296 298 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 298
;;      reg 90 { d1383(bb 35 insn 294) d1382(bb 34 insn 283) }
(debug_insn 298 297 299 36 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 299
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
(debug_insn 299 298 300 36 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 300
;;      reg 89 { d1381(bb 163 insn 1235) d1380(bb 156 insn 1211) d1379(bb 155 insn 1180) d1378(bb 107 insn 813) d1377(bb 18 insn 18) }
(insn 300 299 302 36 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 302
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
;;      reg 89 { d1381(bb 163 insn 1235) d1380(bb 156 insn 1211) d1379(bb 155 insn 1180) d1378(bb 107 insn 813) d1377(bb 18 insn 18) }
(insn 302 300 303 36 (parallel [
            (set (reg:DI 403)
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (reg/v/f:DI 89 [ yy_cp ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:867 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 303
;;      reg 403 { d1526(bb 36 insn 302) }
(insn 303 302 304 36 (set (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])
        (reg:DI 403)) lex.yy.c:867 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
;;   UD chains for insn luid 5 uid 304
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
(insn 304 303 305 36 (set (reg:QI 404 [ *yy_cp_6 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 305
;;      reg 404 { d1527(bb 36 insn 304) }
(insn 305 304 306 36 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 404 [ *yy_cp_6 ])) lex.yy.c:867 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 404 [ *yy_cp_6 ])
        (nil)))
;;   UD chains for insn luid 7 uid 306
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
(insn 306 305 307 36 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 307
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
(insn 307 306 308 36 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 308
;;      reg 90 { d1383(bb 35 insn 294) d1382(bb 34 insn 283) }
(insn 308 307 309 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 46 [0x2e]))) lex.yy.c:869 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 10 uid 309
;;      reg 17 { d271(bb 36 insn 308) }
(jump_insn 309 308 310 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563
;; rd  out 	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags] 406
;; live  kill	
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 17[272],406[1528]
;; rd  kill	(1) 406[1528]
;;  UD chains for artificial uses at top

(note 310 309 312 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 312
;;      reg 90 { d1383(bb 35 insn 294) d1382(bb 34 insn 283) }
(insn 312 310 313 37 (set (reg:DI 406 [ yy_act ])
        (sign_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:869 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 1 uid 313
;;      reg 406 { d1528(bb 37 insn 312) }
(insn 313 312 314 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:SI (plus:DI (mult:DI (reg:DI 406 [ yy_act ])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)) [2 yy_rule_can_match_eol S4 A32])
            (const_int 0 [0]))) lex.yy.c:869 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 406 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 2 uid 314
;;      reg 17 { d272(bb 37 insn 313) }
(jump_insn 314 313 315 37 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563
;; rd  out 	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307 311 327
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags] 307 311 327
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 17[274],307[1452],311[1457],327[1485]
;; rd  kill	(4) 307[1452],311[1457,1458],327[1485]
;;  UD chains for artificial uses at top

(note 315 314 316 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 316
(debug_insn 316 315 317 38 (var_location:DI yyl (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 317
(insn 317 316 326 38 (set (reg:DI 307 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:872 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 326
(insn 326 317 328 38 (set (reg:DI 311 [ ivtmp.210 ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 328
;;      reg 307 { d1452(bb 38 insn 317) }
;;      reg 311 { d1457(bb 38 insn 326) }
(insn 328 326 318 38 (parallel [
            (set (reg:DI 327 [ D.6796 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (reg:DI 307 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 318
;;      reg 307 { d1452(bb 38 insn 317) }
(insn 318 328 319 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 307 [ D.6781 ])
            (const_int 0 [0]))) lex.yy.c:872 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 319
;;      reg 17 { d274(bb 38 insn 318) }
(jump_insn 319 318 320 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 343)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 343)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457],327[1485],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 562
;; lr  def 	 554
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 554
;; live  kill	
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457,1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 554[1622]
;; rd  kill	(1) 554[1622]
;;  UD chains for artificial uses at top

(code_label 320 319 321 39 135 "" [3 uses])
(note 321 320 1451 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1451
;;      reg 562 { d1630(bb 17 insn 970) }
(insn 1451 321 343 39 (set (reg:DI 554)
        (reg:DI 562)) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563
;; rd  out 	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457],327[1485],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 343 1451 329 40 139 "" [1 uses])
(note 329 343 1443 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457],327[1485],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457,1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 333 332 334 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 334
(insn 334 333 335 41 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563
;; rd  out 	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457,1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457,1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 17[277],311[1458]
;; rd  kill	(2) 311[1457,1458]
;;  UD chains for artificial uses at top

(code_label 335 334 336 42 138 "" [1 uses])
(note 336 335 337 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 337
;;      reg 311 { d1458(bb 42 insn 340) d1457(bb 38 insn 326) }
(debug_insn 337 336 339 42 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 339
(debug_insn 339 337 340 42 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
;;   UD chains for insn luid 2 uid 340
;;      reg 311 { d1458(bb 42 insn 340) d1457(bb 38 insn 326) }
(insn 340 339 341 42 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 341
;;      reg 311 { d1458(bb 42 insn 340) }
;;      reg 327 { d1485(bb 38 insn 328) }
(insn 341 340 342 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 342
;;      reg 17 { d277(bb 42 insn 341) }
(jump_insn 342 341 346 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 320)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(20) 17[277],88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 346 342 347 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(18) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383,1384],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[278]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 347 346 348 44 137 "" [0 uses])
(note 348 347 349 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 349
;;      reg 90 { d1384(bb 154 insn 1167) d1383(bb 35 insn 294) d1382(bb 34 insn 283) }
(debug_insn 349 348 350 44 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 350
;;      reg 90 { d1384(bb 154 insn 1167) d1383(bb 35 insn 294) d1382(bb 34 insn 283) }
(insn 350 349 351 44 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 2 uid 351
;;      reg 17 { d278(bb 44 insn 350) }
(jump_insn 351 350 1350 44 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563
;; rd  out 	(18) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383,1384],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 407 409
;; live  kill	
;; rd  in  	(18) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383,1384],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 407[1529],409[1530]
;; rd  kill	(2) 407[1529],409[1530]
;;  UD chains for artificial uses at top

(note 1350 351 352 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 352
;;      reg 90 { d1384(bb 154 insn 1167) d1383(bb 35 insn 294) d1382(bb 34 insn 283) }
(insn 352 1350 354 45 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
;;   UD chains for insn luid 1 uid 354
;;      reg 407 { d1529(bb 45 insn 352) }
(insn 354 352 355 45 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
        (insn_list:REG_LABEL_OPERAND 357 (nil))))
;;   UD chains for insn luid 2 uid 355
;;      reg 409 { d1530(bb 45 insn 354) }
(jump_insn 355 354 360 45 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 560 561 562 563
;; live  out 	 88 89 560 561 562 563
;; rd  out 	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u371(6){ }u372(7){ }u373(16){ }u374(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 411
;; live  in  	 560 561 562 563
;; live  gen 	 87 88 320 321 342 343 411
;; live  kill	
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],407[1529],409[1530],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(7) 87[1364],88[1370],320[1471],321[1476],342[1494],343[1498],411[1531]
;; rd  kill	(45) 87[1361,1362,1363,1364,1365,1366],88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],320[1468,1469,1470,1471],321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],342[1494],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505],411[1531]
;;  UD chains for artificial uses at top

(code_label 364 44 365 47 144 "" [5 uses])
(note 365 364 366 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 366
(insn 366 365 367 47 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 367
(insn 367 366 369 47 (set (reg:SI 342 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 369
;;      reg 342 { d1494(bb 47 insn 367) }
(insn 369 367 370 47 (set (reg:DI 411 [ D.6777 ])
        (sign_extend:DI (reg:SI 342 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 370
;;      reg 411 { d1531(bb 47 insn 369) }
(insn 370 369 373 47 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 373
;;      reg 411 { d1531(bb 47 insn 369) }
(insn 373 370 374 47 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 411 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 5 uid 374
(insn 374 373 375 47 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 375
;;      reg 342 { d1494(bb 47 insn 367) }
(insn 375 374 379 47 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 342 [ D.6777 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 342 [ D.6777 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 560 561 562 563
;; live  out 	 87 88 320 321 343 560 561 562 563
;; rd  out 	(9) 87[1364],88[1370],320[1471],321[1476],343[1498],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 88 89 560 561 562 563
;; live  gen 	 88 186 414 416 417
;; live  kill	
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],407[1529],409[1530],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 88[1371],186[1400],414[1532],416[1533],417[1534]
;; rd  kill	(17) 88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],186[1399,1400,1401,1402],414[1532],416[1533],417[1534]
;;  UD chains for artificial uses at top

(code_label 379 375 380 48 141 "" [1 uses])
(note 380 379 381 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 381
(insn 381 380 382 48 (set (reg:QI 414 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:885 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 382
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
;;      reg 414 { d1532(bb 48 insn 381) }
(insn 382 381 383 48 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 414 [ yy_hold_char ])) lex.yy.c:885 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 414 [ yy_hold_char ])
        (expr_list:REG_DEAD (reg/v/f:DI 88 [ yy_cp ])
            (nil))))
;;   UD chains for insn luid 2 uid 383
(insn 383 382 384 48 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:886 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 384
;;      reg 88 { d1371(bb 48 insn 383) }
(debug_insn 384 383 385 48 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:886 -1
     (nil))
;;   UD chains for insn luid 4 uid 385
(debug_insn 385 384 387 48 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:887 -1
     (nil))
;;   UD chains for insn luid 5 uid 387
(insn 387 385 388 48 (set (reg:SI 417 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 388
;;      reg 417 { d1534(bb 48 insn 387) }
(insn 388 387 389 48 (set (reg:DI 416 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 417 [ yy_last_accepting_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 417 [ yy_last_accepting_state ])
        (nil)))
;;   UD chains for insn luid 7 uid 389
;;      reg 416 { d1533(bb 48 insn 388) }
(insn 389 388 393 48 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 416 [ yy_last_accepting_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 416 [ yy_last_accepting_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563
;; rd  out 	(11) 88[1371],89[1377,1378,1379,1380,1381],186[1400],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	
;; live  gen 	 321 341 343
;; live  kill	
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 321[1477],341[1487],343[1499]
;; rd  kill	(31) 321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505]
;;  UD chains for artificial uses at top

(code_label 393 389 394 49 143 "" [1 uses])
(note 394 393 395 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 395
(insn 395 394 4 49 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 5 [0x5])) mycc.l:43 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 4
(insn 4 395 5 49 (set (reg:HI 321 [ D.6787 ])
        (const_int 40 [0x28])) mycc.l:44 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 5
(insn 5 4 6 49 (set (reg:HI 343 [ D.6786 ])
        (const_int 2 [0x2])) mycc.l:44 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 6
(insn 6 5 399 49 (set (reg:SI 341 [ D.6777 ])
        (const_int 5 [0x5])) mycc.l:44 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1477],341[1487],343[1499]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u396(6){ }u397(7){ }u398(16){ }u399(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 321 341 343 419
;; live  in  	
;; live  gen 	 321 341 343 419
;; live  kill	 17 [flags]
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 321[1478],341[1488],343[1500],419[1535]
;; rd  kill	(32) 321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505],419[1535]
;;  UD chains for artificial uses at top

(code_label 399 6 400 50 145 "" [1 uses])
(note 400 399 401 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 401
(insn 401 400 402 50 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:46 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 402
(insn 402 401 404 50 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 404
;;      reg 341 { d1488(bb 50 insn 402) }
(insn 404 402 405 50 (set (reg:DI 419 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 405
;;      reg 419 { d1535(bb 50 insn 404) }
(insn 405 404 408 50 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 408
;;      reg 419 { d1535(bb 50 insn 404) }
(insn 408 405 411 50 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 419 [ D.6777 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1478],341[1488],343[1500]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u406(6){ }u407(7){ }u408(16){ }u409(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	
;; live  gen 	 321 341 343
;; live  kill	
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 321[1479],341[1489],343[1501]
;; rd  kill	(31) 321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505]
;;  UD chains for artificial uses at top

(code_label 411 408 412 51 146 "" [1 uses])
(note 412 411 413 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 413
(insn 413 412 7 51 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:47 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 7
(insn 7 413 8 51 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 8
(insn 8 7 9 51 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 9
(insn 9 8 416 51 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:48 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1479],341[1489],343[1501]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	
;; live  gen 	 321 341 343
;; live  kill	
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 321[1480],341[1490],343[1502]
;; rd  kill	(31) 321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505]
;;  UD chains for artificial uses at top

(code_label 416 9 417 52 147 "" [1 uses])
(note 417 416 418 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 418
(insn 418 417 10 52 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 3 [0x3])) mycc.l:49 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 10
(insn 10 418 11 52 (set (reg:HI 321 [ D.6787 ])
        (const_int 37 [0x25])) mycc.l:50 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 11
(insn 11 10 12 52 (set (reg:HI 343 [ D.6786 ])
        (const_int 7 [0x7])) mycc.l:50 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 12
(insn 12 11 421 52 (set (reg:SI 341 [ D.6777 ])
        (const_int 3 [0x3])) mycc.l:50 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1480],341[1490],343[1502]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 136 137 321 341 343
;; live  in  	
;; live  gen 	 0 [ax] 4 [si] 5 [di] 136 137 321 341 343
;; live  kill	
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 136[1388],137[1389],321[1481],341[1491],343[1503]
;; rd  kill	(33) 136[1388],137[1389],321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505]
;;  UD chains for artificial uses at top

(code_label 421 12 422 53 148 "" [1 uses])
(note 422 421 423 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 423
(insn 423 422 424 53 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f88bbbf2750 *.LC14>)) mycc.l:52 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 424
(insn 424 423 425 53 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:52 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 425
;;      reg 7 { }
;;      reg 4 { d58(bb 53 insn 423) }
;;      reg 5 { d82(bb 53 insn 424) }
(call_insn 425 424 426 53 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mycc.l:52 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 3 uid 426
;;      reg 0 { d0(bb 53 insn 425) }
(insn 426 425 427 53 (set (reg/f:DI 136 [ D.6778 ])
        (reg:DI 0 ax)) mycc.l:52 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 4 uid 427
;;      reg 136 { d1388(bb 53 insn 426) }
(insn 427 426 428 53 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 136 [ D.6778 ])) mycc.l:52 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 428
(insn 428 427 429 53 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) mycc.l:53 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 429
;;      reg 136 { d1388(bb 53 insn 426) }
(insn 429 428 430 53 (set (reg:DI 5 di)
        (reg/f:DI 136 [ D.6778 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 136 [ D.6778 ])
        (nil)))
;;   UD chains for insn luid 7 uid 430
;;      reg 7 { }
;;      reg 4 { d60(bb 53 insn 428) }
;;      reg 5 { d84(bb 53 insn 429) }
(call_insn 430 429 431 53 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) mycc.l:53 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
;;   UD chains for insn luid 8 uid 431
;;      reg 0 { d1(bb 53 insn 430) }
(insn 431 430 432 53 (set (reg/f:DI 137 [ D.6782 ])
        (reg:DI 0 ax)) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 9 uid 432
;;      reg 137 { d1389(bb 53 insn 431) }
(insn 432 431 433 53 (set (reg:DI 5 di)
        (reg/f:DI 137 [ D.6782 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 137 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 10 uid 433
;;      reg 7 { }
;;      reg 5 { d86(bb 53 insn 432) }
(call_insn 433 432 434 53 (call (mem:QI (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>) [0 yypush_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:53 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 11 uid 434
(insn 434 433 13 53 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:54 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 12 uid 13
(insn 13 434 14 53 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 13 uid 14
(insn 14 13 15 53 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 14 uid 15
(insn 15 14 437 53 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:56 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1481],341[1491],343[1503]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u431(6){ }u432(7){ }u433(16){ }u434(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	
;; live  gen 	 17 [flags] 168
;; live  kill	
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 17[284],168[1398]
;; rd  kill	(1) 168[1398]
;;  UD chains for artificial uses at top

(code_label 437 15 438 54 185 "" [3 uses])
(note 438 437 439 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 439
;;      reg 7 { }
(call_insn 439 438 440 54 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:58 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 1 uid 440
(insn 440 439 441 54 (set (reg/f:DI 168 [ D.6780 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 441
;;      reg 168 { d1398(bb 54 insn 440) }
(insn 441 440 442 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 168 [ D.6780 ])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 3 uid 442
;;      reg 17 { d284(bb 54 insn 441) }
(jump_insn 442 441 443 54 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1334)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1334)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  out 	 168
;; rd  out 	(1) 168[1398]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u438(6){ }u439(7){ }u440(16){ }u441(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags] 422
;; live  in  	 168
;; live  gen 	 17 [flags] 422
;; live  kill	
;; rd  in  	(1) 168[1398]
;; rd  gen 	(2) 17[285],422[1536]
;; rd  kill	(1) 422[1536]
;;  UD chains for artificial uses at top

(note 443 442 444 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 444
(insn 444 443 445 55 (set (reg:DI 422 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 445
;;      reg 168 { d1398(bb 54 insn 440) }
;;      reg 422 { d1536(bb 55 insn 444) }
(insn 445 444 446 55 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (plus:DI (mult:DI (reg:DI 422 [ yy_buffer_stack_top ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 168 [ D.6780 ])) [1 *_224+0 S8 A64])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 422 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 168 [ D.6780 ])
            (nil))))
;;   UD chains for insn luid 2 uid 446
;;      reg 17 { d285(bb 55 insn 445) }
(jump_insn 446 445 451 55 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1338)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1338)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u684(6){ }u685(7){ }u686(16){ }u687(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 438
;; live  in  	
;; live  gen 	 0 [ax] 5 [di] 321 341 343 438
;; live  kill	
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 0[4],321[1482],341[1492],343[1504],438[1537]
;; rd  kill	(50) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505],438[1537]
;;  UD chains for artificial uses at top

(code_label 678 675 679 95 182 "" [1 uses])
(note 679 678 680 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 680
(insn 680 679 681 95 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f88bbbf2ab0 *.LC20>)) mycc.l:101 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 681
;;      reg 7 { }
;;      reg 5 { d89(bb 95 insn 680) }
(call_insn 681 680 682 95 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>) [0 yyerror S1 A8])
            (const_int 0 [0]))) mycc.l:101 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 682
(insn 682 681 684 95 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 684
;;      reg 341 { d1492(bb 95 insn 682) }
(insn 684 682 685 95 (set (reg:DI 438 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 4 uid 685
;;      reg 438 { d1537(bb 95 insn 684) }
(insn 685 684 688 95 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 688
;;      reg 438 { d1537(bb 95 insn 684) }
(insn 688 685 691 95 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 438 [ D.6777 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1482],341[1492],343[1504]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u696(6){ }u697(7){ }u698(16){ }u699(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 442
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 321 341 343 442
;; live  kill	
;; rd  in  	(15) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 0[5],321[1483],341[1493],343[1505],442[1538]
;; rd  kill	(50) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],321[1472,1473,1474,1475,1476,1477,1478,1479,1480,1481,1482,1483],341[1486,1487,1488,1489,1490,1491,1492,1493],343[1495,1496,1497,1498,1499,1500,1501,1502,1503,1504,1505],442[1538]
;;  UD chains for artificial uses at top

(code_label 691 688 692 96 183 "" [1 uses])
(note 692 691 693 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 693
(insn 693 692 694 96 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 694
(insn 694 693 695 96 (set (reg:DI 1 dx)
        (const_int 1 [0x1])) mycc.l:103 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 695
(insn 695 694 696 96 (set (reg:DI 4 si)
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 696
(insn 696 695 697 96 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 697
;;      reg 7 { }
;;      reg 1 { d23(bb 96 insn 694) }
;;      reg 2 { d43(bb 96 insn 693) }
;;      reg 4 { d65(bb 96 insn 695) }
;;      reg 5 { d91(bb 96 insn 696) }
(call_insn 697 696 698 96 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>) [0 __builtin_fwrite S1 A8])
            (const_int 0 [0]))) mycc.l:103 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 5 uid 698
(insn 698 697 700 96 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 700
;;      reg 341 { d1493(bb 96 insn 698) }
(insn 700 698 701 96 (set (reg:DI 442 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 7 uid 701
;;      reg 442 { d1538(bb 96 insn 700) }
(insn 701 700 704 96 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 704
;;      reg 442 { d1538(bb 96 insn 700) }
(insn 704 701 707 96 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 442 [ D.6777 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343
;; rd  out 	(3) 321[1483],341[1493],343[1505]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	 88 89 560 561 562 563
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],407[1529],409[1530],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(9) 17[292],147[1390],152[1391],245[1426],445[1539],446[1540],447[1541],540[1606],541[1611]
;; rd  kill	(20) 147[1390],152[1391],245[1426,1427,1428,1429,1430],445[1539],446[1540],447[1541],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615]
;;  UD chains for artificial uses at top

(code_label 707 704 708 97 184 "" [1 uses])
(note 708 707 709 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 709
(debug_insn 709 708 710 97 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
;;   UD chains for insn luid 1 uid 710
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
(insn 710 709 711 97 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 711
;;      reg 445 { d1539(bb 97 insn 710) }
(insn 711 710 712 97 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 712
;;      reg 147 { d1390(bb 97 insn 711) }
(debug_insn 712 711 713 97 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
;;   UD chains for insn luid 4 uid 713
(insn 713 712 714 97 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 714
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) d1372(bb 101 insn 745) d1371(bb 48 insn 383) d1369(bb 35 insn 288) d1368(bb 26 insn 243) }
;;      reg 446 { d1540(bb 97 insn 713) }
(insn 714 713 715 97 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
;;   UD chains for insn luid 6 uid 715
(insn 715 714 716 97 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 716
;;      reg 540 { d1606(bb 97 insn 715) }
(insn 716 715 717 97 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 8 uid 717
(insn 717 716 718 97 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 718
;;      reg 447 { d1541(bb 97 insn 716) }
;;      reg 541 { d1611(bb 97 insn 717) }
;;   eq_note reg 447 { d1541(bb 97 insn 716) }
(insn 718 717 719 97 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 447 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 447 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 10 uid 719
;;      reg 152 { d1391(bb 97 insn 718) }
(insn 719 718 720 97 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 11 uid 720
;;      reg 245 { d1426(bb 97 insn 719) }
(insn 720 719 721 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 12 uid 721
;;      reg 17 { d292(bb 97 insn 720) }
(jump_insn 721 720 722 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 245 540 541 560 561 562 563
;; rd  out 	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],245[1426],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 88 89 147 152 245 540 541 560 561 562 563
;; live  gen 	 154
;; live  kill	
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],245[1426],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 154[1392]
;; rd  kill	(2) 154[1392,1393]
;;  UD chains for artificial uses at top

(note 722 721 723 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 723
(insn 723 722 726 98 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 154 245 540 541 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],154[1392],245[1426],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 88 89 147 152 245 540 541 560 561 562 563
;; live  gen 	 154 245 450
;; live  kill	
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],245[1426],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 154[1393],245[1427],450[1542]
;; rd  kill	(8) 154[1392,1393],245[1426,1427,1428,1429,1430],450[1542]
;;  UD chains for artificial uses at top

(code_label 726 723 727 99 195 "" [1 uses])
(note 727 726 728 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 728
;;      reg 245 { d1426(bb 97 insn 719) }
(insn 728 727 729 99 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 729
;;      reg 154 { d1393(bb 99 insn 728) }
(insn 729 728 730 99 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 730
(insn 730 729 731 99 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 731
;;      reg 245 { d1426(bb 97 insn 719) }
;;      reg 450 { d1542(bb 99 insn 730) }
(insn 731 730 732 99 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 4 uid 732
;;      reg 152 { d1391(bb 97 insn 718) }
(insn 732 731 733 99 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 733
;;      reg 245 { d1427(bb 99 insn 732) }
(insn 733 732 734 99 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 154 245 540 541 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],154[1393],245[1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 88 89 147 152 154 245 540 541 560 561 562 563
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
;; rd  in  	(23) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],154[1392,1393],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 17[294],156[1394],157[1395],158[1396],244[1424]
;; rd  kill	(5) 156[1394],157[1395],158[1396],244[1424,1425]
;;  UD chains for artificial uses at top

(code_label 734 733 735 100 196 "" [0 uses])
(note 735 734 736 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 736
;;      reg 245 { d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 736 735 737 100 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 737
;;      reg 154 { d1393(bb 99 insn 728) d1392(bb 98 insn 723) }
(insn 737 736 738 100 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 2 uid 738
;;      reg 156 { d1394(bb 100 insn 736) }
;;      reg 157 { d1395(bb 100 insn 737) }
(insn 738 737 739 100 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 3 uid 739
(insn 739 738 740 100 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 740
;;      reg 158 { d1396(bb 100 insn 738) }
;;      reg 244 { d1424(bb 100 insn 739) }
(insn 740 739 741 100 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 5 uid 741
;;      reg 17 { d294(bb 100 insn 740) }
(jump_insn 741 740 742 100 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563
;; rd  out 	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],157[1395],158[1396],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 543
;; live  in  	 147 560 561 562 563
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 543
;; live  kill	 17 [flags]
;; rd  in  	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],157[1395],158[1396],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(8) 0[6],17[297],88[1372],186[1401],193[1406],451[1543],452[1544],543[1618]
;; rd  kill	(38) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],186[1399,1400,1401,1402],193[1406,1407],451[1543],452[1544],543[1618,1619]
;;  UD chains for artificial uses at top

(note 742 741 743 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 743
;;      reg 147 { d1390(bb 97 insn 711) }
(insn 743 742 744 101 (set (reg:DI 451 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1173 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
;;   UD chains for insn luid 1 uid 744
(insn 744 743 745 101 (set (reg/f:DI 452 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 745
;;      reg 451 { d1543(bb 101 insn 743) }
;;      reg 452 { d1544(bb 101 insn 744) }
;;   eq_note reg 451 { d1543(bb 101 insn 743) }
(insn 745 744 746 101 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg:DI 451 [ D.6790 ])
                    (reg/f:DI 452 [ yytext ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1173 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 452 [ yytext ])
        (expr_list:REG_DEAD (reg:DI 451 [ D.6790 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                        (reg:DI 451 [ D.6790 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 746
;;      reg 88 { d1372(bb 101 insn 745) }
(insn 746 745 747 101 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 747
;;      reg 7 { }
(call_insn 747 746 1407 101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1175 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 5 uid 1407
;;      reg 0 { d6(bb 101 insn 747) }
(debug_insn 1407 747 748 101 (var_location:SI D#22 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 6 uid 748
;;      reg 0 { d6(bb 101 insn 747) }
(insn 748 1407 749 101 (set (reg/v:SI 193 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1175 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 749
(debug_insn 749 748 750 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 8 uid 750
(debug_insn 750 749 751 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
;;   UD chains for insn luid 9 uid 751
;;      reg 88 { d1372(bb 101 insn 745) }
(debug_insn 751 750 752 101 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1443 -1
     (nil))
;;   UD chains for insn luid 10 uid 752
(debug_insn 752 751 754 101 (var_location:QI yy_c (const_int 1 [0x1])) lex.yy.c:1445 -1
     (nil))
;;   UD chains for insn luid 11 uid 754
;;      reg 193 { d1406(bb 101 insn 748) }
(insn 754 752 755 101 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1446 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 12 uid 755
;;      reg 543 { d1618(bb 101 insn 754) }
(insn 755 754 756 101 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) lex.yy.c:1446 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 13 uid 756
;;      reg 186 { d1401(bb 101 insn 755) }
(insn 756 755 757 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 186 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:1446 2 {*cmphi_ccno_1}
     (nil))
;;   UD chains for insn luid 14 uid 757
;;      reg 17 { d297(bb 101 insn 756) }
(jump_insn 757 756 758 101 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 761)
            (pc))) lex.yy.c:1446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 761)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; live  out 	 88 186 193 543 560 561 562 563
;; rd  out 	(8) 88[1372],186[1401],193[1406],543[1618],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 88 186 193 543 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 88[1372],186[1401],193[1406],543[1618],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 758 757 759 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 759
;;      reg 193 { d1406(bb 101 insn 748) }
(insn 759 758 760 102 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1448 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 760
;;      reg 88 { d1372(bb 101 insn 745) }
(insn 760 759 761 102 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1449 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; live  out 	 88 186 193 543 560 561 562 563
;; rd  out 	(8) 88[1372],186[1401],193[1406],543[1618],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193 543
;; lr  def 	 17 [flags] 187 459 460 461 542
;; live  in  	 88 186 193 543 560 561 562 563
;; live  gen 	 17 [flags] 187 459 460 461 542
;; live  kill	 17 [flags]
;; rd  in  	(8) 88[1372],186[1401],193[1406],543[1618],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(6) 17[299],187[1403],459[1545],460[1546],461[1547],542[1616]
;; rd  kill	(7) 187[1403,1404],459[1545],460[1546],461[1547],542[1616,1617]
;;  UD chains for artificial uses at top

(code_label 761 760 762 103 198 "" [1 uses])
(note 762 761 763 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 763
(debug_insn 763 762 764 103 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 764
(debug_insn 764 763 767 103 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 767
;;      reg 543 { d1618(bb 101 insn 754) }
(insn 767 764 769 103 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 769
;;      reg 187 { d1403(bb 103 insn 767) }
(insn 769 767 770 103 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 4 uid 770
;;      reg 542 { d1616(bb 103 insn 769) }
(insn 770 769 771 103 (parallel [
            (set (reg:SI 459 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 5 uid 771
;;      reg 459 { d1545(bb 103 insn 770) }
(insn 771 770 772 103 (set (reg:DI 460 [ D.6777 ])
        (sign_extend:DI (reg:SI 459 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 459 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 772
;;      reg 460 { d1546(bb 103 insn 771) }
(insn 772 771 773 103 (set (reg:SI 461 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 460 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 460 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 7 uid 773
;;      reg 193 { d1406(bb 101 insn 748) }
;;      reg 461 { d1547(bb 103 insn 772) }
(insn 773 772 774 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 193 [ yy_current_state ])
            (reg:SI 461 [ D.6777 ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 461 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 8 uid 774
;;      reg 17 { d299(bb 103 insn 773) }
(jump_insn 774 773 775 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 797)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 797)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 560 561 562 563
;; live  out 	 88 186 542 543 560 561 562 563
;; rd  out 	(8) 88[1372],186[1401],542[1616],543[1618],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(8) 88[1372],186[1401],542[1616],543[1618],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 775 774 789 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; live  out 	 88 186 543 560 561 562 563
;; rd  out 	(7) 88[1372],186[1401],543[1618],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 88 186 543 560 561 562 563
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
;; rd  in  	(8) 88[1372],186[1401],543[1618,1619],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(9) 17[301],187[1404],192[1405],193[1407],468[1548],469[1549],470[1550],542[1617],543[1619]
;; rd  kill	(12) 187[1403,1404],192[1405],193[1406,1407],468[1548],469[1549],470[1550],542[1616,1617],543[1618,1619]
;;  UD chains for artificial uses at top

(code_label 789 775 776 105 200 "" [0 uses])
(note 776 789 777 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 777
(debug_insn 777 776 778 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 1 uid 778
(debug_insn 778 777 781 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 2 uid 781
;;      reg 543 { d1619(bb 105 insn 787) d1618(bb 101 insn 754) }
(insn 781 778 1406 105 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 543 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 3 uid 1406
;;      reg 192 { d1405(bb 105 insn 781) }
(debug_insn 1406 781 782 105 (var_location:SI D#22 (sign_extend:SI (reg:HI 192 [ D.6786 ]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 782
;;      reg 192 { d1405(bb 105 insn 781) }
(insn 782 1406 784 105 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
;;   UD chains for insn luid 5 uid 784
(debug_insn 784 782 785 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 6 uid 785
(debug_insn 785 784 787 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
;;   UD chains for insn luid 7 uid 787
;;      reg 193 { d1407(bb 105 insn 782) }
(insn 787 785 788 105 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 8 uid 788
;;      reg 543 { d1619(bb 105 insn 787) }
(insn 788 787 791 105 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 791
;;      reg 187 { d1404(bb 105 insn 788) }
(insn 791 788 792 105 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
;;   UD chains for insn luid 10 uid 792
;;      reg 542 { d1617(bb 105 insn 791) }
(insn 792 791 793 105 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 793
;;      reg 468 { d1548(bb 105 insn 792) }
(insn 793 792 794 105 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 12 uid 794
;;      reg 469 { d1549(bb 105 insn 793) }
(insn 794 793 795 105 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 13 uid 795
;;      reg 193 { d1407(bb 105 insn 782) }
;;      reg 470 { d1550(bb 105 insn 794) }
(insn 795 794 796 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
;;   UD chains for insn luid 14 uid 796
;;      reg 17 { d301(bb 105 insn 795) }
(jump_insn 796 795 1445 105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1445)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1445)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 560 561 562 563
;; live  out 	 88 186 542 543 560 561 562 563
;; rd  out 	(8) 88[1372],186[1401],542[1617],543[1619],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 542
;; lr  def 	 17 [flags] 87 473 474
;; live  in  	 88 186 542 560 561 562 563
;; live  gen 	 17 [flags] 87 473 474
;; live  kill	 17 [flags]
;; rd  in  	(10) 88[1372],186[1401],542[1616,1617],543[1618,1619],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 17[303],87[1365],473[1551],474[1552]
;; rd  kill	(8) 87[1361,1362,1363,1364,1365,1366],473[1551],474[1552]
;;  UD chains for artificial uses at top

(code_label 797 1444 798 106 199 "" [1 uses])
(note 798 797 801 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 801
;;      reg 542 { d1617(bb 105 insn 791) d1616(bb 103 insn 769) }
(insn 801 798 802 106 (parallel [
            (set (reg:SI 473 [ D.6785 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1457 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 542 [ D.6785 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 802
;;      reg 473 { d1551(bb 106 insn 801) }
(insn 802 801 803 106 (set (reg:DI 474 [ D.6785 ])
        (zero_extend:DI (reg:SI 473 [ D.6785 ]))) lex.yy.c:1457 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 473 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 2 uid 803
;;      reg 474 { d1552(bb 106 insn 802) }
(insn 803 802 804 106 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 474 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 474 [ D.6785 ])
        (nil)))
;;   UD chains for insn luid 3 uid 804
;;      reg 87 { d1365(bb 106 insn 803) }
(debug_insn 804 803 805 106 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1457 -1
     (nil))
;;   UD chains for insn luid 4 uid 805
;;      reg 87 { d1365(bb 106 insn 803) }
(debug_insn 805 804 806 106 (var_location:QI D#1 (eq:QI (reg/v:SI 87 [ yy_current_state ])
        (const_int 101 [0x65]))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 5 uid 806
(debug_insn 806 805 807 106 (var_location:SI yy_is_jam (zero_extend:SI (debug_expr:QI D#1))) lex.yy.c:1458 -1
     (nil))
;;   UD chains for insn luid 6 uid 807
;;      reg 87 { d1365(bb 106 insn 803) }
(insn 807 806 808 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1460 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 7 uid 808
;;      reg 17 { d303(bb 106 insn 807) }
(jump_insn 808 807 809 106 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1230)
            (pc))) lex.yy.c:1460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 1230)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 560 561 562 563
;; live  out 	 87 88 186 560 561 562 563
;; rd  out 	(7) 87[1365],88[1372],186[1401],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 87 88 186 560 561 562 563
;; live  gen 	 17 [flags] 89
;; live  kill	
;; rd  in  	(7) 87[1365],88[1372],186[1401],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 17[304],89[1378]
;; rd  kill	(5) 89[1377,1378,1379,1380,1381]
;;  UD chains for artificial uses at top

(note 809 808 810 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 810
(debug_insn 810 809 811 107 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 811
(debug_insn 811 810 812 107 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 812
(debug_insn 812 811 813 107 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 813
(insn 813 812 814 107 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 814
;;      reg 89 { d1378(bb 107 insn 813) }
(debug_insn 814 813 815 107 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;;   UD chains for insn luid 5 uid 815
;;      reg 87 { d1365(bb 106 insn 803) }
(insn 815 814 816 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 0 [0]))) lex.yy.c:1190 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 6 uid 816
;;      reg 17 { d304(bb 107 insn 815) }
(jump_insn 816 815 817 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) lex.yy.c:1190 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 390)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 560 561 562 563
;; live  out 	 87 88 89 186 560 561 562 563
;; rd  out 	(8) 87[1365],88[1372],89[1378],186[1401],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u838(6){ }u839(7){ }u840(16){ }u841(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 87 88 89 560 561 562 563
;; live  gen 	 88
;; live  kill	 17 [flags]
;; rd  in  	(8) 87[1365],88[1372],89[1378],186[1401],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 88[1373]
;; rd  kill	(10) 88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376]
;;  UD chains for artificial uses at top

(note 817 816 818 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 818
;;      reg 88 { d1372(bb 101 insn 745) }
(insn 818 817 819 108 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1193 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 819
;;      reg 88 { d1373(bb 108 insn 818) }
(insn 819 818 820 108 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 820
;;      reg 88 { d1373(bb 108 insn 818) }
(debug_insn 820 819 821 108 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 -1
     (nil))
;;   UD chains for insn luid 3 uid 821
;;      reg 87 { d1365(bb 106 insn 803) }
(debug_insn 821 820 825 108 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1194 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; live  out 	 87 88 89 560 561 562 563
;; rd  out 	(7) 87[1365],88[1373],89[1378],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
;; rd  in  	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],157[1395],158[1396],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 17[308],213[1411],475[1553],476[1554]
;; rd  kill	(3) 213[1411],475[1553],476[1554]
;;  UD chains for artificial uses at top

(code_label 825 821 826 109 197 "" [1 uses])
(note 826 825 827 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 827
;;      reg 156 { d1394(bb 100 insn 736) }
(debug_insn 827 826 828 109 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
;;   UD chains for insn luid 1 uid 828
(insn 828 827 829 109 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 829
;;      reg 213 { d1411(bb 109 insn 828) }
(debug_insn 829 828 830 109 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
;;   UD chains for insn luid 3 uid 830
;;      reg 157 { d1395(bb 100 insn 737) }
(insn 830 829 831 109 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 831
;;      reg 156 { d1394(bb 100 insn 736) }
;;      reg 475 { d1553(bb 109 insn 830) }
(insn 831 830 832 109 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 832
;;      reg 244 { d1424(bb 100 insn 739) }
;;      reg 476 { d1554(bb 109 insn 831) }
(insn 832 831 833 109 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 6 uid 833
;;      reg 17 { d308(bb 109 insn 832) }
(jump_insn 833 832 834 109 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; rd  out 	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],158[1396],213[1411],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],158[1396],213[1411],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[309]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 838 836 839 111 203 "" [1 uses])
(note 839 838 840 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 840
;;      reg 245 { d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 840 839 841 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 841
;;      reg 17 { d309(bb 111 insn 840) }
(jump_insn 841 840 842 111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; rd  out 	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],158[1396],213[1411],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 88 89 158 213 244 560 561 562 563
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
;; rd  in  	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],158[1396],213[1411],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 17[311],477[1555]
;; rd  kill	(1) 477[1555]
;;  UD chains for artificial uses at top

(note 842 841 843 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 843
;;      reg 213 { d1411(bb 109 insn 828) }
;;      reg 244 { d1424(bb 100 insn 739) }
(insn 843 842 844 112 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 1 uid 844
;;      reg 477 { d1555(bb 112 insn 843) }
(insn 844 843 845 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 2 uid 845
;;      reg 17 { d311(bb 112 insn 844) }
(jump_insn 845 844 848 112 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 560 561 562 563
;; live  out 	 88 89 158 213 560 561 562 563
;; rd  out 	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],158[1396],213[1411],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 158 560 561 562 563
;; live  gen 	 88
;; live  kill	
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],158[1396],213[1411],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 88[1374]
;; rd  kill	(10) 88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376]
;;  UD chains for artificial uses at top

(note 848 845 34 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 34
;;      reg 158 { d1396(bb 100 insn 738) }
(insn 34 848 849 113 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 158 [ D.6783 ])) lex.yy.c:1169 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 560 561 562 563
;; live  out 	 88 560 561 562 563
;; rd  out 	(5) 88[1374],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 88 89 147 152 156 213 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
;; rd  in  	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],158[1396],213[1411],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[314],224[1412],478[1556]
;; rd  kill	(2) 224[1412],478[1556]
;;  UD chains for artificial uses at top

(code_label 849 34 850 114 204 "" [1 uses])
(note 850 849 851 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 851
;;      reg 213 { d1411(bb 109 insn 828) }
;;      reg 244 { d1424(bb 100 insn 739) }
(insn 851 850 852 114 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 852
;;      reg 478 { d1556(bb 114 insn 851) }
(insn 852 851 853 114 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 853
;;      reg 224 { d1412(bb 114 insn 852) }
(debug_insn 853 852 855 114 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
;;   UD chains for insn luid 3 uid 855
(debug_insn 855 853 856 114 (var_location:DI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 4 uid 856
;;      reg 213 { d1411(bb 109 insn 828) }
(debug_insn 856 855 857 114 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 857
;;      reg 156 { d1394(bb 100 insn 736) }
(debug_insn 857 856 858 114 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
;;   UD chains for insn luid 6 uid 858
;;      reg 224 { d1412(bb 114 insn 852) }
(insn 858 857 859 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 7 uid 859
;;      reg 17 { d314(bb 114 insn 858) }
(jump_insn 859 858 1345 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 244 245 540 541 560 561 562 563
;; rd  out 	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 88 89 147 152 156 213 224 244 540 541 560 561 562 563
;; live  gen 	 227
;; live  kill	
;; rd  in  	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],244[1424],245[1426,1427],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 227[1414]
;; rd  kill	(2) 227[1414,1415]
;;  UD chains for artificial uses at top

(note 1345 859 25 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 25
(insn 25 1345 875 115 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; rd  out 	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],227[1414],244[1424],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
;; rd  in  	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],227[1414,1415],244[1424],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[316],226[1413],227[1415]
;; rd  kill	(3) 226[1413],227[1414,1415]
;;  UD chains for artificial uses at top

(code_label 875 25 860 116 208 "" [0 uses])
(note 860 875 861 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 861
;;      reg 227 { d1415(bb 116 insn 870) d1414(bb 115 insn 25) }
(debug_insn 861 860 864 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 864
;;      reg 156 { d1394(bb 100 insn 736) }
;;      reg 227 { d1415(bb 116 insn 870) d1414(bb 115 insn 25) }
(debug_insn 864 861 865 116 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 865
(debug_insn 865 864 866 116 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 3 uid 866
;;      reg 213 { d1411(bb 109 insn 828) }
;;      reg 227 { d1415(bb 116 insn 870) d1414(bb 115 insn 25) }
(debug_insn 866 865 867 116 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 867
(debug_insn 867 866 868 116 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
;;   UD chains for insn luid 5 uid 868
;;      reg 213 { d1411(bb 109 insn 828) }
;;      reg 227 { d1415(bb 116 insn 870) d1414(bb 115 insn 25) }
(insn 868 867 869 116 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 869
;;      reg 156 { d1394(bb 100 insn 736) }
;;      reg 226 { d1413(bb 116 insn 868) }
;;      reg 227 { d1415(bb 116 insn 870) d1414(bb 115 insn 25) }
(insn 869 868 870 116 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
;;   UD chains for insn luid 7 uid 870
;;      reg 227 { d1415(bb 116 insn 870) d1414(bb 115 insn 25) }
(insn 870 869 872 116 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 8 uid 872
;;      reg 227 { d1415(bb 116 insn 870) }
(debug_insn 872 870 873 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
;;   UD chains for insn luid 9 uid 873
(debug_insn 873 872 874 116 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
;;   UD chains for insn luid 10 uid 874
(debug_insn 874 873 876 116 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
;;   UD chains for insn luid 11 uid 876
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 227 { d1415(bb 116 insn 870) }
(insn 876 874 877 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 12 uid 877
;;      reg 17 { d316(bb 116 insn 876) }
(jump_insn 877 876 1449 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1449)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1449)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; rd  out 	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],227[1415],244[1424],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 88 89 147 152 224 244 540 541 560 561 562 563
;; live  gen 	 245
;; live  kill	
;; rd  in  	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],227[1415],244[1424],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 245[1428]
;; rd  kill	(5) 245[1426,1427,1428,1429,1430]
;;  UD chains for artificial uses at top

(note 878 1448 879 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 879
;;      reg 152 { d1391(bb 97 insn 718) }
(insn 879 878 880 117 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 540 541 560 561 562 563
;; rd  out 	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],244[1424],245[1428],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 224 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(26) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],244[1424],245[1426,1427,1428],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[317]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 880 879 881 118 207 "" [1 uses])
(note 881 880 882 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 882
;;      reg 245 { d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 882 881 883 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 883
;;      reg 17 { d317(bb 118 insn 882) }
(jump_insn 883 882 884 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 540 541 560 561 562 563
;; rd  out 	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],244[1424],245[1426,1427,1428],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 88 89 147 224 245 540 541 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],244[1424],245[1426,1427,1428],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 884 883 885 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 885
(insn 885 884 886 119 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 886
;;      reg 245 { d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 886 885 889 119 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; live  out 	 88 89 147 224 540 541 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],244[1424],245[1426,1427,1428],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 17[320],230[1416],479[1557],480[1558]
;; rd  kill	(4) 230[1416,1417],479[1557],480[1558]
;;  UD chains for artificial uses at top

(code_label 889 886 890 120 209 "" [1 uses])
(note 890 889 891 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 891
;;      reg 245 { d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 891 890 892 120 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 892
;;      reg 480 { d1558(bb 120 insn 891) }
;;   eq_note reg 245 { d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 892 891 893 120 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 2 uid 893
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 479 { d1557(bb 120 insn 892) }
(insn 893 892 895 120 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 895
;;      reg 230 { d1416(bb 120 insn 893) }
(debug_insn 895 893 896 120 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 896
;;      reg 230 { d1416(bb 120 insn 893) }
(insn 896 895 897 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 897
;;      reg 17 { d320(bb 120 insn 896) }
(jump_insn 897 896 898 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 230 244 245 560 561 562 563
;; rd  out 	(23) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],230[1416],244[1424],245[1426,1427,1428],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(23) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],230[1416],244[1424],245[1426,1427,1428],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 898 897 964 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 560 561 562 563
;; rd  out 	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],244[1424],245[1426,1427,1428],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],244[1424,1425],245[1426,1427,1428,1429],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[322],232[1418],481[1559]
;; rd  kill	(2) 232[1418],481[1559]
;;  UD chains for artificial uses at top

(code_label 964 898 899 122 217 "" [0 uses])
(note 899 964 900 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 900
(debug_insn 900 899 901 122 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 901
(debug_insn 901 900 902 122 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 2 uid 902
(debug_insn 902 901 903 122 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 3 uid 903
(debug_insn 903 902 904 122 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 4 uid 904
(debug_insn 904 903 905 122 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 5 uid 905
(debug_insn 905 904 906 122 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 6 uid 906
(debug_insn 906 905 907 122 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
;;   UD chains for insn luid 7 uid 907
;;      reg 245 { d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 907 906 908 122 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 908
;;      reg 232 { d1418(bb 122 insn 907) }
;;      reg 244 { d1425(bb 129 insn 956) d1424(bb 100 insn 739) }
(insn 908 907 910 122 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 910
;;      reg 481 { d1559(bb 122 insn 908) }
(debug_insn 910 908 911 122 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
;;   UD chains for insn luid 10 uid 911
;;      reg 245 { d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 911 910 912 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 912
;;      reg 17 { d322(bb 122 insn 911) }
(jump_insn 912 911 913 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 245 481 560 561 562 563
;; rd  out 	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 88 89 147 152 224 232 245 481 560 561 562 563
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[324],237[1419],238[1420]
;; rd  kill	(2) 237[1419],238[1420]
;;  UD chains for artificial uses at top

(note 913 912 914 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 914
;;      reg 245 { d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 914 913 915 123 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 915
;;      reg 237 { d1419(bb 123 insn 914) }
(insn 915 914 916 123 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 2 uid 916
;;      reg 238 { d1420(bb 123 insn 915) }
(debug_insn 916 915 917 123 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
;;   UD chains for insn luid 3 uid 917
;;      reg 238 { d1420(bb 123 insn 915) }
(insn 917 916 918 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 918
;;      reg 17 { d324(bb 123 insn 917) }
(jump_insn 918 917 919 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 237 238 245 481 560 561 562 563
;; rd  out 	(26) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],237[1419],238[1420],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 88 89 147 152 224 232 237 245 481 560 561 562 563
;; live  gen 	 240 482
;; live  kill	 17 [flags]
;; rd  in  	(26) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],237[1419],238[1420],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 240[1421],482[1560]
;; rd  kill	(3) 240[1421,1422],482[1560]
;;  UD chains for artificial uses at top

(note 919 918 920 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 920
;;      reg 237 { d1419(bb 123 insn 914) }
(insn 920 919 921 124 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 1 uid 921
;;      reg 237 { d1419(bb 123 insn 914) }
;;      reg 482 { d1560(bb 124 insn 920) }
(insn 921 920 922 124 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 922
;;      reg 240 { d1421(bb 124 insn 921) }
;;      reg 245 { d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 922 921 925 124 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 240 245 481 560 561 562 563
;; rd  out 	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],240[1421],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 88 89 147 152 224 232 238 245 481 560 561 562 563
;; live  gen 	 240
;; live  kill	
;; rd  in  	(26) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],237[1419],238[1420],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 240[1422]
;; rd  kill	(2) 240[1421,1422]
;;  UD chains for artificial uses at top

(code_label 925 922 926 125 213 "" [1 uses])
(note 926 925 927 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 927
;;      reg 238 { d1420(bb 123 insn 915) }
;;      reg 245 { d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 927 926 26 125 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 26
;;      reg 238 { d1420(bb 123 insn 915) }
(insn 26 927 928 125 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 240 245 481 560 561 562 563
;; rd  out 	(25) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],240[1422],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 88 89 147 152 224 232 240 245 481 560 561 562 563
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
;; rd  in  	(26) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],232[1418],240[1421,1422],245[1426,1427,1428,1429],481[1559],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 0[7],17[329],242[1423],483[1561]
;; rd  kill	(20) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],242[1423],483[1561]
;;  UD chains for artificial uses at top

(code_label 928 26 929 126 214 "" [0 uses])
(note 929 928 930 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 930
;;      reg 232 { d1418(bb 122 insn 907) }
(debug_insn 930 929 931 126 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 1 uid 931
;;      reg 240 { d1422(bb 125 insn 26) d1421(bb 124 insn 921) }
(debug_insn 931 930 932 126 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 2 uid 932
;;      reg 240 { d1422(bb 125 insn 26) d1421(bb 124 insn 921) }
(insn 932 931 933 126 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 933
;;      reg 483 { d1561(bb 126 insn 932) }
(insn 933 932 934 126 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 4 uid 934
;;      reg 232 { d1418(bb 122 insn 907) }
(insn 934 933 935 126 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 5 uid 935
;;      reg 7 { }
;;      reg 4 { d68(bb 126 insn 933) }
;;      reg 5 { d94(bb 126 insn 934) }
(call_insn 935 934 936 126 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 6 uid 936
;;      reg 0 { d7(bb 126 insn 935) }
(insn 936 935 937 126 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 7 uid 937
(debug_insn 937 936 938 126 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 8 uid 938
(debug_insn 938 937 939 126 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
;;   UD chains for insn luid 9 uid 939
;;      reg 242 { d1423(bb 126 insn 936) }
;;      reg 245 { d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 939 938 940 126 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 10 uid 940
;;      reg 242 { d1423(bb 126 insn 936) }
(insn 940 939 941 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 11 uid 941
;;      reg 17 { d329(bb 126 insn 940) }
(jump_insn 941 940 945 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 560 561 562 563
;; live  out 	 88 89 147 152 224 242 481 560 561 562 563
;; rd  out 	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],242[1423],481[1559],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 88 89 147 152 224 242 481 560 561 562 563
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],242[1423],481[1559],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(7) 17[333],230[1417],244[1425],245[1429],484[1562],485[1563],486[1564]
;; rd  kill	(12) 230[1416,1417],244[1424,1425],245[1426,1427,1428,1429,1430],484[1562],485[1563],486[1564]
;;  UD chains for artificial uses at top

(note 954 951 955 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 955
;;      reg 481 { d1559(bb 122 insn 908) }
(insn 955 954 956 129 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
;;   UD chains for insn luid 1 uid 956
;;      reg 242 { d1423(bb 126 insn 936) }
;;      reg 484 { d1562(bb 129 insn 955) }
(insn 956 955 957 129 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 957
;;      reg 244 { d1425(bb 129 insn 956) }
(insn 957 956 958 129 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 958
;;      reg 152 { d1391(bb 97 insn 718) }
(insn 958 957 959 129 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 959
;;      reg 245 { d1429(bb 129 insn 958) }
(insn 959 958 960 129 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 960
;;      reg 486 { d1564(bb 129 insn 959) }
;;   eq_note reg 245 { d1429(bb 129 insn 958) }
(insn 960 959 961 129 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 6 uid 961
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 485 { d1563(bb 129 insn 960) }
(insn 961 960 963 129 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 7 uid 963
;;      reg 230 { d1417(bb 129 insn 961) }
(debug_insn 963 961 965 129 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 8 uid 965
;;      reg 230 { d1417(bb 129 insn 961) }
(insn 965 963 966 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 9 uid 966
;;      reg 17 { d333(bb 129 insn 965) }
(jump_insn 966 965 1378 129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 230 244 245 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],230[1417],244[1425],245[1429],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(25) 17[333],88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],230[1417],244[1425],245[1429],484[1562],485[1563],486[1564],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1378 966 1377 130 253 "" [1 uses])
(note 1377 1378 967 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 560 561 562 563
;; rd  out 	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],244[1425],245[1429],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245 562
;; lr  def 	 17 [flags] 309 487
;; live  in  	 88 89 147 224 230 245 560 561 562 563
;; live  gen 	 17 [flags] 309 487
;; live  kill	
;; rd  in  	(26) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],224[1412],230[1416,1417],244[1424,1425],245[1426,1427,1428,1429],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[335],309[1456],487[1565]
;; rd  kill	(2) 309[1456],487[1565]
;;  UD chains for artificial uses at top

(code_label 967 1377 968 131 211 "" [1 uses])
(note 968 967 1450 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1450
;;      reg 562 { d1630(bb 17 insn 970) }
(insn 1450 968 969 131 (set (reg:DI 487)
        (reg:DI 562)) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 969
;;      reg 230 { d1417(bb 129 insn 961) d1416(bb 120 insn 893) }
(insn 969 1450 971 131 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 2 uid 971
;;      reg 17 { d334(bb 131 insn 969) }
;;      reg 230 { d1417(bb 129 insn 961) d1416(bb 120 insn 893) }
;;      reg 562 { d1630(bb 17 insn 970) }
(insn 971 969 972 131 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 562))) 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:DI 487)
        (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 972
;;      reg 309 { d1456(bb 131 insn 971) }
(debug_insn 972 971 973 131 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
;;   UD chains for insn luid 4 uid 973
;;      reg 245 { d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 973 972 974 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 974
;;      reg 17 { d335(bb 131 insn 973) }
(jump_insn 974 973 975 131 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 560 561 562 563
;; live  out 	 88 89 147 224 245 309 560 561 562 563
;; rd  out 	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],245[1426,1427,1428,1429],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 88 89 147 224 309 560 561 562 563
;; live  gen 	 212
;; live  kill	
;; rd  in  	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],245[1426,1427,1428,1429],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 212[1408]
;; rd  kill	(3) 212[1408,1409,1410]
;;  UD chains for artificial uses at top

(note 975 974 27 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 27
(insn 27 975 1256 132 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; live  out 	 88 89 147 212 224 309 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408],224[1412],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 88 89 147 212 224 309 560 561 562 563
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 0[8],17[337],251[1431]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],251[1431]
;;  UD chains for artificial uses at top

(code_label 1256 27 976 133 232 "" [0 uses])
(note 976 1256 977 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 977
;;      reg 212 { d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
(debug_insn 977 976 978 133 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 978
(debug_insn 978 977 979 133 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
;;   UD chains for insn luid 2 uid 979
(insn 979 978 980 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 980
;;      reg 7 { }
;;      reg 5 { d96(bb 133 insn 979) }
(call_insn 980 979 1355 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1355
;;      reg 0 { d8(bb 133 insn 980) }
(debug_insn 1355 980 981 133 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
;;   UD chains for insn luid 5 uid 981
;;      reg 0 { d8(bb 133 insn 980) }
(insn 981 1355 982 133 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 6 uid 982
(debug_insn 982 981 983 133 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 983
;;      reg 251 { d1431(bb 133 insn 981) }
(insn 983 982 984 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 8 uid 984
;;      reg 17 { d337(bb 133 insn 983) }
(jump_insn 984 983 985 133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; live  out 	 88 89 147 212 224 251 309 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],251[1431],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 212 224 251 309 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],251[1431],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[338]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 985 984 986 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 986
;;      reg 251 { d1431(bb 133 insn 981) }
(insn 986 985 987 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 987
;;      reg 17 { d338(bb 134 insn 986) }
(jump_insn 987 986 1273 134 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; live  out 	 88 89 147 212 224 251 309 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],251[1431],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 88 89 147 212 224 347 540 541 560 561 562 563
;; live  gen 	 275
;; live  kill	
;; rd  in  	(30) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409,1410],224[1412],309[1456],347[1508,1510,1511],540[1607,1609,1610],541[1612,1614,1615],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 275[1436]
;; rd  kill	(5) 275[1436,1437,1438,1439,1440]
;;  UD chains for artificial uses at top

(code_label 1260 993 995 136 233 "" [0 uses])
(note 995 1260 996 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 996
;;      reg 212 { d1410(bb 167 insn 28) d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
(insn 996 995 997 136 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 997
;;      reg 212 { d1410(bb 167 insn 28) d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
(insn 997 996 1000 136 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 560 561 562 563
;; live  out 	 88 89 147 224 275 347 540 541 560 561 562 563
;; rd  out 	(27) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1436],347[1508,1510,1511],540[1607,1609,1610],541[1612,1614,1615],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 88 89 147 224 245 309 560 561 562 563
;; live  gen 	 0 [ax] 270
;; live  kill	
;; rd  in  	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],245[1426,1427,1428,1429],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(2) 0[9],270[1434]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],270[1434]
;;  UD chains for artificial uses at top

(code_label 1000 997 1001 137 218 "" [1 uses])
(note 1001 1000 1002 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1002
;;      reg 7 { }
(call_insn/u 1002 1001 1003 137 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 1 uid 1003
;;      reg 0 { d9(bb 137 insn 1002) }
(insn 1003 1002 1004 137 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 2 uid 1004
;;      reg 270 { d1434(bb 137 insn 1003) }
(insn 1004 1003 1043 137 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 560 561 562 563
;; live  out 	 88 89 147 224 245 270 309 560 561 562 563
;; rd  out 	(23) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],245[1426,1427,1428,1429],270[1434],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 88 89 147 224 245 270 309 560 561 562 563
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
;; rd  in  	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],245[1426,1427,1428,1429,1430],270[1434],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(6) 0[10],17[342],274[1435],275[1437],488[1566],489[1567]
;; rd  kill	(26) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],274[1435],275[1436,1437,1438,1439,1440],488[1566],489[1567]
;;  UD chains for artificial uses at top

(code_label 1043 1004 1005 138 225 "" [0 uses])
(note 1005 1043 1006 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1006
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 245 { d1430(bb 141 insn 1042) d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(debug_insn 1006 1005 1007 138 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 1 uid 1007
(debug_insn 1007 1006 1008 138 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 2 uid 1008
;;      reg 309 { d1456(bb 131 insn 971) }
(debug_insn 1008 1007 1009 138 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 3 uid 1009
(debug_insn 1009 1008 1010 138 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 4 uid 1010
;;      reg 245 { d1430(bb 141 insn 1042) d1429(bb 129 insn 958) d1428(bb 117 insn 879) d1427(bb 99 insn 732) d1426(bb 97 insn 719) }
(insn 1010 1009 1011 138 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;   UD chains for insn luid 5 uid 1011
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 489 { d1567(bb 138 insn 1010) }
(insn 1011 1010 1012 138 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 6 uid 1012
(insn 1012 1011 1013 138 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1013
;;      reg 309 { d1456(bb 131 insn 971) }
(insn 1013 1012 1014 138 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1014
(insn 1014 1013 1015 138 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 1015
;;      reg 488 { d1566(bb 138 insn 1011) }
(insn 1015 1014 1016 138 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 10 uid 1016
;;      reg 7 { }
;;      reg 1 { d29(bb 138 insn 1013) }
;;      reg 2 { d49(bb 138 insn 1012) }
;;      reg 4 { d72(bb 138 insn 1014) }
;;      reg 5 { d99(bb 138 insn 1015) }
(call_insn 1016 1015 1017 138 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
;;   UD chains for insn luid 11 uid 1017
;;      reg 0 { d10(bb 138 insn 1016) }
(insn 1017 1016 1018 138 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 12 uid 1018
(debug_insn 1018 1017 1019 138 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 13 uid 1019
(debug_insn 1019 1018 1020 138 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 14 uid 1020
(debug_insn 1020 1019 1021 138 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 15 uid 1021
(debug_insn 1021 1020 1022 138 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 16 uid 1022
;;      reg 274 { d1435(bb 138 insn 1017) }
(insn 1022 1021 1023 138 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 17 uid 1023
;;      reg 274 { d1435(bb 138 insn 1017) }
(insn 1023 1022 1024 138 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 18 uid 1024
;;      reg 274 { d1435(bb 138 insn 1017) }
(insn 1024 1023 1025 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 19 uid 1025
;;      reg 17 { d342(bb 138 insn 1024) }
(jump_insn 1025 1024 1026 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 560 561 562 563
;; live  out 	 88 89 147 224 270 275 309 560 561 562 563
;; rd  out 	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],275[1437],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 88 89 147 224 270 309 560 561 562 563
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],275[1437],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 0[11],17[344],277[1441]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],277[1441]
;;  UD chains for artificial uses at top

(note 1026 1025 1027 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1027
(insn 1027 1026 1028 139 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1028
;;      reg 7 { }
;;      reg 5 { d101(bb 139 insn 1027) }
(call_insn 1028 1027 1029 139 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 1029
;;      reg 0 { d11(bb 139 insn 1028) }
(insn 1029 1028 1030 139 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 3 uid 1030
;;      reg 277 { d1441(bb 139 insn 1029) }
(insn 1030 1029 1031 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1031
;;      reg 17 { d344(bb 139 insn 1030) }
(jump_insn 1031 1030 1032 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; live  out 	 88 89 147 224 270 309 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 88 89 147 224 560 561 562 563
;; live  gen 	 275
;; live  kill	
;; rd  in  	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 275[1438]
;; rd  kill	(5) 275[1436,1437,1438,1439,1440]
;;  UD chains for artificial uses at top

(note 1032 1031 1033 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1033
(insn 1033 1032 1036 140 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 560 561 562 563
;; live  out 	 88 89 147 224 275 560 561 562 563
;; rd  out 	(18) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1438],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 88 89 147 224 270 309 560 561 562 563
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
;; rd  in  	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 245[1430],490[1568],491[1569]
;; rd  kill	(7) 245[1426,1427,1428,1429,1430],490[1568],491[1569]
;;  UD chains for artificial uses at top

(note 1036 1033 1037 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1037
;;      reg 270 { d1434(bb 137 insn 1003) }
(insn 1037 1036 1038 141 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1038
(insn 1038 1037 1039 141 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1039
;;      reg 7 { }
;;      reg 5 { d103(bb 141 insn 1038) }
(call_insn 1039 1038 1040 141 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1040
(insn 1040 1039 1041 141 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1041
(insn 1041 1040 1042 141 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1042
;;      reg 490 { d1568(bb 141 insn 1040) }
;;      reg 491 { d1569(bb 141 insn 1041) }
(insn 1042 1041 1046 141 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 560 561 562 563
;; live  out 	 88 89 147 224 245 270 309 560 561 562 563
;; rd  out 	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],245[1430],270[1434],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 88 89 147 224 275 347 540 541 560 561 562 563
;; live  gen 	 17 [flags] 280 308
;; live  kill	
;; rd  in  	(32) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1436,1437,1438],347[1508,1509,1510,1511],540[1607,1608,1609,1610],541[1612,1613,1614,1615],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[346],280[1442],308[1453]
;; rd  kill	(6) 280[1442,1443,1444],308[1453,1454,1455]
;;  UD chains for artificial uses at top

(code_label 1046 1042 1047 142 222 "" [0 uses])
(note 1047 1046 1048 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1048
;;      reg 347 { d1511(bb 169 insn 1314) d1510(bb 167 insn 1288) d1509(bb 165 insn 1268) d1508(bb 164 insn 1246) }
(insn 1048 1047 1049 142 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1049
;;      reg 275 { d1438(bb 140 insn 1033) d1437(bb 138 insn 1022) d1436(bb 136 insn 996) }
;;      reg 280 { d1442(bb 142 insn 1048) }
(insn 1049 1048 29 142 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 29
(insn 29 1049 1050 142 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1050
;;      reg 275 { d1438(bb 140 insn 1033) d1437(bb 138 insn 1022) d1436(bb 136 insn 996) }
(insn 1050 29 1051 142 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
;;   UD chains for insn luid 4 uid 1051
;;      reg 17 { d346(bb 142 insn 1050) }
(jump_insn 1051 1050 1052 142 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1078)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1078)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 560 561 562 563
;; live  out 	 88 89 147 224 275 280 308 347 540 541 560 561 562 563
;; rd  out 	(34) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1436,1437,1438],280[1442],308[1453],347[1508,1509,1510,1511],540[1607,1608,1609,1610],541[1612,1613,1614,1615],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 540 541 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(36) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1436,1437,1438],280[1442],308[1453],347[1508,1509,1510,1511],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[347]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1052 1051 1053 143 210 "" [0 uses])
(note 1053 1052 1054 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1054
;;      reg 224 { d1412(bb 114 insn 852) }
(insn 1054 1053 1055 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 1 uid 1055
;;      reg 17 { d347(bb 143 insn 1054) }
(jump_insn 1055 1054 1056 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; live  out 	 88 89 147 224 540 541 560 561 562 563
;; rd  out 	(27) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 88 89 147 224 560 561 562 563
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
;; rd  in  	(27) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(7) 275[1439],280[1443],308[1454],347[1506],492[1570],493[1571],494[1572]
;; rd  kill	(20) 275[1436,1437,1438,1439,1440],280[1442,1443,1444],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],492[1570],493[1571],494[1572]
;;  UD chains for artificial uses at top

(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1057
(debug_insn 1057 1056 1058 144 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
;;   UD chains for insn luid 1 uid 1058
(insn 1058 1057 1059 144 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1059
;;      reg 7 { }
;;      reg 5 { d105(bb 144 insn 1058) }
(call_insn 1059 1058 1060 144 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 3 uid 1060
(insn 1060 1059 1061 144 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1061
(insn 1061 1060 1062 144 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1062
;;      reg 493 { d1571(bb 144 insn 1061) }
(insn 1062 1061 1063 144 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 6 uid 1063
(insn 1063 1062 1064 144 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1064
;;      reg 492 { d1570(bb 144 insn 1062) }
;;      reg 494 { d1572(bb 144 insn 1063) }
;;   eq_note reg 492 { d1570(bb 144 insn 1062) }
(insn 1064 1063 1065 144 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 8 uid 1065
;;      reg 347 { d1506(bb 144 insn 1064) }
(insn 1065 1064 30 144 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 9 uid 30
(insn 30 1065 1068 144 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 560 561 562 563
;; live  out 	 88 89 147 224 275 280 308 347 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1439],280[1443],308[1454],347[1506],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 88 89 147 224 540 541 560 561 562 563
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
;; rd  in  	(27) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 275[1440],280[1444],308[1455],347[1507],495[1573]
;; rd  kill	(18) 275[1436,1437,1438,1439,1440],280[1442,1443,1444],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],495[1573]
;;  UD chains for artificial uses at top

(code_label 1068 30 1069 145 227 "" [1 uses])
(note 1069 1068 1070 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1070
(debug_insn 1070 1069 1072 145 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
;;   UD chains for insn luid 1 uid 1072
;;      reg 540 { d1610(bb 169 insn 1311) d1609(bb 167 insn 1285) d1608(bb 165 insn 1265) d1607(bb 164 insn 1243) d1606(bb 97 insn 715) }
(insn 1072 1070 1074 145 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 540 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 2 uid 1074
;;      reg 495 { d1573(bb 145 insn 1072) }
;;      reg 541 { d1615(bb 169 insn 1313) d1614(bb 167 insn 1287) d1613(bb 165 insn 1267) d1612(bb 164 insn 1245) d1611(bb 97 insn 717) }
;;   eq_note reg 495 { d1573(bb 145 insn 1072) }
(insn 1074 1072 1075 145 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 495 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 541 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
;;   UD chains for insn luid 3 uid 1075
;;      reg 347 { d1507(bb 145 insn 1074) }
(insn 1075 1074 1076 145 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1076
;;      reg 280 { d1444(bb 145 insn 1075) }
(insn 1076 1075 1077 145 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 5 uid 1077
(insn 1077 1076 31 145 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 31
(insn 31 1077 1078 145 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 560 561 562 563
;; live  out 	 88 89 147 224 275 280 308 347 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1440],280[1444],308[1455],347[1507],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 88 89 147 224 275 280 308 347 560 561 562 563
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
;; rd  in  	(42) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1436,1437,1438,1439,1440],280[1442,1443,1444],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],540[1607,1608,1609,1610],541[1612,1613,1614,1615],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 17[354],287[1445],289[1446]
;; rd  kill	(2) 287[1445],289[1446]
;;  UD chains for artificial uses at top

(code_label 1078 31 1079 146 226 "" [1 uses])
(note 1079 1078 1080 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1080
;;      reg 308 { d1455(bb 145 insn 31) d1454(bb 144 insn 30) d1453(bb 142 insn 29) }
(debug_insn 1080 1079 1081 146 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1081
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 275 { d1440(bb 145 insn 1077) d1439(bb 144 insn 1060) d1438(bb 140 insn 1033) d1437(bb 138 insn 1022) d1436(bb 136 insn 996) }
(insn 1081 1080 1083 146 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 2 uid 1083
;;      reg 287 { d1445(bb 146 insn 1081) }
(insn 1083 1081 1084 146 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
;;   UD chains for insn luid 3 uid 1084
;;      reg 280 { d1444(bb 145 insn 1075) d1443(bb 144 insn 1065) d1442(bb 142 insn 1048) }
;;      reg 289 { d1446(bb 146 insn 1083) }
(insn 1084 1083 1085 146 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 4 uid 1085
;;      reg 17 { d354(bb 146 insn 1084) }
(jump_insn 1085 1084 1086 146 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 560 561 562 563
;; live  out 	 88 89 147 275 280 287 289 308 347 560 561 562 563
;; rd  out 	(35) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],275[1436,1437,1438,1439,1440],280[1442,1443,1444],287[1445],289[1446],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 88 89 147 275 280 287 289 308 347 560 561 562 563
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
;; rd  in  	(35) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],275[1436,1437,1438,1439,1440],280[1442,1443,1444],287[1445],289[1446],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(9) 0[14],17[358],297[1447],299[1448],498[1574],499[1575],500[1576],501[1577],502[1578]
;; rd  kill	(26) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],297[1447],299[1448,1449],498[1574],499[1575],500[1576],501[1577],502[1578]
;;  UD chains for artificial uses at top

(note 1086 1085 1087 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1087
;;      reg 275 { d1440(bb 145 insn 1077) d1439(bb 144 insn 1060) d1438(bb 140 insn 1033) d1437(bb 138 insn 1022) d1436(bb 136 insn 996) }
;;      reg 287 { d1445(bb 146 insn 1081) }
(debug_insn 1087 1086 1088 147 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
;;   UD chains for insn luid 1 uid 1088
;;      reg 280 { d1444(bb 145 insn 1075) d1443(bb 144 insn 1065) d1442(bb 142 insn 1048) }
(debug_insn 1088 1087 1089 147 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 2 uid 1089
;;      reg 275 { d1440(bb 145 insn 1077) d1439(bb 144 insn 1060) d1438(bb 140 insn 1033) d1437(bb 138 insn 1022) d1436(bb 136 insn 996) }
;;      reg 287 { d1445(bb 146 insn 1081) }
(debug_insn 1089 1088 1090 147 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 3 uid 1090
;;      reg 275 { d1440(bb 145 insn 1077) d1439(bb 144 insn 1060) d1438(bb 140 insn 1033) d1437(bb 138 insn 1022) d1436(bb 136 insn 996) }
(insn 1090 1089 1091 147 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 4 uid 1091
;;      reg 287 { d1445(bb 146 insn 1081) }
;;      reg 498 { d1574(bb 147 insn 1090) }
(insn 1091 1090 1092 147 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 5 uid 1092
;;      reg 499 { d1575(bb 147 insn 1091) }
(insn 1092 1091 1093 147 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1093
;;      reg 280 { d1444(bb 145 insn 1075) d1443(bb 144 insn 1065) d1442(bb 142 insn 1048) }
(insn 1093 1092 1094 147 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 7 uid 1094
;;      reg 500 { d1576(bb 147 insn 1092) }
(insn 1094 1093 1095 147 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
;;   UD chains for insn luid 8 uid 1095
;;      reg 501 { d1577(bb 147 insn 1093) }
(insn 1095 1094 1096 147 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 9 uid 1096
;;      reg 7 { }
;;      reg 4 { d77(bb 147 insn 1094) }
;;      reg 5 { d107(bb 147 insn 1095) }
(call_insn 1096 1095 1097 147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;   UD chains for insn luid 10 uid 1097
;;      reg 0 { d14(bb 147 insn 1096) }
(insn 1097 1096 1098 147 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
;;   UD chains for insn luid 11 uid 1098
(debug_insn 1098 1097 1099 147 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 12 uid 1099
(debug_insn 1099 1098 1100 147 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
;;   UD chains for insn luid 13 uid 1100
;;      reg 280 { d1444(bb 145 insn 1075) d1443(bb 144 insn 1065) d1442(bb 142 insn 1048) }
;;      reg 297 { d1447(bb 147 insn 1097) }
(insn 1100 1099 1101 147 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
;;   UD chains for insn luid 14 uid 1101
;;      reg 347 { d1511(bb 169 insn 1314) d1510(bb 167 insn 1288) d1509(bb 165 insn 1268) d1508(bb 164 insn 1246) d1507(bb 145 insn 1074) d1506(bb 144 insn 1064) }
(insn 1101 1100 1102 147 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 15 uid 1102
;;      reg 502 { d1578(bb 147 insn 1101) }
(insn 1102 1101 1103 147 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 16 uid 1103
;;      reg 299 { d1448(bb 147 insn 1102) }
(insn 1103 1102 1104 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 17 uid 1104
;;      reg 17 { d358(bb 147 insn 1103) }
(jump_insn 1104 1103 1105 147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 560 561 562 563
;; live  out 	 88 89 147 287 289 299 308 347 560 561 562 563
;; rd  out 	(28) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],287[1445],289[1446],299[1448],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 88 89 147 280 287 289 308 347 560 561 562 563
;; live  gen 	 299
;; live  kill	
;; rd  in  	(35) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],275[1436,1437,1438,1439,1440],280[1442,1443,1444],287[1445],289[1446],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 299[1449]
;; rd  kill	(2) 299[1448,1449]
;;  UD chains for artificial uses at top

(code_label 1109 1107 1110 149 228 "" [1 uses])
(note 1110 1109 1111 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1111
;;      reg 280 { d1444(bb 145 insn 1075) d1443(bb 144 insn 1065) d1442(bb 142 insn 1048) }
(insn 1111 1110 1112 149 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 560 561 562 563
;; live  out 	 88 89 147 287 289 299 308 347 560 561 562 563
;; rd  out 	(28) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],287[1445],289[1446],299[1449],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 88 89 147 287 289 299 308 347 560 561 562 563
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
;; rd  in  	(29) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],287[1445],289[1446],299[1448,1449],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 17[359],306[1450],503[1579],504[1580],505[1581]
;; rd  kill	(5) 306[1450,1451],503[1579],504[1580],505[1581]
;;  UD chains for artificial uses at top

(code_label 1112 1111 1113 150 229 "" [1 uses])
(note 1113 1112 1114 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1114
;;      reg 287 { d1445(bb 146 insn 1081) }
(insn 1114 1113 1115 150 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1115
;;      reg 289 { d1446(bb 146 insn 1083) }
;;      reg 299 { d1449(bb 149 insn 1111) d1448(bb 147 insn 1102) }
(insn 1115 1114 1116 150 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1116
;;      reg 347 { d1511(bb 169 insn 1314) d1510(bb 167 insn 1288) d1509(bb 165 insn 1268) d1508(bb 164 insn 1246) d1507(bb 145 insn 1074) d1506(bb 144 insn 1064) }
(insn 1116 1115 1117 150 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1117
;;      reg 503 { d1579(bb 150 insn 1116) }
(insn 1117 1116 1118 150 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 4 uid 1118
;;      reg 289 { d1446(bb 146 insn 1083) }
;;      reg 504 { d1580(bb 150 insn 1117) }
(insn 1118 1117 1119 150 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
;;   UD chains for insn luid 5 uid 1119
;;      reg 347 { d1511(bb 169 insn 1314) d1510(bb 167 insn 1288) d1509(bb 165 insn 1268) d1508(bb 164 insn 1246) d1507(bb 145 insn 1074) d1506(bb 144 insn 1064) }
(insn 1119 1118 1120 150 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1120
;;      reg 505 { d1581(bb 150 insn 1119) }
(insn 1120 1119 1121 150 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1121
;;      reg 306 { d1450(bb 150 insn 1120) }
(insn 1121 1120 1122 150 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1122
(debug_insn 1122 1121 1123 150 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1123
(debug_insn 1123 1122 1124 150 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1124
(debug_insn 1124 1123 1125 150 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1125
(debug_insn 1125 1124 1126 150 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1126
(debug_insn 1126 1125 1127 150 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 13 uid 1127
(debug_insn 1127 1126 1128 150 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 14 uid 1128
(debug_insn 1128 1127 1129 150 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 15 uid 1129
(debug_insn 1129 1128 1130 150 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 16 uid 1130
(debug_insn 1130 1129 1131 150 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 17 uid 1131
(debug_insn 1131 1130 1132 150 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 18 uid 1132
(debug_insn 1132 1131 1133 150 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 19 uid 1133
(debug_insn 1133 1132 1134 150 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 20 uid 1134
;;      reg 308 { d1455(bb 145 insn 31) d1454(bb 144 insn 30) d1453(bb 142 insn 29) }
(insn 1134 1133 1135 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 21 uid 1135
;;      reg 17 { d359(bb 150 insn 1134) }
(jump_insn 1135 1134 1351 150 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 560 561 562 563
;; live  out 	 88 89 147 289 306 308 347 560 561 562 563
;; rd  out 	(27) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],289[1446],306[1450],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 147 289 306 308 347 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(27) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],289[1446],306[1450],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[360]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1351 1135 1136 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1136
;;      reg 308 { d1455(bb 145 insn 31) d1454(bb 144 insn 30) d1453(bb 142 insn 29) }
(insn 1136 1351 1137 151 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 2 [0x2]))) lex.yy.c:1205 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 308 [ ret_val ])
        (nil)))
;;   UD chains for insn luid 1 uid 1137
;;      reg 17 { d360(bb 151 insn 1136) }
(jump_insn 1137 1136 1140 151 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1140)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1140)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 560 561 562 563
;; live  out 	 147 289 306 347 560 561 562 563
;; rd  out 	(13) 147[1390],289[1446],306[1450],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 289 347 560 561 562 563
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
;; rd  in  	(13) 147[1390],289[1446],306[1450],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 88[1375],324[1484],506[1582],507[1583]
;; rd  kill	(13) 88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],324[1484],506[1582],507[1583]
;;  UD chains for artificial uses at top

(code_label 1140 1137 1141 152 231 "" [1 uses])
(note 1141 1140 1142 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1142
;;      reg 347 { d1511(bb 169 insn 1314) d1510(bb 167 insn 1288) d1509(bb 165 insn 1268) d1508(bb 164 insn 1246) d1507(bb 145 insn 1074) d1506(bb 144 insn 1064) }
(insn 1142 1141 1143 152 (set (reg/f:DI 506 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 347 [ D.6780 ])
        (nil)))
;;   UD chains for insn luid 1 uid 1143
;;      reg 506 { d1582(bb 152 insn 1142) }
(insn 1143 1142 1144 152 (set (reg/f:DI 507 [ _934->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 506 [ *_955 ])
                (const_int 8 [0x8])) [1 _934->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 506 [ *_955 ])
        (nil)))
;;   UD chains for insn luid 2 uid 1144
;;      reg 289 { d1446(bb 146 insn 1083) }
;;      reg 507 { d1583(bb 152 insn 1143) }
(insn 1144 1143 33 152 (parallel [
            (set (reg/f:DI 324 [ D.6783 ])
                (plus:DI (reg:DI 289 [ D.6781 ])
                    (reg/f:DI 507 [ _934->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 507 [ _934->yy_ch_buf ])
        (expr_list:REG_DEAD (reg:DI 289 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 3 uid 33
;;      reg 324 { d1484(bb 152 insn 1144) }
(insn 33 1144 1344 152 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 324 [ D.6783 ])) lex.yy.c:1205 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324 [ D.6783 ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 560 561 562 563
;; live  out 	 88 560 561 562 563
;; rd  out 	(5) 88[1375],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 88 89 213 560 561 562 563
;; live  gen 	 306
;; live  kill	
;; rd  in  	(17) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],158[1396],213[1411],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 306[1451]
;; rd  kill	(2) 306[1450,1451]
;;  UD chains for artificial uses at top

(code_label 1344 33 1343 153 242 "" [1 uses])
(note 1343 1344 32 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 32
;;      reg 213 { d1411(bb 109 insn 828) }
(insn 32 1343 1147 153 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 560 561 562 563
;; live  out 	 88 89 306 560 561 562 563
;; rd  out 	(16) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],306[1451],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 88 89 306 560 561 562 563
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
;; rd  in  	(28) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],289[1446],306[1450,1451],308[1453,1454,1455],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(6) 90[1384],508[1584],509[1585],511[1586],512[1587],513[1588]
;; rd  kill	(8) 90[1382,1383,1384],508[1584],509[1585],511[1586],512[1587],513[1588]
;;  UD chains for artificial uses at top

(code_label 1147 32 1148 154 205 "" [1 uses])
(note 1148 1147 1149 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1149
(debug_insn 1149 1148 1150 154 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1150
(debug_insn 1150 1149 1151 154 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1151
(debug_insn 1151 1150 1152 154 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1152
(debug_insn 1152 1151 1153 154 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1153
(debug_insn 1153 1152 1154 154 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1154
(debug_insn 1154 1153 1155 154 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1155
(debug_insn 1155 1154 1156 154 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1156
(debug_insn 1156 1155 1157 154 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1157
(debug_insn 1157 1156 1158 154 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1158
(debug_insn 1158 1157 1159 154 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1159
(debug_insn 1159 1158 1160 154 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1160
(debug_insn 1160 1159 1161 154 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1161
;;      reg 306 { d1451(bb 153 insn 32) d1450(bb 150 insn 1120) }
(insn 1161 1160 1162 154 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
;;   UD chains for insn luid 13 uid 1162
(insn 1162 1161 1163 154 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
;;   UD chains for insn luid 14 uid 1163
;;      reg 509 { d1585(bb 154 insn 1162) }
(insn 1163 1162 1164 154 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
;;   UD chains for insn luid 15 uid 1164
;;      reg 508 { d1584(bb 154 insn 1163) }
(insn 1164 1163 1165 154 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 16 uid 1165
;;      reg 508 { d1584(bb 154 insn 1163) }
;;      reg 511 { d1586(bb 154 insn 1164) }
(insn 1165 1164 1166 154 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 17 uid 1166
;;      reg 512 { d1587(bb 154 insn 1165) }
(insn 1166 1165 1167 154 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 18 uid 1167
;;      reg 513 { d1588(bb 154 insn 1166) }
(insn 1167 1166 1168 154 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 19 uid 1168
;;      reg 90 { d1384(bb 154 insn 1167) }
(debug_insn 1168 1167 1172 154 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563
;; rd  out 	(16) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1384],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1263(6){ }u1264(7){ }u1265(16){ }u1266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 147 306 560 561 562 563
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
;; rd  in  	(13) 147[1390],289[1446],306[1450],347[1506,1507,1508,1509,1510,1511],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 0[15],87[1366],88[1376],89[1379],514[1589]
;; rd  kill	(40) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],87[1361,1362,1363,1364,1365,1366],88[1367,1368,1369,1370,1371,1372,1373,1374,1375,1376],89[1377,1378,1379,1380,1381],514[1589]
;;  UD chains for artificial uses at top

(note 1172 1168 1173 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1173
;;      reg 147 { d1390(bb 97 insn 711) }
(insn 1173 1172 1174 155 (set (reg:DI 514 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1238 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
;;   UD chains for insn luid 1 uid 1174
;;      reg 306 { d1450(bb 150 insn 1120) }
;;      reg 514 { d1589(bb 155 insn 1173) }
(insn 1174 1173 1175 155 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/f:DI 306 [ D.6783 ])
                    (reg:DI 514 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1238 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 514 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 2 uid 1175
;;      reg 88 { d1376(bb 155 insn 1174) }
(insn 1175 1174 1176 155 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1238 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1176
;;      reg 7 { }
(call_insn 1176 1175 1177 155 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1240 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 4 uid 1177
;;      reg 0 { d15(bb 155 insn 1176) }
(insn 1177 1176 1178 155 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1178
;;      reg 87 { d1366(bb 155 insn 1177) }
(debug_insn 1178 1177 1179 155 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1240 -1
     (nil))
;;   UD chains for insn luid 6 uid 1179
;;      reg 88 { d1376(bb 155 insn 1174) }
(debug_insn 1179 1178 1180 155 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1242 -1
     (nil))
;;   UD chains for insn luid 7 uid 1180
(insn 1180 1179 1181 155 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1243 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1181
;;      reg 89 { d1379(bb 155 insn 1180) }
(debug_insn 1181 1180 1184 155 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1243 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; live  out 	 87 88 89 560 561 562 563
;; rd  out 	(7) 87[1366],88[1376],89[1379],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 88 560 561 562 563
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
;; rd  in  	(6) 88[1374,1375],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(5) 0[16],89[1380],160[1397],186[1402],516[1590]
;; rd  kill	(29) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],89[1377,1378,1379,1380,1381],160[1397],186[1399,1400,1401,1402],516[1590]
;;  UD chains for artificial uses at top

(code_label 1184 1181 1185 156 206 "" [0 uses])
(note 1185 1184 1186 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1186
(debug_insn 1186 1185 1187 156 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 1 uid 1187
(debug_insn 1187 1186 1188 156 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 2 uid 1188
(debug_insn 1188 1187 1189 156 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 3 uid 1189
(debug_insn 1189 1188 1190 156 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 4 uid 1190
(debug_insn 1190 1189 1191 156 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 5 uid 1191
(debug_insn 1191 1190 1192 156 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 6 uid 1192
(debug_insn 1192 1191 1193 156 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 7 uid 1193
(debug_insn 1193 1192 1194 156 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 8 uid 1194
(debug_insn 1194 1193 1195 156 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 9 uid 1195
(debug_insn 1195 1194 1196 156 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 10 uid 1196
(debug_insn 1196 1195 1197 156 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 11 uid 1197
(debug_insn 1197 1196 1198 156 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
;;   UD chains for insn luid 12 uid 1198
(debug_insn 1198 1197 1199 156 (var_location:DI D#9 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 13 uid 1199
(debug_insn 1199 1198 1200 156 (var_location:DI D#8 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 14 uid 1200
(debug_insn 1200 1199 1201 156 (var_location:DI D#7 (ashift:DI (debug_expr:DI D#8)
        (const_int 3 [0x3]))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 15 uid 1201
(debug_insn 1201 1200 1202 156 (var_location:DI D#6 (plus:DI (debug_expr:DI D#9)
        (debug_expr:DI D#7))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 16 uid 1202
(debug_insn 1202 1201 1203 156 (var_location:DI D#5 (mem/f:DI (debug_expr:DI D#6) [0 +0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 17 uid 1203
(debug_insn 1203 1202 1204 156 (var_location:DI D#4 (mem/f/j:DI (plus:DI (debug_expr:DI D#5)
            (const_int 8 [0x8])) [0 D#5->yy_ch_buf+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 18 uid 1204
(debug_insn 1204 1203 1205 156 (var_location:SI D#3 (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 19 uid 1205
(debug_insn 1205 1204 1206 156 (var_location:DI D#2 (sign_extend:DI (debug_expr:SI D#3))) lex.yy.c:1248 -1
     (nil))
;;   UD chains for insn luid 20 uid 1206
;;      reg 88 { d1375(bb 152 insn 33) d1374(bb 113 insn 34) }
(insn 1206 1205 1207 156 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1248 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 21 uid 1207
;;      reg 7 { }
(call_insn 1207 1206 1208 156 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1250 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;   UD chains for insn luid 22 uid 1208
;;      reg 0 { d16(bb 156 insn 1207) }
(insn 1208 1207 1209 156 (set (reg/v:SI 160 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1250 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 23 uid 1209
;;      reg 160 { d1397(bb 156 insn 1208) }
(debug_insn 1209 1208 1210 156 (var_location:SI yy_current_state (reg/v:SI 160 [ yy_current_state ])) lex.yy.c:1250 -1
     (nil))
;;   UD chains for insn luid 24 uid 1210
(debug_insn 1210 1209 1211 156 (var_location:DI yy_cp (plus:DI (debug_expr:DI D#4)
        (debug_expr:DI D#2))) lex.yy.c:1252 -1
     (nil))
;;   UD chains for insn luid 25 uid 1211
(insn 1211 1210 1212 156 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1253 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 26 uid 1212
;;      reg 89 { d1380(bb 156 insn 1211) }
(debug_insn 1212 1211 1214 156 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1253 -1
     (nil))
;;   UD chains for insn luid 27 uid 1214
;;      reg 160 { d1397(bb 156 insn 1208) }
(insn 1214 1212 1215 156 (set (reg:DI 516 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 160 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 160 [ yy_current_state ])
        (nil)))
;;   UD chains for insn luid 28 uid 1215
;;      reg 516 { d1590(bb 156 insn 1214) }
(insn 1215 1214 1218 156 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 516 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 516 [ yy_current_state ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563
;; rd  out 	(8) 88[1374,1375],89[1380],186[1402],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 88 186 560 561 562 563
;; live  gen 	 89
;; live  kill	
;; rd  in  	(7) 87[1365],88[1372],186[1401],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 89[1381]
;; rd  kill	(5) 89[1377,1378,1379,1380,1381]
;;  UD chains for artificial uses at top

(code_label 1230 1321 1231 163 201 "" [1 uses])
(note 1231 1230 1232 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1232
(debug_insn 1232 1231 1233 163 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 1 uid 1233
(debug_insn 1233 1232 1234 163 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 2 uid 1234
(debug_insn 1234 1233 1235 163 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
;;   UD chains for insn luid 3 uid 1235
(insn 1235 1234 1236 163 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1236
;;      reg 89 { d1381(bb 163 insn 1235) }
(debug_insn 1236 1235 1239 163 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563
;; rd  out 	(7) 88[1372],89[1381],186[1401],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 88 89 147 212 224 251 309 560 561 562 563
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
;; rd  in  	(22) 17[338],88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],251[1431],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(10) 17[375],212[1409],347[1508],518[1591],521[1592],522[1593],523[1594],524[1595],540[1607],541[1612]
;; rd  kill	(24) 212[1408,1409,1410],347[1506,1507,1508,1509,1510,1511],518[1591],521[1592],522[1593],523[1594],524[1595],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615]
;;  UD chains for artificial uses at top

(code_label 1239 1236 1240 164 220 "" [1 uses])
(note 1240 1239 1242 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1242
(debug_insn 1242 1240 1243 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 1 uid 1243
(insn 1243 1242 1244 164 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1244
;;      reg 540 { d1607(bb 164 insn 1243) }
(insn 1244 1243 1245 164 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1245
(insn 1245 1244 1246 164 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1246
;;      reg 518 { d1591(bb 164 insn 1244) }
;;      reg 541 { d1612(bb 164 insn 1245) }
;;   eq_note reg 518 { d1591(bb 164 insn 1244) }
(insn 1246 1245 1247 164 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1247
;;      reg 347 { d1508(bb 164 insn 1246) }
(insn 1247 1246 1248 164 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 6 uid 1248
;;      reg 521 { d1592(bb 164 insn 1247) }
(insn 1248 1247 1249 164 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
;;   UD chains for insn luid 7 uid 1249
;;      reg 212 { d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
;;      reg 522 { d1593(bb 164 insn 1248) }
(insn 1249 1248 1250 164 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 8 uid 1250
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 523 { d1594(bb 164 insn 1249) }
(insn 1250 1249 1251 164 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 9 uid 1251
;;      reg 251 { d1431(bb 133 insn 981) }
;;      reg 524 { d1595(bb 164 insn 1250) }
(insn 1251 1250 1252 164 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
;;   UD chains for insn luid 10 uid 1252
;;      reg 212 { d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
(insn 1252 1251 1254 164 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 11 uid 1254
;;      reg 212 { d1409(bb 164 insn 1252) }
(debug_insn 1254 1252 1255 164 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 12 uid 1255
(debug_insn 1255 1254 1257 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
;;   UD chains for insn luid 13 uid 1257
;;      reg 212 { d1409(bb 164 insn 1252) }
;;      reg 309 { d1456(bb 131 insn 971) }
(insn 1257 1255 1258 164 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 14 uid 1258
;;      reg 17 { d375(bb 164 insn 1257) }
(jump_insn 1258 1257 1447 164 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1447)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1447)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 560 561 562 563
;; live  out 	 88 89 147 212 224 309 347 540 541 560 561 562 563
;; rd  out 	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1409],224[1412],309[1456],347[1508],540[1607],541[1612],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 88 89 147 224 275 560 561 562 563
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
;; rd  in  	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],275[1437,1438],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 347[1509],525[1596],540[1608],541[1613]
;; rd  kill	(17) 347[1506,1507,1508,1509,1510,1511],525[1596],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615]
;;  UD chains for artificial uses at top

(code_label 1263 1446 1264 165 223 "" [1 uses])
(note 1264 1263 1265 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1265
(insn 1265 1264 1266 165 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1266
;;      reg 540 { d1608(bb 165 insn 1265) }
(insn 1266 1265 1267 165 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1267
(insn 1267 1266 1268 165 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1268
;;      reg 525 { d1596(bb 165 insn 1266) }
;;      reg 541 { d1613(bb 165 insn 1267) }
;;   eq_note reg 525 { d1596(bb 165 insn 1266) }
(insn 1268 1267 1271 165 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 525 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 525 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 560 561 562 563
;; live  out 	 88 89 147 224 275 347 540 541 560 561 562 563
;; rd  out 	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],275[1437,1438],347[1509],540[1608],541[1613],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 270 309 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(22) 0[11],17[344],88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],277[1441],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[378]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1271 1268 1272 166 224 "" [1 uses])
(note 1272 1271 1274 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1274
;;      reg 270 { d1434(bb 137 insn 1003) }
(insn 1274 1272 1275 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
;;   UD chains for insn luid 1 uid 1275
;;      reg 17 { d378(bb 166 insn 1274) }
(jump_insn 1275 1274 1281 166 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; live  out 	 88 89 147 224 270 309 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],224[1412],270[1434],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 88 89 147 212 224 560 561 562 563
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
;; rd  in  	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],251[1431],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(10) 212[1410],264[1432],347[1510],528[1597],531[1598],532[1599],533[1600],534[1601],540[1609],541[1614]
;; rd  kill	(25) 212[1408,1409,1410],264[1432],347[1506,1507,1508,1509,1510,1511],528[1597],531[1598],532[1599],533[1600],534[1601],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615]
;;  UD chains for artificial uses at top

(note 1281 1275 1284 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1284
(debug_insn 1284 1281 1285 167 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1285
(insn 1285 1284 1286 167 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 1286
;;      reg 540 { d1609(bb 167 insn 1285) }
(insn 1286 1285 1287 167 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 3 uid 1287
(insn 1287 1286 1288 167 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 1288
;;      reg 528 { d1597(bb 167 insn 1286) }
;;      reg 541 { d1614(bb 167 insn 1287) }
;;   eq_note reg 528 { d1597(bb 167 insn 1286) }
(insn 1288 1287 1289 167 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 528 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 528 [ D.6781 ]))
                (nil)))))
;;   UD chains for insn luid 5 uid 1289
;;      reg 212 { d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
(insn 1289 1288 1290 167 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 6 uid 1290
;;      reg 264 { d1432(bb 167 insn 1289) }
(debug_insn 1290 1289 1291 167 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
;;   UD chains for insn luid 7 uid 1291
;;      reg 347 { d1510(bb 167 insn 1288) }
(insn 1291 1290 1292 167 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 8 uid 1292
;;      reg 531 { d1598(bb 167 insn 1291) }
(insn 1292 1291 1293 167 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
;;   UD chains for insn luid 9 uid 1293
;;      reg 212 { d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
;;      reg 532 { d1599(bb 167 insn 1292) }
(insn 1293 1292 1294 167 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
;;   UD chains for insn luid 10 uid 1294
;;      reg 224 { d1412(bb 114 insn 852) }
;;      reg 533 { d1600(bb 167 insn 1293) }
(insn 1294 1293 1295 167 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 11 uid 1295
;;      reg 534 { d1601(bb 167 insn 1294) }
(insn 1295 1294 1296 167 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
;;   UD chains for insn luid 12 uid 1296
;;      reg 264 { d1432(bb 167 insn 1289) }
(debug_insn 1296 1295 28 167 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
;;   UD chains for insn luid 13 uid 28
;;      reg 264 { d1432(bb 167 insn 1289) }
(insn 28 1296 1299 167 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 560 561 562 563
;; live  out 	 88 89 147 212 224 347 540 541 560 561 562 563
;; rd  out 	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1410],224[1412],347[1510],540[1609],541[1614],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 88 89 147 212 224 560 561 562 563
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
;; rd  in  	(21) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],251[1431],309[1456],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(3) 0[17],17[385],268[1433]
;; rd  kill	(19) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17],268[1433]
;;  UD chains for artificial uses at top

(code_label 1299 28 1300 168 219 "" [1 uses])
(note 1300 1299 1303 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1303
(debug_insn 1303 1300 1304 168 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
;;   UD chains for insn luid 1 uid 1304
;;      reg 212 { d1409(bb 164 insn 1252) d1408(bb 132 insn 27) }
(debug_insn 1304 1303 1305 168 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
;;   UD chains for insn luid 2 uid 1305
(insn 1305 1304 1306 168 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1306
;;      reg 7 { }
;;      reg 5 { d111(bb 168 insn 1305) }
(call_insn 1306 1305 1307 168 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 4 uid 1307
;;      reg 0 { d17(bb 168 insn 1306) }
(insn 1307 1306 1308 168 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
;;   UD chains for insn luid 5 uid 1308
;;      reg 268 { d1433(bb 168 insn 1307) }
(insn 1308 1307 1309 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
;;   UD chains for insn luid 6 uid 1309
;;      reg 17 { d385(bb 168 insn 1308) }
(jump_insn 1309 1308 1310 168 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; live  out 	 88 89 147 212 224 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 88 89 147 212 224 560 561 562 563
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
;; rd  in  	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(4) 347[1511],535[1602],540[1610],541[1615]
;; rd  kill	(17) 347[1506,1507,1508,1509,1510,1511],535[1602],540[1606,1607,1608,1609,1610],541[1611,1612,1613,1614,1615]
;;  UD chains for artificial uses at top

(note 1310 1309 1311 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 1311
(insn 1311 1310 1312 169 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 1312
;;      reg 540 { d1610(bb 169 insn 1311) }
(insn 1312 1311 1313 169 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 2 uid 1313
(insn 1313 1312 1314 169 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 3 uid 1314
;;      reg 535 { d1602(bb 169 insn 1312) }
;;      reg 541 { d1615(bb 169 insn 1313) }
;;   eq_note reg 535 { d1602(bb 169 insn 1312) }
(insn 1314 1313 1353 169 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 535 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 535 [ D.6781 ]))
                (nil)))))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 560 561 562 563
;; live  out 	 88 89 147 212 224 347 540 541 560 561 562 563
;; rd  out 	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1408,1409],224[1412],347[1511],540[1610],541[1615],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
;; rd  in  	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457,1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(1) 17[388]
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 1443 329 330 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 330
;;      reg 311 { d1458(bb 42 insn 340) d1457(bb 38 insn 326) }
(debug_insn 330 1443 331 172 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
;;   UD chains for insn luid 1 uid 331
;;      reg 311 { d1458(bb 42 insn 340) d1457(bb 38 insn 326) }
(insn 331 330 332 172 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
;;   UD chains for insn luid 2 uid 332
;;      reg 17 { d388(bb 172 insn 331) }
(jump_insn 332 331 333 172 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563
;; rd  out 	(20) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],90[1382,1383],311[1457,1458],327[1485],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(15) 17[301],88[1372],186[1401],187[1404],192[1405],193[1407],468[1548],469[1549],470[1550],542[1617],543[1619],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1445 796 1444 173 265 "" [1 uses])
(note 1444 1445 797 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; live  out 	 88 186 543 560 561 562 563
;; rd  out 	(7) 88[1372],186[1401],543[1619],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 212 224 309 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(22) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1409],224[1412],309[1456],347[1508],540[1607],541[1612],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1447 1258 1446 174 266 "" [1 uses])
(note 1446 1447 1263 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; live  out 	 88 89 147 212 224 309 560 561 562 563
;; rd  out 	(19) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],212[1409],224[1412],309[1456],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  gen 	
;; live  kill	
;; rd  in  	(26) 17[316],88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],226[1413],227[1415],244[1424],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 1449 877 1448 175 267 "" [1 uses])
(note 1448 1449 878 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; rd  out 	(24) 88[1368,1369,1371,1372,1374,1375],89[1377,1378,1379,1380,1381],147[1390],152[1391],156[1394],213[1411],224[1412],227[1415],244[1424],540[1606],541[1611],560[1628],561[1629],562[1630],563[1631]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
Set in insn 1438 is invariant (0), cost 4, depends on 
Set in insn 1452 is invariant (1), cost 4, depends on 0
Set in insn 970 is invariant (2), cost 4, depends on 
Set in insn 1455 is invariant (3), cost 4, depends on 1
Set in insn 1458 is invariant (4), cost 4, depends on 0
Set in insn 1459 is invariant (5), cost 4, depends on 1
Set in insn 1460 is invariant (6), cost 4, depends on 2
Set in insn 1461 is invariant (7), cost 4, depends on 1
Set in insn 1462 is invariant (8), cost 4, depends on 3
Set in insn 1463 is invariant (9), cost 4, depends on 3
Set in insn 1457 is invariant (10), cost 4, depends on 2
Set in insn 1451 is invariant (11), cost 4, depends on 2
Set in insn 31 is invariant (12), cost 4, depends on 
Set in insn 30 is invariant (13), cost 4, depends on 
Set in insn 1450 is invariant (14), cost 4, depends on 2
Set in insn 29 is invariant (15), cost 4, depends on 
Set in insn 1014 is invariant (16), cost 0, depends on 
Set in insn 885 is invariant (17), cost 0, depends on 
Set in insn 694 is invariant (18), cost 0, depends on 
Set in insn 680 is invariant (19), cost 0, depends on 
Set in insn 423 is invariant (20), cost 0, depends on 
Set in insn 428 is invariant (21), cost 0, depends on 
Set in insn 434 is invariant (22), cost 0, depends on 
Set in insn 13 is invariant (23), cost 4, depends on 
Set in insn 14 is invariant (24), cost 4, depends on 
Set in insn 15 is invariant (25), cost 4, depends on 
Set in insn 418 is invariant (26), cost 0, depends on 
Set in insn 10 is invariant (27), cost 4, depends on 
Set in insn 11 is invariant (28), cost 4, depends on 
Set in insn 12 is invariant (29), cost 4, depends on 
Set in insn 413 is invariant (30), cost 0, depends on 
Set in insn 7 is invariant (31), cost 4, depends on 
Set in insn 8 is invariant (32), cost 4, depends on 
Set in insn 9 is invariant (33), cost 4, depends on 
Set in insn 395 is invariant (34), cost 0, depends on 
Set in insn 4 is invariant (35), cost 4, depends on 
Set in insn 5 is invariant (36), cost 4, depends on 
Set in insn 6 is invariant (37), cost 4, depends on 
Invariant 4 is equivalent to invariant 1.
Invariant 5 is equivalent to invariant 3.
Invariant 7 is equivalent to invariant 3.
Invariant 9 is equivalent to invariant 8.
Invariant 10 is equivalent to invariant 6.
Invariant 11 is equivalent to invariant 6.
Invariant 14 is equivalent to invariant 6.
Invariant 17 is equivalent to invariant 15.
Invariant 18 is equivalent to invariant 16.
Invariant 22 is equivalent to invariant 13.
Invariant 24 is equivalent to invariant 23.
Invariant 25 is equivalent to invariant 13.
Invariant 29 is equivalent to invariant 26.
Invariant 30 is equivalent to invariant 13.
Invariant 31 is equivalent to invariant 23.
Invariant 32 is equivalent to invariant 23.
Invariant 33 is equivalent to invariant 13.
Invariant 37 is equivalent to invariant 34.
Decided to move invariant 8 -- gain 16
Decided to move dependent invariant 3
Decided to move dependent invariant 1
Decided to move dependent invariant 0
deferring rescan insn with uid = 1438.
deferring rescan insn with uid = 1442.
deferring rescan insn with uid = 1439.
deferring rescan insn with uid = 1458.
deferring rescan insn with uid = 1452.
deferring rescan insn with uid = 1464.
changing bb of uid 1438
  from 17 to 14
deferring rescan insn with uid = 1452.
deferring rescan insn with uid = 1461.
deferring rescan insn with uid = 1459.
deferring rescan insn with uid = 1455.
deferring rescan insn with uid = 1465.
changing bb of uid 1452
  from 17 to 14
deferring rescan insn with uid = 1455.
deferring rescan insn with uid = 1463.
deferring rescan insn with uid = 1462.
deferring rescan insn with uid = 1466.
changing bb of uid 1455
  from 17 to 14
deferring rescan insn with uid = 1467.
deferring deletion of insn with uid = 1458.
deferring rescan insn with uid = 1468.
deferring deletion of insn with uid = 1459.
deferring rescan insn with uid = 1469.
deferring deletion of insn with uid = 1461.
deferring rescan insn with uid = 1462.
deferring rescan insn with uid = 1470.
changing bb of uid 1462
  from 21 to 14
deferring rescan insn with uid = 1471.
deferring deletion of insn with uid = 1463.
starting the processing of deferred insns
rescanning insn with uid = 1438.
rescanning insn with uid = 1439.
rescanning insn with uid = 1442.
rescanning insn with uid = 1452.
rescanning insn with uid = 1455.
rescanning insn with uid = 1462.
rescanning insn with uid = 1464.
rescanning insn with uid = 1465.
rescanning insn with uid = 1466.
rescanning insn with uid = 1467.
rescanning insn with uid = 1468.
rescanning insn with uid = 1469.
rescanning insn with uid = 1470.
rescanning insn with uid = 1471.
ending the processing of deferred insns


int yylex()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={42d,25u} r1={43d,7u} r2={38d,2u} r4={50d,14u} r5={64d,28u} r6={1d,175u} r7={1d,210u} r8={35d} r9={35d} r10={35d} r11={35d} r12={35d} r13={35d} r14={35d} r15={35d} r16={1d,174u} r17={176d,66u} r18={35d} r19={35d} r20={1d,179u,1e} r21={33d} r22={33d} r23={33d} r24={33d} r25={33d} r26={33d} r27={33d} r28={33d} r29={32d} r30={32d} r31={32d} r32={32d} r33={32d} r34={32d} r35={32d} r36={32d} r37={36d} r38={36d} r39={35d} r40={35d} r45={32d} r46={32d} r47={32d} r48={32d} r49={32d} r50={32d} r51={32d} r52={32d} r53={35d} r54={35d} r55={35d} r56={35d} r57={35d} r58={35d} r59={35d} r60={35d} r61={35d} r62={35d} r63={35d} r64={35d} r65={35d} r66={35d} r67={35d} r68={35d} r69={35d} r70={35d} r71={35d} r72={35d} r73={35d} r74={35d} r75={35d} r76={35d} r77={35d} r78={35d} r79={35d} r80={35d} r87={6d,17u} r88={10d,28u} r89={5d,8u} r90={3d,10u} r91={2d,2u} r92={36d,1u} r99={1d,2u} r102={2d,3u} r103={2d,3u} r107={1d,1u} r109={1d,1u} r118={1d,1u} r136={1d,2u} r137={1d,1u} r147={1d,3u} r152={1d,4u} r154={2d,2u} r156={1d,6u} r157={1d,2u} r158={1d,2u} r160={1d,2u} r168={1d,2u} r176={1d,2u} r186={4d,2u} r187={2d,2u} r192={1d,2u} r193={2d,5u} r198={2d,5u} r200={1d,2u} r202={1d,2u} r203={1d,2u} r204={1d,2u} r212={3d,10u} r213={1d,7u} r224={1d,11u} r226={1d,1u} r227={2d,8u} r230={2d,6u} r232={1d,3u} r237={1d,3u} r238={1d,4u} r240={2d,3u} r242={1d,3u} r244={2d,6u} r245={5d,20u,2e} r251={1d,3u} r264={1d,3u} r268={1d,1u} r270={1d,3u} r274={1d,3u} r275={5d,6u} r277={1d,1u} r280={3d,7u} r287={1d,5u} r289={1d,4u} r297={1d,1u} r299={2d,2u} r306={2d,3u} r307={1d,2u} r308={3d,3u} r309={1d,4u} r311={2d,6u} r313={2d,2u} r314={2d,2u} r315={2d,2u} r316={2d,2u} r318={3d,4u} r320={6d,3u} r321={13d,2u} r324={1d,1u} r327={1d,1u} r341={9d,6u} r342={1d,2u} r343={12d,5u} r347={6d,9u} r349={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r353={1d,1u,1e} r354={1d,1u} r355={1d,1u} r356={1d,1u,1e} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} r361={1d,1u} r363={1d,2u} r367={1d,2u} r371={1d,2u} r375={1d,1u} r376={1d,2u} r378={1d,1u} r380={1d,1u} r382={1d,2u} r383={1d,1u} r384={1d,1u} r386={1d,1u} r388={1d,2u} r393={1d,1u} r401={1d,1u} r402={1d,1u} r403={1d,1u} r404={1d,1u} r406={1d,1u} r407={1d,1u} r409={1d,1u} r411={1d,2u} r414={1d,1u} r416={1d,1u} r417={1d,1u} r419={1d,2u} r422={1d,1u} r423={1d,1u} r427={1d,1u} r428={1d,1u} r429={1d,1u} r431={1d,1u} r432={1d,1u} r433={1d,5u} r434={1d,1u} r435={1d,1u} r436={1d,1u} r438={1d,2u} r442={1d,2u} r445={1d,1u} r446={1d,1u} r447={1d,1u,1e} r450={1d,1u} r451={1d,1u,1e} r452={1d,1u} r459={1d,1u} r460={1d,1u} r461={1d,1u} r468={1d,1u} r469={1d,1u} r470={1d,1u} r473={1d,1u} r474={1d,1u} r475={1d,1u} r476={1d,1u} r477={1d,1u} r478={1d,1u} r479={1d,1u} r480={1d,1u} r481={1d,2u} r482={1d,1u} r483={1d,1u} r484={1d,1u} r485={1d,1u} r486={1d,1u} r487={1d} r488={1d,1u} r489={1d,1u} r490={1d,1u} r491={1d,1u} r492={1d,1u,1e} r493={1d,1u} r494={1d,1u} r495={1d,1u,1e} r498={1d,1u} r499={1d,1u} r500={1d,1u} r501={1d,1u} r502={1d,1u} r503={1d,1u} r504={1d,1u} r505={1d,1u} r506={1d,1u} r507={1d,1u} r508={1d,2u} r509={1d,1u} r511={1d,1u} r512={1d,1u} r513={1d,1u} r514={1d,1u} r516={1d,1u} r518={1d,1u,1e} r521={1d,1u} r522={1d,1u} r523={1d,1u} r524={1d,1u} r525={1d,1u,1e} r528={1d,1u,1e} r531={1d,1u} r532={1d,1u} r533={1d,1u} r534={1d,1u} r535={1d,1u,1e} r538={1d,3u} r539={2d,2u} r540={5d,6u} r541={5d,6u} r542={2d,3u} r543={2d,4u} r545={1d} r546={1d} r554={1d} r555={1d} r556={1d} r557={1d} r558={1d} r559={1d} r560={1d} r561={1d} r562={1d,5u} r563={1d} r564={1d,4u} r565={1d,3u} r566={1d,4u} r567={1d,2u} 
;;    total ref usage 4398{3021d,1364u,13e} in 818{783 regular + 35 call} insns.
;; basic block 2, loop depth 0, count 0, freq 63, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	 17 [flags]
(note 69 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 69 3 2 NOTE_INSN_FUNCTION_BEG)
(insn 3 2 71 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [1 D.6797+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:787 986 {stack_tls_protect_set_di}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 71 3 72 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:792 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 72 71 73 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) lex.yy.c:792 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 78)
;;  succ:       4 [50.0%] 
;;              3 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 3, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 318 320
;; live  kill	
(note 73 72 74 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 3 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 75 74 78 3 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

;; basic block 4, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u10(6){ }u11(7){ }u12(16){ }u13(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 78 75 79 4 116 "" [1 uses])
(note 79 78 80 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 4 (set (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:794 90 {*movsi_internal}
     (nil))
(insn 81 80 82 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:800 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 82 81 83 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) lex.yy.c:800 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 85)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              6 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 5, loop depth 0, count 0, freq 16, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u15(6){ }u16(7){ }u17(16){ }u18(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 83 82 84 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 85 5 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:801 90 {*movsi_internal}
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%] 
;;              5 [100.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u19(6){ }u20(7){ }u21(16){ }u22(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 85 84 86 6 118 "" [1 uses])
(note 86 85 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:803 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 88 87 89 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) lex.yy.c:803 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 92)
;;  succ:       7 [15.0%]  (FALLTHRU)
;;              8 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [15.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u24(6){ }u25(7){ }u26(16){ }u27(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 349
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 349
;; live  kill	
(note 89 88 90 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 90 89 91 7 (set (reg/f:DI 349 [ stdin ])
        (mem/f/c:DI (symbol_ref:DI ("stdin") [flags 0x40]  <var_decl 0x7f88bc3c9d80 stdin>) [1 stdin+0 S8 A64])) lex.yy.c:804 89 {*movdi_internal}
     (nil))
(insn 91 90 92 7 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 349 [ stdin ])) lex.yy.c:804 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 349 [ stdin ])
        (nil)))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 8, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 [85.0%] 
;;              7 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u29(6){ }u30(7){ }u31(16){ }u32(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 92 91 93 8 119 "" [1 uses])
(note 93 92 94 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
            (const_int 0 [0]))) lex.yy.c:806 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 95 94 96 8 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) lex.yy.c:806 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 99)
;;  succ:       9 [15.0%]  (FALLTHRU)
;;              10 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 5, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [15.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 350
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 350
;; live  kill	
(note 96 95 97 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 9 (set (reg/f:DI 350 [ stdout ])
        (mem/f/c:DI (symbol_ref:DI ("stdout") [flags 0x40]  <var_decl 0x7f88bc3c9e10 stdout>) [1 stdout+0 S8 A64])) lex.yy.c:807 89 {*movdi_internal}
     (nil))
(insn 98 97 99 9 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (reg/f:DI 350 [ stdout ])) lex.yy.c:807 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 350 [ stdout ])
        (nil)))
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 10, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [85.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 99
;; live  kill	
(code_label 99 98 100 10 120 "" [1 uses])
(note 100 99 101 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 10 (set (reg/f:DI 99 [ D.6780 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 102 101 103 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 99 [ D.6780 ])
            (const_int 0 [0]))) lex.yy.c:809 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 103 102 104 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 111)
            (pc))) lex.yy.c:809 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 672 (nil)))
 -> 111)
;;  succ:       12 [6.7%] 
;;              11 [93.3%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99

;; basic block 11, loop depth 0, count 0, freq 30, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [93.3%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u45(6){ }u46(7){ }u47(16){ }u48(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; lr  def 	 17 [flags] 102 103 351 352
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99
;; live  gen 	 17 [flags] 102 103 351 352
;; live  kill	 17 [flags]
(note 104 103 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 105 104 106 11 (set (reg:DI 352 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 106 105 107 11 (parallel [
            (set (reg:DI 351 [ D.6781 ])
                (ashift:DI (reg:DI 352 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:809 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 352 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 107 106 108 11 (parallel [
            (set (reg/f:DI 102 [ D.6780 ])
                (plus:DI (reg/f:DI 99 [ D.6780 ])
                    (reg:DI 351 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:809 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 351 [ D.6781 ])
        (expr_list:REG_DEAD (reg/f:DI 99 [ D.6780 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 108 107 109 11 (set (reg/f:DI 103 [ D.6782 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_42+0 S8 A64])) lex.yy.c:809 89 {*movdi_internal}
     (nil))
(insn 109 108 110 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 103 [ D.6782 ])
            (const_int 0 [0]))) lex.yy.c:809 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 110 109 111 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 128)
            (pc))) lex.yy.c:809 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8500 (nil)))
 -> 128)
;;  succ:       12 [15.0%]  (FALLTHRU)
;;              13 [85.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

;; basic block 12, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [15.0%]  (FALLTHRU)
;;              10 [6.7%] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u55(6){ }u56(7){ }u57(16){ }u58(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 102 103 107 109 353 354 355 356 357 358
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 102 103 107 109 353 354 355 356 357 358
;; live  kill	 17 [flags]
(code_label 111 110 112 12 121 "" [1 uses])
(note 112 111 113 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(call_insn 113 112 114 12 (call (mem:QI (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>) [0 yyensure_buffer_stack S1 A8])
        (const_int 0 [0])) lex.yy.c:810 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yyensure_buffer_stackv") [flags 0x3]  <function_decl 0x7f88bc07c798 yyensure_buffer_stack>)
        (nil))
    (nil))
(insn 114 113 115 12 (set (reg:DI 354 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:811 89 {*movdi_internal}
     (nil))
(insn 115 114 116 12 (parallel [
            (set (reg:DI 353 [ D.6781 ])
                (ashift:DI (reg:DI 354 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:811 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 354 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 116 115 117 12 (set (reg/f:DI 355 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:811 89 {*movdi_internal}
     (nil))
(insn 117 116 118 12 (parallel [
            (set (reg/f:DI 107 [ D.6780 ])
                (plus:DI (reg:DI 353 [ D.6781 ])
                    (reg/f:DI 355 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:811 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 355 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 353 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 353 [ D.6781 ]))
                    (nil))))))
(insn 118 117 119 12 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) lex.yy.c:812 90 {*movsi_internal}
     (nil))
(insn 119 118 120 12 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:812 89 {*movdi_internal}
     (nil))
(call_insn 120 119 121 12 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:812 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 121 120 122 12 (set (reg/f:DI 109 [ D.6782 ])
        (reg:DI 0 ax)) lex.yy.c:812 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 122 121 123 12 (set (mem/f:DI (reg/f:DI 107 [ D.6780 ]) [1 *_48+0 S8 A64])
        (reg/f:DI 109 [ D.6782 ])) lex.yy.c:812 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 109 [ D.6782 ])
        (expr_list:REG_DEAD (reg/f:DI 107 [ D.6780 ])
            (nil))))
(insn 123 122 124 12 (set (reg:DI 357 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 124 123 125 12 (parallel [
            (set (reg:DI 356 [ D.6781 ])
                (ashift:DI (reg:DI 357 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 357 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 125 124 126 12 (set (reg/f:DI 358 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 126 125 127 12 (parallel [
            (set (reg/f:DI 102 [ D.6780 ])
                (plus:DI (reg:DI 356 [ D.6781 ])
                    (reg/f:DI 358 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 358 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 356 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 356 [ D.6781 ]))
                    (nil))))))
(insn 127 126 128 12 (set (reg/f:DI 103 [ D.6782 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_1030+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103

;; basic block 13, loop depth 0, count 0, freq 32, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 [85.0%] 
;;              12 [100.0%]  (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u75(6){ }u76(7){ }u77(16){ }u78(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; lr  def 	 318 320 359 360 361
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 102 103
;; live  gen 	 318 320 359 360 361
;; live  kill	
(code_label 128 127 129 13 122 "" [1 uses])
(note 129 128 130 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 130 129 131 13 (set (reg:SI 359 [ _1033->yy_n_chars ])
        (mem:SI (plus:DI (reg/f:DI 103 [ D.6782 ])
                (const_int 32 [0x20])) [2 _1033->yy_n_chars+0 S4 A64])) lex.yy.c:1642 90 {*movsi_internal}
     (nil))
(insn 131 130 132 13 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 359 [ _1033->yy_n_chars ])) lex.yy.c:1642 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 359 [ _1033->yy_n_chars ])
        (nil)))
(insn 132 131 133 13 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 103 [ D.6782 ])
                (const_int 16 [0x10])) [1 _1033->yy_buf_pos+0 S8 A64])) lex.yy.c:1643 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 103 [ D.6782 ])
        (nil)))
(insn 133 132 134 13 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 318 [ D.6783 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 134 133 135 13 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 318 [ D.6783 ])) lex.yy.c:1643 89 {*movdi_internal}
     (nil))
(insn 135 134 136 13 (set (reg/f:DI 360 [ *_1031 ])
        (mem/f:DI (reg/f:DI 102 [ D.6780 ]) [1 *_1031+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 102 [ D.6780 ])
        (nil)))
(insn 136 135 137 13 (set (reg/f:DI 361 [ _249->yy_input_file ])
        (mem/f:DI (reg/f:DI 360 [ *_1031 ]) [1 _249->yy_input_file+0 S8 A64])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 360 [ *_1031 ])
        (nil)))
(insn 137 136 138 13 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 361 [ _249->yy_input_file ])) lex.yy.c:1644 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 361 [ _249->yy_input_file ])
        (nil)))
(insn 138 137 139 13 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/f:DI 318 [ D.6783 ]) [0 *_248+0 S1 A8])) lex.yy.c:1645 93 {*movqi_internal}
     (nil))
(insn 139 138 140 13 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:1645 93 {*movqi_internal}
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320

;; basic block 14, loop depth 0, count 0, freq 64, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              3 [100.0%]  (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u89(6){ }u90(7){ }u91(16){ }u92(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 363
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320
;; live  gen 	 321 341 343 363
;; live  kill	
(code_label 140 139 141 14 117 "" [0 uses])
(note 141 140 142 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 144 14 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 144 142 145 14 (set (reg:DI 363 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 145 144 148 14 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 363 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 148 145 1438 14 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 363 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 363 [ D.6777 ])
        (nil)))
(insn 1438 148 1452 14 (set (reg:QI 564)
        (const_int 1 [0x1])) lex.yy.c:844 93 {*movqi_internal}
     (nil))
(insn 1452 1438 1455 14 (set (reg:QI 565)
        (reg:QI 564)) lex.yy.c:844 93 {*movqi_internal}
     (nil))
(insn 1455 1452 1462 14 (set (reg:QI 566)
        (reg:QI 565)) lex.yy.c:844 93 {*movqi_internal}
     (nil))
(insn 1462 1455 151 14 (set (reg:QI 567)
        (reg:QI 566)) lex.yy.c:844 93 {*movqi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343

;; basic block 15, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [98.0%]  (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u99(6){ }u100(7){ }u101(16){ }u102(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343 367
;; live  in  	
;; live  gen 	 321 341 343 367
;; live  kill	
(note 151 1462 152 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 152 151 154 15 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 154 152 155 15 (set (reg:DI 367 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 155 154 158 15 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 158 155 396 15 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 367 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 367 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 16, loop depth 1, count 0, freq 17, maybe hot
;;  prev block 15, next block 17, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       49 [100.0%]  (FALLTHRU)
;;              51 [100.0%]  (FALLTHRU)
;;              50 [100.0%]  (FALLTHRU)
;;              52 [100.0%]  (FALLTHRU)
;;              96 [100.0%]  (FALLTHRU)
;;              53 [100.0%]  (FALLTHRU)
;;              15 [100.0%]  (FALLTHRU)
;;              95 [100.0%]  (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u109(6){ }u110(7){ }u111(16){ }u112(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 318 320
;; live  in  	 321 341 343
;; live  gen 	 318 320
;; live  kill	
(code_label 396 158 159 16 188 "" [0 uses])
(note 159 396 160 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 16 (set (reg/f:DI 318 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 161 160 162 16 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; live  out 	 318 320 321 341 343

;; basic block 17, loop depth 1, count 0, freq 79, maybe hot
;;  prev block 16, next block 18, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 [100.0%]  (FALLTHRU)
;;              16 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u113(6){ }u114(7){ }u115(16){ }u116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 320 321 341 343
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 318 341
;; lr  def 	 87 88 560 561 562 563
;; live  in  	 318 320 321 341 343
;; live  gen 	 87 88 560 561 562 563
;; live  kill	
(code_label 162 161 163 17 123 "" [0 uses])
(note 163 162 16 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 16 163 17 17 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 341 [ D.6777 ])) mycc.l:56 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 341 [ D.6777 ])
        (nil)))
(insn 17 16 1464 17 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 318 [ D.6783 ])) mycc.l:56 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 318 [ D.6783 ])
        (nil)))
(insn 1464 17 1465 17 (set (reg:QI 560)
        (reg:QI 564)) lex.yy.c:844 -1
     (nil))
(insn 1465 1464 970 17 (set (reg:QI 561)
        (reg:QI 565)) lex.yy.c:844 -1
     (nil))
(insn 970 1465 1466 17 (set (reg:DI 562)
        (const_int 8192 [0x2000])) 89 {*movdi_internal}
     (nil))
(insn 1466 970 376 17 (set (reg:QI 563)
        (reg:QI 566)) lex.yy.c:844 -1
     (nil))
;;  succ:       18 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 560 561 562 563
;; live  out 	 87 88 320 321 343 560 561 562 563

;; basic block 18, loop depth 2, count 0, freq 81, maybe hot
;;  prev block 17, next block 19, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       17 [100.0%]  (FALLTHRU)
;;              47 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u119(6){ }u120(7){ }u121(16){ }u122(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 320 560 561 562
;; lr  def 	 89 557 558 559
;; live  in  	 87 88 320 321 343 560 561 562 563
;; live  gen 	 89 557 558 559
;; live  kill	
(code_label 376 1466 164 18 186 "" [0 uses])
(note 164 376 165 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 165 164 166 18 (var_location:DI D#16 (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:827 -1
     (nil))
(debug_insn 166 165 167 18 (var_location:DI yy_cp (debug_expr:DI D#16)) lex.yy.c:827 -1
     (nil))
(insn 167 166 168 18 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_916+0 S1 A8])
        (reg:QI 320 [ D.6789 ])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
(debug_insn 168 167 169 18 (var_location:DI yy_bp (debug_expr:DI D#16)) lex.yy.c:835 -1
     (nil))
(debug_insn 169 168 170 18 (var_location:SI D#15 (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:837 -1
     (nil))
(debug_insn 170 169 18 18 (var_location:SI yy_current_state (debug_expr:SI D#15)) lex.yy.c:837 -1
     (nil))
(insn 18 170 1467 18 (set (reg/v/f:DI 89 [ yy_cp ])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:830 89 {*movdi_internal}
     (nil))
(insn 1467 18 1468 18 (set (reg:QI 557)
        (reg:QI 565)) lex.yy.c:844 -1
     (nil))
(insn 1468 1467 1460 18 (set (reg:QI 558)
        (reg:QI 566)) lex.yy.c:844 -1
     (nil))
(insn 1460 1468 822 18 (set (reg:DI 559)
        (reg:DI 562)) -1
     (nil))
;;  succ:       20 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 560 561 562 563
;; live  out 	 87 88 89 320 321 343 560 561 562 563

;; basic block 19, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 18, next block 20, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       155 [100.0%]  (FALLTHRU)
;;              108 [100.0%]  (FALLTHRU)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u126(6){ }u127(7){ }u128(16){ }u129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88
;; lr  def 	 320 321 343 371
;; live  in  	 87 88 89 560 561 562 563
;; live  gen 	 320 321 343 371
;; live  kill	
(code_label 822 1460 173 19 202 "" [0 uses])
(note 173 822 174 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 174 173 176 19 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_147+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 176 174 177 19 (set (reg:DI 371 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 177 176 180 19 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 180 177 181 19 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 371 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 371 [ yy_current_state ])
        (nil)))
;;  succ:       20 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 560 561 562 563
;; live  out 	 87 88 89 320 321 343 560 561 562 563

;; basic block 20, loop depth 3, count 0, freq 81, maybe hot
;;  prev block 19, next block 21, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       19 [100.0%]  (FALLTHRU,DFS_BACK)
;;              18 [100.0%]  (FALLTHRU)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u137(6){ }u138(7){ }u139(16){ }u140(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 320 321 343 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 561
;; lr  def 	 313 314 315 316 556
;; live  in  	 87 88 89 320 321 343 560 561 562 563
;; live  gen 	 313 314 315 316 556
;; live  kill	
(code_label 181 180 182 20 124 "" [0 uses])
(note 182 181 183 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 183 182 184 20 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 184 183 19 20 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 19 184 20 20 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
(insn 20 19 1469 20 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (const_int 0 [0])) lex.yy.c:830 93 {*movqi_internal}
     (nil))
(insn 1469 20 255 20 (set (reg:QI 556)
        (reg:QI 566)) lex.yy.c:844 -1
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 320 321 343 560 561 562 563

;; basic block 21, loop depth 4, count 0, freq 900, maybe hot
;;  prev block 20, next block 22, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              27 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u141(6){ }u142(7){ }u143(16){ }u144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 313 314 315 316 320 343 560 563
;; lr  def 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  in  	 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; live  gen 	 17 [flags] 91 313 314 315 316 375 376 539 545 546
;; live  kill	
(code_label 255 1469 185 21 130 "" [0 uses])
(note 185 255 186 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 186 185 187 21 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
(debug_insn 187 186 188 21 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(debug_insn 188 187 190 21 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
(insn 190 188 191 21 (set (reg:SI 375 [ D.6785 ])
        (zero_extend:SI (reg:QI 320 [ D.6789 ]))) lex.yy.c:841 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg:QI 320 [ D.6789 ])
        (nil)))
(insn 191 190 1409 21 (set (reg:DI 376 [ D.6785 ])
        (zero_extend:DI (reg:SI 375 [ D.6785 ]))) lex.yy.c:841 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 375 [ D.6785 ])
        (nil)))
(debug_insn 1409 191 192 21 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
            (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) -1
     (nil))
(insn 192 1409 193 21 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 376 [ D.6785 ])
                (symbol_ref:DI ("_ZL5yy_ec") [flags 0x2]  <var_decl 0x7f88bc080b40 yy_ec>)) [0 yy_ec S1 A8])) lex.yy.c:841 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 376 [ D.6785 ])
        (nil)))
(debug_insn 193 192 194 21 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:841 -1
     (nil))
(insn 194 193 1433 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:842 2 {*cmphi_ccno_1}
     (expr_list:REG_DEAD (reg:HI 343 [ D.6786 ])
        (nil)))
(insn 1433 194 1434 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
(insn 1434 1433 1435 21 (set (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (if_then_else:SI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
            (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:844 953 {*movsicc_noc}
     (nil))
(insn 1435 1434 1436 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
(insn 1436 1435 1470 21 (set (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (if_then_else:DI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
            (reg/v/f:DI 88 [ yy_cp ]))) lex.yy.c:844 954 {*movdicc_noc}
     (nil))
(insn 1470 1436 1437 21 (set (reg:QI 545)
        (reg:QI 567)) lex.yy.c:844 -1
     (nil))
(insn 1437 1470 1439 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
(insn 1439 1437 1471 21 (set (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (reg:QI 564))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
(insn 1471 1439 1440 21 (set (reg:QI 546)
        (reg:QI 567)) lex.yy.c:844 -1
     (nil))
(insn 1440 1471 1442 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 343 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:844 2 {*cmphi_ccno_1}
     (nil))
(insn 1442 1440 1389 21 (set (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (if_then_else:QI (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (reg:QI 564))) lex.yy.c:844 955 {*movqicc_noc}
     (nil))
(insn 1389 1442 223 21 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;;  succ:       23 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 321 539 560 561 562 563

;; basic block 22, loop depth 5, count 0, freq 9100, maybe hot
;;  prev block 21, next block 23, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%] 
;;              25 [100.0%]  (FALLTHRU)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u165(6){ }u166(7){ }u167(16){ }u168(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 321 378
;; live  in  	 87 88 89 313 314 315 316 539 560 561 562 563
;; live  gen 	 321 378
;; live  kill	
(code_label 223 1389 201 22 128 "" [1 uses])
(note 201 223 203 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 203 201 204 22 (set (reg:DI 378 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 204 203 205 22 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 378 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 378 [ yy_current_state ])
        (nil)))
;;  succ:       23 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 321 539 560 561 562 563

;; basic block 23, loop depth 5, count 0, freq 10000, maybe hot
;;  prev block 22, next block 24, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       21 [100.0%]  (FALLTHRU)
;;              22 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u172(6){ }u173(7){ }u174(16){ }u175(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 321 539
;; lr  def 	 17 [flags] 380 382 383 384
;; live  in  	 87 88 89 313 314 315 316 321 539 560 561 562 563
;; live  gen 	 17 [flags] 380 382 383 384
;; live  kill	 17 [flags]
(code_label 205 204 206 23 126 "" [0 uses])
(note 206 205 207 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 207 206 208 23 (var_location:QI yy_c (debug_expr:QI D#23)) -1
     (nil))
(debug_insn 208 207 210 23 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) -1
     (nil))
(insn 210 208 212 23 (set (reg:SI 380 [ D.6777 ])
        (zero_extend:SI (reg:HI 321 [ D.6787 ]))) lex.yy.c:847 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 321 [ D.6787 ])
        (nil)))
(insn 212 210 213 23 (parallel [
            (set (reg:SI 382 [ D.6777 ])
                (plus:SI (reg:SI 380 [ D.6777 ])
                    (reg:SI 539 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:847 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 380 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 213 212 214 23 (set (reg:DI 383 [ D.6777 ])
        (sign_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:847 142 {*extendsidi2_rex64}
     (nil))
(insn 214 213 215 23 (set (reg:SI 384 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 383 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:847 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 383 [ D.6777 ])
        (nil)))
(insn 215 214 216 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (reg:SI 384 [ D.6777 ]))) lex.yy.c:847 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 384 [ D.6777 ])
        (nil)))
(jump_insn 216 215 217 23 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 234)
            (pc))) lex.yy.c:847 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 234)
;;  succ:       26 [9.0%]  (LOOP_EXIT)
;;              24 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 382 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 382 539 560 561 562 563

;; basic block 24, loop depth 5, count 0, freq 9100, maybe hot
;;  prev block 23, next block 25, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [91.0%]  (FALLTHRU)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u188(6){ }u189(7){ }u190(16){ }u191(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 87 118 386
;; live  in  	 87 88 89 313 314 315 316 539 560 561 562 563
;; live  gen 	 17 [flags] 87 118 386
;; live  kill	
(note 217 216 219 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 219 217 220 24 (set (reg:DI 386 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:849 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 87 [ yy_current_state ])
        (nil)))
(insn 220 219 221 24 (set (reg:HI 118 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 386 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:849 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 386 [ yy_current_state ])
        (nil)))
(insn 221 220 222 24 (set (reg/v:SI 87 [ yy_current_state ])
        (sign_extend:SI (reg:HI 118 [ D.6786 ]))) lex.yy.c:849 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 118 [ D.6786 ])
        (nil)))
(debug_insn 222 221 224 24 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:849 -1
     (nil))
(insn 224 222 225 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:850 7 {*cmpsi_1}
     (nil))
(jump_insn 225 224 226 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 223)
            (pc))) lex.yy.c:850 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 223)
;;  succ:       25 [50.0%]  (FALLTHRU)
;;              22 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 539 560 561 562 563

;; basic block 25, loop depth 5, count 0, freq 4550, maybe hot
;;  prev block 24, next block 26, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u199(6){ }u200(7){ }u201(16){ }u202(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 539
;; lr  def 	 91 388 539
;; live  in  	 87 88 89 313 314 315 316 539 560 561 562 563
;; live  gen 	 91 388 539
;; live  kill	
(note 226 225 229 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 229 226 1408 25 (set (reg:DI 388 [ D.6785 ])
        (zero_extend:DI (reg:SI 539 [ D.6777 ]))) lex.yy.c:851 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 539 [ D.6777 ])
        (nil)))
(debug_insn 1408 229 230 25 (var_location:QI D#23 (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
            (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) -1
     (nil))
(insn 230 1408 231 25 (set (reg/v:QI 91 [ yy_c ])
        (mem/u/j:QI (plus:DI (reg:DI 388 [ D.6785 ])
                (symbol_ref:DI ("_ZL7yy_meta") [flags 0x2]  <var_decl 0x7f88bc080cf0 yy_meta>)) [0 yy_meta S1 A8])) lex.yy.c:851 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:DI 388 [ D.6785 ])
        (nil)))
(debug_insn 231 230 1390 25 (var_location:QI yy_c (debug_expr:QI D#23)) lex.yy.c:851 -1
     (nil))
(insn 1390 231 234 25 (set (reg:SI 539 [ D.6777 ])
        (zero_extend:SI (reg/v:QI 91 [ yy_c ]))) 138 {*zero_extendqisi2}
     (expr_list:REG_DEAD (reg/v:QI 91 [ yy_c ])
        (nil)))
;;  succ:       22 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 539 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 539 560 561 562 563

;; basic block 26, loop depth 4, count 0, freq 900, maybe hot
;;  prev block 25, next block 27, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       23 [9.0%]  (LOOP_EXIT)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u208(6){ }u209(7){ }u210(16){ }u211(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 382 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 382
;; lr  def 	 17 [flags] 87 88 321 393 538
;; live  in  	 88 89 313 314 315 316 382 560 561 562 563
;; live  gen 	 17 [flags] 87 88 321 393 538
;; live  kill	 17 [flags]
(code_label 234 1390 235 26 127 "" [1 uses])
(note 235 234 240 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 240 235 241 26 (set (reg:DI 393 [ D.6785 ])
        (zero_extend:DI (reg:SI 382 [ D.6777 ]))) lex.yy.c:853 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 382 [ D.6777 ])
        (nil)))
(insn 241 240 242 26 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 393 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:853 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 393 [ D.6785 ])
        (nil)))
(debug_insn 242 241 243 26 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:853 -1
     (nil))
(insn 243 242 244 26 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:854 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 244 243 246 26 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:854 -1
     (nil))
(insn 246 244 247 26 (set (reg:DI 538 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 87 [ yy_current_state ]))) lex.yy.c:856 142 {*extendsidi2_rex64}
     (nil))
(insn 247 246 248 26 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:856 92 {*movhi_internal}
     (nil))
(insn 248 247 249 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 321 [ D.6787 ])
            (const_int 190 [0xbe]))) lex.yy.c:856 6 {*cmphi_1}
     (nil))
(jump_insn 249 248 250 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) lex.yy.c:856 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 258)
;;  succ:       28 [9.0%]  (LOOP_EXIT)
;;              27 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 321 538 560 561 562 563

;; basic block 27, loop depth 4, count 0, freq 819, maybe hot
;;  prev block 26, next block 28, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [91.0%]  (FALLTHRU)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u226(6){ }u227(7){ }u228(16){ }u229(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 321 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 538
;; lr  def 	 320 343
;; live  in  	 87 88 89 313 314 315 316 321 538 560 561 562 563
;; live  gen 	 320 343
;; live  kill	
(note 250 249 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 251 250 254 27 (set (reg:QI 320 [ D.6789 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 MEM[base: yy_cp_82, offset: 0B]+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 254 251 258 27 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
;;  succ:       21 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 313 314 315 316 320 321 343 560 561 562 563
;; live  out 	 87 88 89 313 314 315 316 320 321 343 560 561 562 563

;; basic block 28, loop depth 3, count 0, freq 81, maybe hot
;;  prev block 27, next block 29, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       26 [9.0%]  (LOOP_EXIT)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u234(6){ }u235(7){ }u236(16){ }u237(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 315 316 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 315
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 315 316 538 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 258 254 259 28 129 "" [1 uses])
(note 259 258 260 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 260 259 261 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 315 [ yy_last_accepting_cpos_lsm.192 ])
        (nil)))
(jump_insn 261 260 262 28 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 264)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 264)
;;  succ:       30 [100.0%] 
;;              29 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 560 561 562 563
;; live  out 	 88 89 313 314 316 538 560 561 562 563

;; basic block 29, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 28, next block 30, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       28 (FALLTHRU)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u240(6){ }u241(7){ }u242(16){ }u243(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 316 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 316
;; lr  def 	
;; live  in  	 88 89 313 314 316 538 560 561 562 563
;; live  gen 	
;; live  kill	
(note 262 261 263 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 264 29 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 316 [ yy_last_accepting_cpos_lsm.191 ])
        (nil)))
;;  succ:       30 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 560 561 562 563
;; live  out 	 88 89 313 314 538 560 561 562 563

;; basic block 30, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 29, next block 31, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       29 [100.0%]  (FALLTHRU)
;;              28 [100.0%] 
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u245(6){ }u246(7){ }u247(16){ }u248(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 313 314 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 313
;; lr  def 	 17 [flags]
;; live  in  	 88 89 313 314 538 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 264 263 265 30 131 "" [1 uses])
(note 265 264 266 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
            (const_int 0 [0]))) 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 313 [ yy_last_accepting_state_lsm.194 ])
        (nil)))
(jump_insn 267 266 268 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 270)
            (pc))) 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 270)
;;  succ:       32 [100.0%] 
;;              31 (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 560 561 562 563
;; live  out 	 88 89 314 538 560 561 562 563

;; basic block 31, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 30, next block 32, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       30 (FALLTHRU)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u251(6){ }u252(7){ }u253(16){ }u254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 314 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 314
;; lr  def 	
;; live  in  	 88 89 314 538 560 561 562 563
;; live  gen 	
;; live  kill	
(note 268 267 269 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 269 268 270 31 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 314 [ yy_last_accepting_state_lsm.193 ])
        (nil)))
;;  succ:       32 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 560 561 562 563
;; live  out 	 88 89 538 560 561 562 563

;; basic block 32, loop depth 3, count 0, freq 81, maybe hot
;;  prev block 31, next block 33, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       31 [100.0%]  (FALLTHRU)
;;              30 [100.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u256(6){ }u257(7){ }u258(16){ }u259(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 538 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 538 562
;; lr  def 	 186 555
;; live  in  	 88 89 538 560 561 562 563
;; live  gen 	 186 555
;; live  kill	
(code_label 270 269 271 32 132 "" [1 uses])
(note 271 270 274 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 274 271 1457 32 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 538 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 538 [ yy_current_state ])
        (nil)))
(insn 1457 274 390 32 (set (reg:DI 555)
        (reg:DI 562)) 89 {*movdi_internal}
     (nil))
;;  succ:       34 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563

;; basic block 33, loop depth 4, count 0, freq 2, maybe hot
;;  prev block 32, next block 34, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [98.0%] 
;;              48 [100.0%]  (FALLTHRU)
;;              156 [100.0%]  (FALLTHRU)
;;              163 [100.0%]  (FALLTHRU)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u263(6){ }u264(7){ }u265(16){ }u266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 186 560 561 562 563
;; live  gen 	
;; live  kill	
(code_label 390 1457 277 33 187 "" [1 uses])
(note 277 390 278 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;  succ:       34 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563

;; basic block 34, loop depth 4, count 0, freq 83, maybe hot
;;  prev block 33, next block 35, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       32 [100.0%]  (FALLTHRU)
;;              33 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u267(6){ }u268(7){ }u269(16){ }u270(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 186
;; lr  def 	 17 [flags] 90
;; live  in  	 88 89 186 560 561 562 563
;; live  gen 	 17 [flags] 90
;; live  kill	
(code_label 278 277 279 34 133 "" [0 uses])
(note 279 278 280 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 280 279 281 34 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) -1
     (nil))
(debug_insn 281 280 282 34 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(debug_insn 282 281 283 34 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) -1
     (nil))
(insn 283 282 284 34 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (reg:HI 186 [ D.6786 ]))) lex.yy.c:859 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 186 [ D.6786 ])
        (nil)))
(debug_insn 284 283 285 34 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:859 -1
     (nil))
(insn 285 284 286 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 0 [0]))) lex.yy.c:860 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 286 285 287 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 296)
            (pc))) lex.yy.c:860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 296)
;;  succ:       35 [50.0%]  (FALLTHRU)
;;              36 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563

;; basic block 35, loop depth 4, count 0, freq 42, maybe hot
;;  prev block 34, next block 36, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [50.0%]  (FALLTHRU)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u277(6){ }u278(7){ }u279(16){ }u280(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 88 90 401 402
;; live  in  	 89 560 561 562 563
;; live  gen 	 88 90 401 402
;; live  kill	
(note 287 286 288 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 288 287 289 35 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:862 89 {*movdi_internal}
     (nil))
(debug_insn 289 288 290 35 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:862 -1
     (nil))
(debug_insn 290 289 292 35 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:863 -1
     (nil))
(insn 292 290 293 35 (set (reg:SI 402 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:864 90 {*movsi_internal}
     (nil))
(insn 293 292 294 35 (set (reg:DI 401 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 402 [ yy_last_accepting_state ]))) lex.yy.c:864 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 402 [ yy_last_accepting_state ])
        (nil)))
(insn 294 293 295 35 (set (reg/v:SI 90 [ yy_act ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 401 [ yy_last_accepting_state ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16]))) lex.yy.c:864 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 401 [ yy_last_accepting_state ])
        (nil)))
(debug_insn 295 294 296 35 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:864 -1
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563

;; basic block 36, loop depth 4, count 0, freq 83, maybe hot
;;  prev block 35, next block 37, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       34 [50.0%] 
;;              35 [100.0%]  (FALLTHRU)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u286(6){ }u287(7){ }u288(16){ }u289(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90
;; lr  def 	 17 [flags] 403 404
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags] 403 404
;; live  kill	 17 [flags]
(code_label 296 295 297 36 134 "" [1 uses])
(note 297 296 298 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 298 297 299 36 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
(debug_insn 299 298 300 36 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) -1
     (nil))
(insn 300 299 302 36 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
(insn 302 300 303 36 (parallel [
            (set (reg:DI 403)
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (reg/v/f:DI 89 [ yy_cp ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:867 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 303 302 304 36 (set (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])
        (reg:DI 403)) lex.yy.c:867 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 403)
        (nil)))
(insn 304 303 305 36 (set (reg:QI 404 [ *yy_cp_6 ])
        (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
(insn 305 304 306 36 (set (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])
        (reg:QI 404 [ *yy_cp_6 ])) lex.yy.c:867 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 404 [ *yy_cp_6 ])
        (nil)))
(insn 306 305 307 36 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:867 93 {*movqi_internal}
     (nil))
(insn 307 306 308 36 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:867 89 {*movdi_internal}
     (nil))
(insn 308 307 309 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 90 [ yy_act ])
            (const_int 46 [0x2e]))) lex.yy.c:869 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 310 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 320)
;;  succ:       37 [72.0%]  (FALLTHRU)
;;              39 [28.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563

;; basic block 37, loop depth 4, count 0, freq 60, maybe hot
;;  prev block 36, next block 38, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       36 [72.0%]  (FALLTHRU)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u303(6){ }u304(7){ }u305(16){ }u306(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags] 406
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags] 406
;; live  kill	
(note 310 309 312 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 312 310 313 37 (set (reg:DI 406 [ yy_act ])
        (sign_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:869 142 {*extendsidi2_rex64}
     (nil))
(insn 313 312 314 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/u:SI (plus:DI (mult:DI (reg:DI 406 [ yy_act ])
                        (const_int 4 [0x4]))
                    (symbol_ref:DI ("_ZL21yy_rule_can_match_eol") [flags 0x2]  <var_decl 0x7f88bc080750 yy_rule_can_match_eol>)) [2 yy_rule_can_match_eol S4 A32])
            (const_int 0 [0]))) lex.yy.c:869 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 406 [ yy_act ])
        (nil)))
(jump_insn 314 313 315 37 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:869 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 320)
;;  succ:       38 [50.0%]  (FALLTHRU)
;;              39 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563

;; basic block 38, loop depth 4, count 0, freq 30, maybe hot
;;  prev block 37, next block 39, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [50.0%]  (FALLTHRU)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u311(6){ }u312(7){ }u313(16){ }u314(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 307 311 327
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags] 307 311 327
;; live  kill	 17 [flags]
(note 315 314 316 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 316 315 317 38 (var_location:DI yyl (const_int 0 [0])) -1
     (nil))
(insn 317 316 326 38 (set (reg:DI 307 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:872 89 {*movdi_internal}
     (nil))
(insn 326 317 328 38 (set (reg:DI 311 [ ivtmp.210 ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 328 326 318 38 (parallel [
            (set (reg:DI 327 [ D.6796 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (reg:DI 307 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 307 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 318 328 319 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 307 [ D.6781 ])
            (const_int 0 [0]))) lex.yy.c:872 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 319 318 320 38 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 343)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 343)
;;  succ:       39 [9.0%]  (FALLTHRU)
;;              40 [91.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563

;; basic block 39, loop depth 4, count 0, freq 83, maybe hot
;;  prev block 38, next block 40, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       37 [50.0%] 
;;              42 [9.0%]  (LOOP_EXIT)
;;              36 [28.0%] 
;;              38 [9.0%]  (FALLTHRU)
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u317(6){ }u318(7){ }u319(16){ }u320(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 562
;; lr  def 	 554
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 554
;; live  kill	
(code_label 320 319 321 39 135 "" [3 uses])
(note 321 320 1451 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 1451 321 343 39 (set (reg:DI 554)
        (reg:DI 562)) 89 {*movdi_internal}
     (nil))
;;  succ:       44 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563

;; basic block 40, loop depth 4, count 0, freq 27, maybe hot
;;  prev block 39, next block 172, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       38 [91.0%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u328(6){ }u329(7){ }u330(16){ }u331(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	
;; live  kill	
(code_label 343 1451 329 40 139 "" [1 uses])
(note 329 343 1443 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
;;  succ:       172 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563

;; basic block 172, loop depth 5, count 0, freq 303, maybe hot
;;  prev block 40, next block 41, flags: (NEW, RTL, MODIFIED)
;;  pred:       40 [100.0%]  (FALLTHRU)
;;              43 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 172 artificial_defs: { }
;; bb 172 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(note 1443 329 330 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
(debug_insn 330 1443 331 172 (var_location:DI yyl (minus:DI (reg:DI 311 [ ivtmp.210 ])
        (debug_expr:DI D#21))) -1
     (nil))
(insn 331 330 332 172 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (reg:DI 311 [ ivtmp.210 ]) [0 MEM[base: _324, offset: 0B]+0 S1 A8])
            (const_int 10 [0xa]))) lex.yy.c:873 5 {*cmpqi_1}
     (nil))
(jump_insn 332 331 333 172 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 335)
            (pc))) lex.yy.c:873 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 335)
;;  succ:       41 [28.0%]  (FALLTHRU)
;;              42 [72.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563

;; basic block 41, loop depth 5, count 0, freq 85, maybe hot
;;  prev block 172, next block 42, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       172 [28.0%]  (FALLTHRU)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u335(6){ }u336(7){ }u337(16){ }u338(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	
;; live  kill	 17 [flags]
(note 333 332 334 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 334 333 335 41 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:875 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;  succ:       42 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563

;; basic block 42, loop depth 5, count 0, freq 303, maybe hot
;;  prev block 41, next block 43, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       172 [72.0%] 
;;              41 [100.0%]  (FALLTHRU)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u339(6){ }u340(7){ }u341(16){ }u342(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 311 327
;; lr  def 	 17 [flags] 311
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	 17 [flags] 311
;; live  kill	 17 [flags]
(code_label 335 334 336 42 138 "" [1 uses])
(note 336 335 337 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 337 336 339 42 (var_location:DI D#19 (plus:DI (minus:DI (reg:DI 311 [ ivtmp.210 ])
            (debug_expr:DI D#21))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 339 337 340 42 (var_location:DI yyl (debug_expr:DI D#19)) -1
     (nil))
(insn 340 339 341 42 (parallel [
            (set (reg:DI 311 [ ivtmp.210 ])
                (plus:DI (reg:DI 311 [ ivtmp.210 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 341 340 342 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 311 [ ivtmp.210 ])
            (reg:DI 327 [ D.6796 ]))) lex.yy.c:872 8 {*cmpdi_1}
     (nil))
(jump_insn 342 341 346 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) lex.yy.c:872 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 320)
;;  succ:       39 [9.0%]  (LOOP_EXIT)
;;              43 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563

;; basic block 43, loop depth 5, count 0, freq 276, maybe hot
;;  prev block 42, next block 44, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       42 [91.0%]  (FALLTHRU)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u348(6){ }u349(7){ }u350(16){ }u351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 90 311 327 560 561 562 563
;; live  gen 	
;; live  kill	
(note 346 342 347 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;;  succ:       172 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 311 327 560 561 562 563
;; live  out 	 88 89 90 311 327 560 561 562 563

;; basic block 44, loop depth 5, count 0, freq 84, maybe hot
;;  prev block 43, next block 45, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       39 [100.0%]  (FALLTHRU)
;;              154 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u352(6){ }u353(7){ }u354(16){ }u355(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 17 [flags]
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 347 346 348 44 137 "" [0 uses])
(note 348 347 349 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 349 348 350 44 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) -1
     (nil))
(insn 350 349 351 44 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 90 [ yy_act ])
            (const_int 49 [0x31]))) lex.yy.c:881 7 {*cmpsi_1}
     (nil))
(jump_insn 351 350 1350 44 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1218)
            (pc))) lex.yy.c:881 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 222 (nil)))
 -> 1218)
;;  succ:       157 [2.2%]  (LOOP_EXIT)
;;              45 [97.8%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563

;; basic block 45, loop depth 5, count 0, freq 82, maybe hot
;;  prev block 44, next block 46, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [97.8%]  (FALLTHRU)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u359(6){ }u360(7){ }u361(16){ }u362(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 90
;; lr  def 	 407 409
;; live  in  	 88 89 90 560 561 562 563
;; live  gen 	 407 409
;; live  kill	
(note 1350 351 352 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 352 1350 354 45 (set (reg:DI 407 [ yy_act ])
        (zero_extend:DI (reg/v:SI 90 [ yy_act ]))) lex.yy.c:881 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg/v:SI 90 [ yy_act ])
        (nil)))
(insn 354 352 355 45 (set (reg:DI 409)
        (mem/u/c:DI (plus:DI (ashift:DI (reg:DI 407 [ yy_act ])
                    (const_int 3 [0x3]))
                (label_ref:DI 357)) [0  S8 A8])) lex.yy.c:881 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 407 [ yy_act ])
        (insn_list:REG_LABEL_OPERAND 357 (nil))))
(jump_insn 355 354 360 45 (parallel [
            (set (pc)
                (reg:DI 409))
            (use (label_ref 357))
        ]) lex.yy.c:881 658 {*tablejump_1}
     (expr_list:REG_DEAD (reg:DI 409)
        (nil))
 -> 357)
;;  succ:       94 [2.3%]  (LOOP_EXIT)
;;              48 [2.3%]  (LOOP_EXIT)
;;              49 [2.3%]  (LOOP_EXIT)
;;              47 [2.3%]  (LOOP_EXIT)
;;              54 [2.3%]  (LOOP_EXIT)
;;              50 [2.3%]  (LOOP_EXIT)
;;              51 [2.3%]  (LOOP_EXIT)
;;              52 [2.3%]  (LOOP_EXIT)
;;              97 [2.3%] 
;;              53 [2.3%]  (LOOP_EXIT)
;;              96 [2.3%]  (LOOP_EXIT)
;;              95 [2.3%]  (LOOP_EXIT)
;;              56 [2.3%]  (LOOP_EXIT)
;;              59 [2.3%]  (LOOP_EXIT)
;;              64 [2.3%]  (LOOP_EXIT)
;;              66 [2.3%]  (LOOP_EXIT)
;;              68 [2.3%]  (LOOP_EXIT)
;;              69 [2.3%]  (LOOP_EXIT)
;;              70 [2.3%]  (LOOP_EXIT)
;;              158 [2.3%]  (LOOP_EXIT)
;;              159 [2.3%]  (LOOP_EXIT)
;;              46 [2.3%]  (LOOP_EXIT)
;;              72 [2.3%]  (LOOP_EXIT)
;;              73 [2.3%]  (LOOP_EXIT)
;;              74 [2.3%]  (LOOP_EXIT)
;;              75 [2.3%]  (LOOP_EXIT)
;;              76 [2.3%]  (LOOP_EXIT)
;;              77 [2.3%]  (LOOP_EXIT)
;;              78 [2.3%]  (LOOP_EXIT)
;;              79 [2.3%]  (LOOP_EXIT)
;;              80 [2.3%]  (LOOP_EXIT)
;;              81 [2.3%]  (LOOP_EXIT)
;;              82 [2.3%]  (LOOP_EXIT)
;;              83 [2.3%]  (LOOP_EXIT)
;;              84 [2.3%]  (LOOP_EXIT)
;;              85 [2.3%]  (LOOP_EXIT)
;;              86 [2.3%]  (LOOP_EXIT)
;;              87 [2.3%]  (LOOP_EXIT)
;;              88 [2.3%]  (LOOP_EXIT)
;;              89 [2.3%]  (LOOP_EXIT)
;;              90 [2.3%]  (LOOP_EXIT)
;;              91 [2.3%]  (LOOP_EXIT)
;;              92 [2.3%]  (LOOP_EXIT)
;;              93 [2.3%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 560 561 562 563
;; live  out 	 88 89 560 561 562 563

;; basic block 46, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 45, next block 47, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u367(6){ }u368(7){ }u369(16){ }u370(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 360 355 361 46 158 "" [1 uses])
(note 361 360 44 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 44 361 364 46 (set (reg:SI 92 [ D.6777 ])
        (const_int 278 [0x116])) mycc.l:77 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 47, loop depth 2, count 0, freq 2, maybe hot
;;  prev block 46, next block 48, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u371(6){ }u372(7){ }u373(16){ }u374(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87 88 320 321 342 343 411
;; live  in  	 560 561 562 563
;; live  gen 	 87 88 320 321 342 343 411
;; live  kill	
(code_label 364 44 365 47 144 "" [5 uses])
(note 365 364 366 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 366 365 367 47 (set (reg:QI 320 [ D.6789 ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) 93 {*movqi_internal}
     (nil))
(insn 367 366 369 47 (set (reg:SI 342 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 369 367 370 47 (set (reg:DI 411 [ D.6777 ])
        (sign_extend:DI (reg:SI 342 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 370 369 373 47 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 373 370 374 47 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 411 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 411 [ D.6777 ])
        (nil)))
(insn 374 373 375 47 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 375 374 379 47 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 342 [ D.6777 ])) 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 342 [ D.6777 ])
        (nil)))
;;  succ:       18 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 320 321 343 560 561 562 563
;; live  out 	 87 88 320 321 343 560 561 562 563

;; basic block 48, loop depth 4, count 0, freq 2, maybe hot
;;  prev block 47, next block 49, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u382(6){ }u383(7){ }u384(16){ }u385(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 88 186 414 416 417
;; live  in  	 88 89 560 561 562 563
;; live  gen 	 88 186 414 416 417
;; live  kill	
(code_label 379 375 380 48 141 "" [1 uses])
(note 380 379 381 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 381 380 382 48 (set (reg:QI 414 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:885 93 {*movqi_internal}
     (nil))
(insn 382 381 383 48 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 414 [ yy_hold_char ])) lex.yy.c:885 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 414 [ yy_hold_char ])
        (expr_list:REG_DEAD (reg/v/f:DI 88 [ yy_cp ])
            (nil))))
(insn 383 382 384 48 (set (reg/v/f:DI 88 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])) lex.yy.c:886 89 {*movdi_internal}
     (nil))
(debug_insn 384 383 385 48 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:886 -1
     (nil))
(debug_insn 385 384 387 48 (var_location:SI yy_current_state (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) lex.yy.c:887 -1
     (nil))
(insn 387 385 388 48 (set (reg:SI 417 [ yy_last_accepting_state ])
        (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 388 387 389 48 (set (reg:DI 416 [ yy_last_accepting_state ])
        (sign_extend:DI (reg:SI 417 [ yy_last_accepting_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 417 [ yy_last_accepting_state ])
        (nil)))
(insn 389 388 393 48 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 416 [ yy_last_accepting_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 416 [ yy_last_accepting_state ])
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563

;; basic block 49, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 48, next block 50, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u392(6){ }u393(7){ }u394(16){ }u395(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	
;; live  gen 	 321 341 343
;; live  kill	
(code_label 393 389 394 49 143 "" [1 uses])
(note 394 393 395 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 395 394 4 49 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 5 [0x5])) mycc.l:43 90 {*movsi_internal}
     (nil))
(insn 4 395 5 49 (set (reg:HI 321 [ D.6787 ])
        (const_int 40 [0x28])) mycc.l:44 92 {*movhi_internal}
     (nil))
(insn 5 4 6 49 (set (reg:HI 343 [ D.6786 ])
        (const_int 2 [0x2])) mycc.l:44 92 {*movhi_internal}
     (nil))
(insn 6 5 399 49 (set (reg:SI 341 [ D.6777 ])
        (const_int 5 [0x5])) mycc.l:44 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 50, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 49, next block 51, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u396(6){ }u397(7){ }u398(16){ }u399(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 321 341 343 419
;; live  in  	
;; live  gen 	 321 341 343 419
;; live  kill	 17 [flags]
(code_label 399 6 400 50 145 "" [1 uses])
(note 400 399 401 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 401 400 402 50 (parallel [
            (set (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8line_num") [flags 0x2]  <var_decl 0x7f88bc119b40 line_num>) [2 line_num+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:46 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 402 401 404 50 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 404 402 405 50 (set (reg:DI 419 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 405 404 408 50 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 408 405 411 50 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 419 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 419 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 51, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 50, next block 52, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u406(6){ }u407(7){ }u408(16){ }u409(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	
;; live  gen 	 321 341 343
;; live  kill	
(code_label 411 408 412 51 146 "" [1 uses])
(note 412 411 413 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 7 51 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:47 90 {*movsi_internal}
     (nil))
(insn 7 413 8 51 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
(insn 8 7 9 51 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:48 92 {*movhi_internal}
     (nil))
(insn 9 8 416 51 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:48 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 52, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 51, next block 53, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u410(6){ }u411(7){ }u412(16){ }u413(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 321 341 343
;; live  in  	
;; live  gen 	 321 341 343
;; live  kill	
(code_label 416 9 417 52 147 "" [1 uses])
(note 417 416 418 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 418 417 10 52 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 3 [0x3])) mycc.l:49 90 {*movsi_internal}
     (nil))
(insn 10 418 11 52 (set (reg:HI 321 [ D.6787 ])
        (const_int 37 [0x25])) mycc.l:50 92 {*movhi_internal}
     (nil))
(insn 11 10 12 52 (set (reg:HI 343 [ D.6786 ])
        (const_int 7 [0x7])) mycc.l:50 92 {*movhi_internal}
     (nil))
(insn 12 11 421 52 (set (reg:SI 341 [ D.6777 ])
        (const_int 3 [0x3])) mycc.l:50 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 53, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 52, next block 54, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u414(6){ }u415(7){ }u416(16){ }u417(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 136 137 321 341 343
;; live  in  	
;; live  gen 	 0 [ax] 4 [si] 5 [di] 136 137 321 341 343
;; live  kill	
(code_label 421 12 422 53 148 "" [1 uses])
(note 422 421 423 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 53 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7f88bbbf2750 *.LC14>)) mycc.l:52 89 {*movdi_internal}
     (nil))
(insn 424 423 425 53 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:52 89 {*movdi_internal}
     (nil))
(call_insn 425 424 426 53 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>) [0 fopen S1 A8])
            (const_int 0 [0]))) mycc.l:52 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x7f88bbf7aca8 fopen>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 426 425 427 53 (set (reg/f:DI 136 [ D.6778 ])
        (reg:DI 0 ax)) mycc.l:52 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 427 426 428 53 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/f:DI 136 [ D.6778 ])) mycc.l:52 89 {*movdi_internal}
     (nil))
(insn 428 427 429 53 (set (reg:SI 4 si)
        (const_int 16384 [0x4000])) mycc.l:53 90 {*movsi_internal}
     (nil))
(insn 429 428 430 53 (set (reg:DI 5 di)
        (reg/f:DI 136 [ D.6778 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 136 [ D.6778 ])
        (nil)))
(call_insn 430 429 431 53 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>) [0 yy_create_buffer S1 A8])
            (const_int 0 [0]))) mycc.l:53 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_create_bufferP8_IO_FILEi") [flags 0x3]  <function_decl 0x7f88bc07c360 yy_create_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 431 430 432 53 (set (reg/f:DI 137 [ D.6782 ])
        (reg:DI 0 ax)) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 432 431 433 53 (set (reg:DI 5 di)
        (reg/f:DI 137 [ D.6782 ])) mycc.l:53 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 137 [ D.6782 ])
        (nil)))
(call_insn 433 432 434 53 (call (mem:QI (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>) [0 yypush_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:53 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z19yypush_buffer_stateP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c5e8 yypush_buffer_state>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 434 433 13 53 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 1 [0x1])) mycc.l:54 90 {*movsi_internal}
     (nil))
(insn 13 434 14 53 (set (reg:HI 321 [ D.6787 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
(insn 14 13 15 53 (set (reg:HI 343 [ D.6786 ])
        (const_int 0 [0])) mycc.l:56 92 {*movhi_internal}
     (nil))
(insn 15 14 437 53 (set (reg:SI 341 [ D.6777 ])
        (const_int 1 [0x1])) mycc.l:56 90 {*movsi_internal}
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 54, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 53, next block 55, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u431(6){ }u432(7){ }u433(16){ }u434(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 168
;; live  in  	
;; live  gen 	 17 [flags] 168
;; live  kill	
(code_label 437 15 438 54 185 "" [3 uses])
(note 438 437 439 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(call_insn 439 438 440 54 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) mycc.l:58 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 440 439 441 54 (set (reg/f:DI 168 [ D.6780 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
(insn 441 440 442 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 168 [ D.6780 ])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 442 441 443 54 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1334)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1334)
;;  succ:       160 [2.0%]  (LOOP_EXIT)
;;              55 [98.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; live  out 	 168

;; basic block 55, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 54, next block 56, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [98.0%]  (FALLTHRU)
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u438(6){ }u439(7){ }u440(16){ }u441(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 168
;; lr  def 	 17 [flags] 422
;; live  in  	 168
;; live  gen 	 17 [flags] 422
;; live  kill	
(note 443 442 444 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 444 443 445 55 (set (reg:DI 422 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) mycc.l:60 89 {*movdi_internal}
     (nil))
(insn 445 444 446 55 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:DI (plus:DI (mult:DI (reg:DI 422 [ yy_buffer_stack_top ])
                        (const_int 8 [0x8]))
                    (reg/f:DI 168 [ D.6780 ])) [1 *_224+0 S8 A64])
            (const_int 0 [0]))) mycc.l:60 4 {*cmpdi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 422 [ yy_buffer_stack_top ])
        (expr_list:REG_DEAD (reg/f:DI 168 [ D.6780 ])
            (nil))))
(jump_insn 446 445 451 55 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1338)
            (pc))) mycc.l:60 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 200 (nil)))
 -> 1338)
;;  succ:       161 [2.0%]  (LOOP_EXIT)
;;              15 [98.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	

;; basic block 56, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 55, next block 57, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u445(6){ }u446(7){ }u447(16){ }u448(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 198
;; live  kill	
(code_label 451 446 452 56 149 "" [1 uses])
(note 452 451 453 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 453 452 454 56 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:109 89 {*movdi_internal}
     (nil))
(call_insn 454 453 455 56 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6lookupPKc") [flags 0x41]  <function_decl 0x7f88bc12e798 lookup>) [0 lookup S1 A8])
            (const_int 0 [0]))) mycc.l:109 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z6lookupPKc") [flags 0x41]  <function_decl 0x7f88bc12e798 lookup>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 455 454 456 56 (set (reg/f:DI 198 [ D.6792 ])
        (reg:DI 0 ax)) mycc.l:109 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 456 455 457 56 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.sym+0 S8 A64])
        (reg/f:DI 198 [ D.6792 ])) mycc.l:109 89 {*movdi_internal}
     (nil))
(insn 457 456 458 56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 198 [ D.6792 ])
            (const_int 0 [0]))) mycc.l:111 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 458 457 459 56 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 469)
            (pc))) mycc.l:111 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 8987 (nil)))
 -> 469)
;;  succ:       57 [10.1%]  (FALLTHRU)
;;              58 [89.9%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

;; basic block 57, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 56, next block 58, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [10.1%]  (FALLTHRU)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u455(6){ }u456(7){ }u457(16){ }u458(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 198 200 423
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 198 200 423
;; live  kill	 17 [flags]
(note 459 458 460 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 460 459 461 57 (set (reg:SI 4 si)
        (const_int 258 [0x102])) mycc.l:113 90 {*movsi_internal}
     (nil))
(insn 461 460 462 57 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:113 89 {*movdi_internal}
     (nil))
(call_insn 462 461 463 57 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z6insertPKci") [flags 0x41]  <function_decl 0x7f88bc12e870 insert>) [0 insert S1 A8])
            (const_int 0 [0]))) mycc.l:113 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:SI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z6insertPKci") [flags 0x41]  <function_decl 0x7f88bc12e870 insert>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (nil))))
(insn 463 462 464 57 (set (reg/f:DI 198 [ D.6792 ])
        (reg:DI 0 ax)) mycc.l:113 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 464 463 465 57 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.sym+0 S8 A64])
        (reg/f:DI 198 [ D.6792 ])) mycc.l:113 89 {*movdi_internal}
     (nil))
(insn 465 464 466 57 (set (reg:SI 200 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8localvar") [flags 0x2]  <var_decl 0x7f88bc119ab0 localvar>) [2 localvar+0 S4 A32])) mycc.l:114 90 {*movsi_internal}
     (nil))
(insn 466 465 467 57 (parallel [
            (set (reg:SI 423)
                (plus:SI (reg:SI 200 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:114 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 467 466 468 57 (set (mem/c:SI (symbol_ref:DI ("_ZL8localvar") [flags 0x2]  <var_decl 0x7f88bc119ab0 localvar>) [2 localvar+0 S4 A32])
        (reg:SI 423)) mycc.l:114 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 423)
        (nil)))
(insn 468 467 469 57 (set (mem:SI (plus:DI (reg/f:DI 198 [ D.6792 ])
                (const_int 12 [0xc])) [2 _284->localvar+0 S4 A32])
        (reg:SI 200 [ D.6777 ])) mycc.l:114 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 200 [ D.6777 ])
        (nil)))
;;  succ:       58 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198

;; basic block 58, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 57, next block 59, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       56 [89.9%] 
;;              57 [100.0%]  (FALLTHRU)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u468(6){ }u469(7){ }u470(16){ }u471(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 198
;; live  gen 	 92
;; live  kill	
(code_label 469 468 470 58 190 "" [1 uses])
(note 470 469 471 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 471 470 474 58 (set (reg:SI 92 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 198 [ D.6792 ])
                (const_int 8 [0x8])) [2 _991->token+0 S4 A64])) mycc.l:117 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 198 [ D.6792 ])
        (nil)))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 59, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 58, next block 60, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u473(6){ }u474(7){ }u475(16){ }u476(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 202
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 202
;; live  kill	
(code_label 474 471 475 59 150 "" [1 uses])
(note 475 474 476 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 476 475 477 59 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 477 476 478 59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7f88bbbf27e0 *.LC15>)) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 478 477 479 59 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:137 89 {*movdi_internal}
     (nil))
(insn 479 478 480 59 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:137 93 {*movqi_internal}
     (nil))
(call_insn 480 479 482 59 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:137 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 482 480 483 59 (set (reg:SI 202 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:139 90 {*movsi_internal}
     (nil))
(insn 483 482 484 59 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 202 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:139 7 {*cmpsi_1}
     (nil))
(jump_insn 484 483 508 59 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 488)
            (pc))) mycc.l:139 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 488)
;;  succ:       60 [39.0%]  (FALLTHRU)
;;              61 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202

;; basic block 60, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 59, next block 61, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [39.0%]  (FALLTHRU)
;;              64 [39.0%] 
;;              66 [39.0%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u485(6){ }u486(7){ }u487(16){ }u488(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 508 484 485 60 193 "" [2 uses])
(note 485 508 37 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 37 485 488 60 (set (reg:SI 92 [ D.6777 ])
        (const_int 259 [0x103])) mycc.l:140 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 61, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 60, next block 62, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       59 [61.0%] 
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u489(6){ }u490(7){ }u491(16){ }u492(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 488 37 489 61 191 "" [1 uses])
(note 489 488 490 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 490 489 491 61 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 202 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:142 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 202 [ D.6785 ])
        (nil)))
(jump_insn 491 490 512 61 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) mycc.l:142 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 6100 (nil)))
 -> 495)
;;  succ:       62 [39.0%]  (FALLTHRU)
;;              63 [61.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 62, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 61, next block 63, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       61 [39.0%]  (FALLTHRU)
;;              65 [39.0%] 
;;              67 [39.0%] 
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u495(6){ }u496(7){ }u497(16){ }u498(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 512 491 492 62 194 "" [2 uses])
(note 492 512 36 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 36 492 495 62 (set (reg:SI 92 [ D.6777 ])
        (const_int 260 [0x104])) mycc.l:143 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 63, loop depth 0, count 0, freq 3, maybe hot
;;  prev block 62, next block 64, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       61 [61.0%] 
;;              65 [61.0%]  (FALLTHRU)
;;              67 [61.0%]  (FALLTHRU)
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u499(6){ }u500(7){ }u501(16){ }u502(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 495 36 496 63 192 "" [1 uses])
(note 496 495 35 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 35 496 499 63 (set (reg:SI 92 [ D.6777 ])
        (const_int 261 [0x105])) mycc.l:145 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 64, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 63, next block 65, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u503(6){ }u504(7){ }u505(16){ }u506(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 203
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 203
;; live  kill	
(code_label 499 35 500 64 151 "" [1 uses])
(note 500 499 501 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 501 500 502 64 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 502 501 503 64 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7f88bbbf2870 *.LC16>)) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 503 502 504 64 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:151 89 {*movdi_internal}
     (nil))
(insn 504 503 505 64 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:151 93 {*movqi_internal}
     (nil))
(call_insn 505 504 507 64 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:151 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 507 505 509 64 (set (reg:SI 203 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:153 90 {*movsi_internal}
     (nil))
(insn 509 507 510 64 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 203 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:153 7 {*cmpsi_1}
     (nil))
(jump_insn 510 509 511 64 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 508)
            (pc))) mycc.l:153 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 508)
;;  succ:       60 [39.0%] 
;;              65 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203

;; basic block 65, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 64, next block 66, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       64 [61.0%]  (FALLTHRU)
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u515(6){ }u516(7){ }u517(16){ }u518(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 203
;; live  gen 	 17 [flags]
;; live  kill	
(note 511 510 513 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 513 511 514 65 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 203 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:156 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 203 [ D.6785 ])
        (nil)))
(jump_insn 514 513 518 65 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 512)
            (pc))) mycc.l:156 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 512)
;;  succ:       62 [39.0%] 
;;              63 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 66, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 65, next block 67, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u521(6){ }u522(7){ }u523(16){ }u524(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 204
;; live  kill	
(code_label 518 514 519 66 152 "" [1 uses])
(note 519 518 520 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 520 519 521 66 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 521 520 522 66 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7f88bbbf2900 *.LC17>)) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 522 521 523 66 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:123 89 {*movdi_internal}
     (nil))
(insn 523 522 524 66 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:123 93 {*movqi_internal}
     (nil))
(call_insn 524 523 526 66 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 526 524 527 66 (set (reg:SI 204 [ D.6785 ])
        (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])) mycc.l:125 90 {*movsi_internal}
     (nil))
(insn 527 526 528 66 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 204 [ D.6785 ])
            (const_int 127 [0x7f]))) mycc.l:125 7 {*cmpsi_1}
     (nil))
(jump_insn 528 527 529 66 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 508)
            (pc))) mycc.l:125 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 508)
;;  succ:       60 [39.0%] 
;;              67 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204

;; basic block 67, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 66, next block 68, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       66 [61.0%]  (FALLTHRU)
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u533(6){ }u534(7){ }u535(16){ }u536(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 204
;; live  gen 	 17 [flags]
;; live  kill	
(note 529 528 530 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 530 529 531 67 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 204 [ D.6785 ])
            (const_int 32367 [0x7e6f]))) mycc.l:128 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 204 [ D.6785 ])
        (nil)))
(jump_insn 531 530 535 67 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 512)
            (pc))) mycc.l:128 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 3900 (nil)))
 -> 512)
;;  succ:       62 [39.0%] 
;;              63 [61.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 68, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 67, next block 69, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u539(6){ }u540(7){ }u541(16){ }u542(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 427 428 429 431
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92 427 428 429 431
;; live  kill	 17 [flags]
(code_label 535 531 536 68 153 "" [1 uses])
(note 536 535 537 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 537 536 538 68 (parallel [
            (set (reg/f:DI 427)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:167 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 538 537 539 68 (set (reg/f:DI 429 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:167 89 {*movdi_internal}
     (nil))
(insn 539 538 540 68 (parallel [
            (set (reg/f:DI 428 [ D.6791 ])
                (plus:DI (reg/f:DI 429 [ yytext ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:167 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 429 [ yytext ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 540 539 541 68 (set (reg:DI 1 dx)
        (reg/f:DI 427)) mycc.l:167 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 427)
        (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
                (const_int -9 [0xfffffffffffffff7]))
            (nil))))
(insn 541 540 542 68 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7f88bbbf2990 *.LC18>)) mycc.l:167 89 {*movdi_internal}
     (nil))
(insn 542 541 543 68 (set (reg:DI 5 di)
        (reg/f:DI 428 [ D.6791 ])) mycc.l:167 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 428 [ D.6791 ])
        (nil)))
(insn 543 542 544 68 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:167 93 {*movqi_internal}
     (nil))
(call_insn 544 543 546 68 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:167 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 546 544 547 68 (set (reg:SI 431 [ c ])
        (sign_extend:SI (mem/c:QI (plus:DI (reg/f:DI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])) [0 c+0 S1 A8]))) mycc.l:168 148 {extendqisi2}
     (nil))
(insn 547 546 548 68 (set (mem/c:SI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.num+0 S4 A64])
        (reg:SI 431 [ c ])) mycc.l:168 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 431 [ c ])
        (nil)))
(debug_insn 548 547 39 68 (var_location:QI c (clobber (const_int 0 [0]))) mycc.l:72 -1
     (nil))
(insn 39 548 551 68 (set (reg:SI 92 [ D.6777 ])
        (const_int 259 [0x103])) mycc.l:72 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 69, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 68, next block 70, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u556(6){ }u557(7){ }u558(16){ }u559(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 92
;; live  kill	
(code_label 551 39 552 69 154 "" [1 uses])
(note 552 551 553 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 553 552 554 69 (set (reg:DI 1 dx)
        (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>)) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 554 553 555 69 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7f88bbbf2a20 *.LC19>)) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 555 554 556 69 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:176 89 {*movdi_internal}
     (nil))
(insn 556 555 557 69 (set (reg:QI 0 ax)
        (const_int 0 [0])) mycc.l:176 93 {*movqi_internal}
     (nil))
(call_insn 557 556 40 69 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) mycc.l:176 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 1 dx)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("sscanf") [flags 0x41]  <function_decl 0x7f88bc300d80 sscanf>)
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 40 557 560 69 (set (reg:SI 92 [ D.6777 ])
        (const_int 262 [0x106])) mycc.l:73 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 70, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 69, next block 71, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u565(6){ }u566(7){ }u567(16){ }u568(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 176 432 433
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 92 176 432 433
;; live  kill	 17 [flags]
(code_label 560 40 561 70 155 "" [1 uses])
(note 561 560 562 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 562 561 563 70 (set (reg:DI 176 [ D.6781 ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) mycc.l:184 89 {*movdi_internal}
     (nil))
(insn 563 562 564 70 (parallel [
            (set (reg:DI 432 [ D.6781 ])
                (plus:DI (reg:DI 176 [ D.6781 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) mycc.l:184 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 564 563 565 70 (set (reg:DI 5 di)
        (reg:DI 432 [ D.6781 ])) mycc.l:184 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 432 [ D.6781 ])
        (nil)))
(call_insn 565 564 566 70 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) mycc.l:184 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 566 565 568 70 (set (reg/f:DI 433)
        (reg:DI 0 ax)) mycc.l:184 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 433)
            (nil))))
(insn 568 566 38 70 (set (mem/f/c:DI (symbol_ref:DI ("yylval") [flags 0x40]  <var_decl 0x7f88bc119a20 yylval>) [0 yylval.str+0 S8 A64])
        (reg/f:DI 433)) mycc.l:184 89 {*movdi_internal}
     (nil))
(insn 38 568 569 70 (set (reg:SI 92 [ D.6777 ])
        (const_int 263 [0x107])) mycc.l:74 90 {*movsi_internal}
     (nil))
(insn 569 38 570 70 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 433)
            (const_int 0 [0]))) mycc.l:186 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 570 569 571 70 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1225)
            (pc))) mycc.l:186 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2165 (nil)))
 -> 1225)
;;  succ:       71 [78.3%]  (FALLTHRU)
;;              162 [21.6%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 176 433

;; basic block 71, loop depth 0, count 0, freq 1, maybe hot
;;  prev block 70, next block 72, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       70 [78.3%]  (FALLTHRU)
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u578(6){ }u579(7){ }u580(16){ }u581(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 92 434 435
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 176 433
;; live  gen 	 0 [ax] 4 [si] 5 [di] 92 434 435
;; live  kill	 17 [flags]
(note 571 570 572 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(debug_insn 572 571 573 71 (var_location:DI __dest (reg/f:DI 433)) mycc.l:188 -1
     (nil))
(debug_insn 573 572 574 71 (var_location:DI __src (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (const_int 1 [0x1]))) mycc.l:188 -1
     (nil))
(insn 574 573 575 71 (set (reg/f:DI 435 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (nil))
(insn 575 574 576 71 (parallel [
            (set (reg/f:DI 434 [ D.6791 ])
                (plus:DI (reg/f:DI 435 [ yytext ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/string3.h:110 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 435 [ yytext ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                    (const_int 1 [0x1]))
                (nil)))))
(insn 576 575 577 71 (set (reg:DI 4 si)
        (reg/f:DI 434 [ D.6791 ])) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 434 [ D.6791 ])
        (nil)))
(insn 577 576 578 71 (set (reg:DI 5 di)
        (reg/f:DI 433)) /usr/include/x86_64-linux-gnu/bits/string3.h:110 89 {*movdi_internal}
     (nil))
(call_insn 578 577 579 71 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7f88bc2f4510 __builtin_strcpy>) [0 __builtin_strcpy S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/string3.h:110 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_UNUSED (reg:DI 0 ax)
                (expr_list:REG_CALL_DECL (symbol_ref:DI ("strcpy") [flags 0x41]  <function_decl 0x7f88bc2f4510 __builtin_strcpy>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:DI (set (reg:DI 0 ax)
            (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(debug_insn 579 578 580 71 (var_location:DI __dest (clobber (const_int 0 [0]))) mycc.l:188 -1
     (nil))
(debug_insn 580 579 581 71 (var_location:DI __src (clobber (const_int 0 [0]))) mycc.l:188 -1
     (nil))
(insn 581 580 41 71 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 433)
                    (reg:DI 176 [ D.6781 ]))
                (const_int -2 [0xfffffffffffffffe])) [0 *_301+0 S1 A8])
        (const_int 0 [0])) mycc.l:189 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 433)
        (expr_list:REG_DEAD (reg:DI 176 [ D.6781 ])
            (nil))))
(insn 41 581 584 71 (set (reg:SI 92 [ D.6777 ])
        (const_int 263 [0x107])) mycc.l:74 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 72, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 71, next block 73, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u591(6){ }u592(7){ }u593(16){ }u594(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 584 41 585 72 159 "" [1 uses])
(note 585 584 45 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 45 585 588 72 (set (reg:SI 92 [ D.6777 ])
        (const_int 279 [0x117])) mycc.l:78 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 73, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 72, next block 74, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u595(6){ }u596(7){ }u597(16){ }u598(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 588 45 589 73 160 "" [1 uses])
(note 589 588 46 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 46 589 592 73 (set (reg:SI 92 [ D.6777 ])
        (const_int 280 [0x118])) mycc.l:79 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 74, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 73, next block 75, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u599(6){ }u600(7){ }u601(16){ }u602(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 592 46 593 74 161 "" [1 uses])
(note 593 592 47 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 47 593 596 74 (set (reg:SI 92 [ D.6777 ])
        (const_int 281 [0x119])) mycc.l:80 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 75, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 74, next block 76, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u603(6){ }u604(7){ }u605(16){ }u606(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 596 47 597 75 162 "" [1 uses])
(note 597 596 48 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 48 597 600 75 (set (reg:SI 92 [ D.6777 ])
        (const_int 282 [0x11a])) mycc.l:81 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 76, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 75, next block 77, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u607(6){ }u608(7){ }u609(16){ }u610(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 600 48 601 76 163 "" [1 uses])
(note 601 600 49 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 49 601 604 76 (set (reg:SI 92 [ D.6777 ])
        (const_int 283 [0x11b])) mycc.l:82 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 77, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 76, next block 78, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u611(6){ }u612(7){ }u613(16){ }u614(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 604 49 605 77 164 "" [1 uses])
(note 605 604 50 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 50 605 608 77 (set (reg:SI 92 [ D.6777 ])
        (const_int 284 [0x11c])) mycc.l:83 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 78, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 77, next block 79, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u615(6){ }u616(7){ }u617(16){ }u618(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 608 50 609 78 165 "" [1 uses])
(note 609 608 51 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 51 609 612 78 (set (reg:SI 92 [ D.6777 ])
        (const_int 285 [0x11d])) mycc.l:84 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 79, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 78, next block 80, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u619(6){ }u620(7){ }u621(16){ }u622(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 612 51 613 79 166 "" [1 uses])
(note 613 612 52 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 52 613 616 79 (set (reg:SI 92 [ D.6777 ])
        (const_int 286 [0x11e])) mycc.l:85 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 80, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 79, next block 81, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u623(6){ }u624(7){ }u625(16){ }u626(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 616 52 617 80 167 "" [1 uses])
(note 617 616 53 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 53 617 620 80 (set (reg:SI 92 [ D.6777 ])
        (const_int 287 [0x11f])) mycc.l:86 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 81, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 80, next block 82, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u627(6){ }u628(7){ }u629(16){ }u630(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 620 53 621 81 168 "" [1 uses])
(note 621 620 54 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 54 621 624 81 (set (reg:SI 92 [ D.6777 ])
        (const_int 288 [0x120])) mycc.l:87 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 82, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 81, next block 83, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u631(6){ }u632(7){ }u633(16){ }u634(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 624 54 625 82 169 "" [1 uses])
(note 625 624 55 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 55 625 628 82 (set (reg:SI 92 [ D.6777 ])
        (const_int 289 [0x121])) mycc.l:88 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 83, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 82, next block 84, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u635(6){ }u636(7){ }u637(16){ }u638(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 628 55 629 83 170 "" [1 uses])
(note 629 628 56 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 56 629 632 83 (set (reg:SI 92 [ D.6777 ])
        (const_int 290 [0x122])) mycc.l:89 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 84, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 83, next block 85, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u639(6){ }u640(7){ }u641(16){ }u642(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 632 56 633 84 171 "" [1 uses])
(note 633 632 57 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 57 633 636 84 (set (reg:SI 92 [ D.6777 ])
        (const_int 291 [0x123])) mycc.l:90 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 85, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 84, next block 86, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u643(6){ }u644(7){ }u645(16){ }u646(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 636 57 637 85 172 "" [1 uses])
(note 637 636 58 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 58 637 640 85 (set (reg:SI 92 [ D.6777 ])
        (const_int 292 [0x124])) mycc.l:91 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 86, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 85, next block 87, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u647(6){ }u648(7){ }u649(16){ }u650(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 640 58 641 86 173 "" [1 uses])
(note 641 640 59 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 59 641 644 86 (set (reg:SI 92 [ D.6777 ])
        (const_int 293 [0x125])) mycc.l:92 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 87, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 86, next block 88, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u651(6){ }u652(7){ }u653(16){ }u654(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 644 59 645 87 174 "" [1 uses])
(note 645 644 60 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 60 645 648 87 (set (reg:SI 92 [ D.6777 ])
        (const_int 294 [0x126])) mycc.l:93 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 88, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 87, next block 89, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u655(6){ }u656(7){ }u657(16){ }u658(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 648 60 649 88 175 "" [1 uses])
(note 649 648 61 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 61 649 652 88 (set (reg:SI 92 [ D.6777 ])
        (const_int 295 [0x127])) mycc.l:94 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 89, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 88, next block 90, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 89 artificial_defs: { }
;; bb 89 artificial_uses: { u659(6){ }u660(7){ }u661(16){ }u662(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 652 61 653 89 176 "" [1 uses])
(note 653 652 62 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 62 653 656 89 (set (reg:SI 92 [ D.6777 ])
        (const_int 296 [0x128])) mycc.l:95 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 90, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 89, next block 91, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u663(6){ }u664(7){ }u665(16){ }u666(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 656 62 657 90 177 "" [1 uses])
(note 657 656 63 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 63 657 660 90 (set (reg:SI 92 [ D.6777 ])
        (const_int 123 [0x7b])) mycc.l:96 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 91, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 90, next block 92, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u667(6){ }u668(7){ }u669(16){ }u670(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 660 63 661 91 178 "" [1 uses])
(note 661 660 64 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 64 661 664 91 (set (reg:SI 92 [ D.6777 ])
        (const_int 125 [0x7d])) mycc.l:97 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 92, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 91, next block 93, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u671(6){ }u672(7){ }u673(16){ }u674(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 664 64 665 92 179 "" [1 uses])
(note 665 664 65 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 65 665 668 92 (set (reg:SI 92 [ D.6777 ])
        (const_int 91 [0x5b])) mycc.l:98 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 93, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 92, next block 94, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 93 artificial_defs: { }
;; bb 93 artificial_uses: { u675(6){ }u676(7){ }u677(16){ }u678(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 668 65 669 93 180 "" [1 uses])
(note 669 668 66 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 66 669 672 93 (set (reg:SI 92 [ D.6777 ])
        (const_int 93 [0x5d])) mycc.l:99 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 94, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 93, next block 95, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 94 artificial_defs: { }
;; bb 94 artificial_uses: { u679(6){ }u680(7){ }u681(16){ }u682(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92 436
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92 436
;; live  kill	
(code_label 672 66 673 94 181 "" [1 uses])
(note 673 672 674 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 674 673 675 94 (set (reg/f:DI 436 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:100 89 {*movdi_internal}
     (nil))
(insn 675 674 678 94 (set (reg:SI 92 [ D.6777 ])
        (sign_extend:SI (mem:QI (reg/f:DI 436 [ yytext ]) [0 *_238+0 S1 A8]))) mycc.l:100 148 {extendqisi2}
     (expr_list:REG_DEAD (reg/f:DI 436 [ yytext ])
        (nil)))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 95, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 94, next block 96, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 95 artificial_defs: { }
;; bb 95 artificial_uses: { u684(6){ }u685(7){ }u686(16){ }u687(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 438
;; live  in  	
;; live  gen 	 0 [ax] 5 [di] 321 341 343 438
;; live  kill	
(code_label 678 675 679 95 182 "" [1 uses])
(note 679 678 680 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 680 679 681 95 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7f88bbbf2ab0 *.LC20>)) mycc.l:101 89 {*movdi_internal}
     (nil))
(call_insn 681 680 682 95 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>) [0 yyerror S1 A8])
            (const_int 0 [0]))) mycc.l:101 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z7yyerrorPKc") [flags 0x41]  <function_decl 0x7f88bc13b0d8 yyerror>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 682 681 684 95 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 684 682 685 95 (set (reg:DI 438 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 685 684 688 95 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 688 685 691 95 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 438 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 438 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 96, loop depth 1, count 0, freq 2, maybe hot
;;  prev block 95, next block 97, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 96 artificial_defs: { }
;; bb 96 artificial_uses: { u696(6){ }u697(7){ }u698(16){ }u699(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 321 341 343 442
;; live  in  	
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 321 341 343 442
;; live  kill	
(code_label 691 688 692 96 183 "" [1 uses])
(note 692 691 693 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 693 692 694 96 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 694 693 695 96 (set (reg:DI 1 dx)
        (const_int 1 [0x1])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 695 694 696 96 (set (reg:DI 4 si)
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(insn 696 695 697 96 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) mycc.l:103 89 {*movdi_internal}
     (nil))
(call_insn 697 696 698 96 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>) [0 __builtin_fwrite S1 A8])
            (const_int 0 [0]))) mycc.l:103 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_UNUSED (reg:DI 0 ax)
                        (expr_list:REG_CALL_DECL (symbol_ref:DI ("fwrite") [flags 0x41]  <function_decl 0x7f88bc2ff0d8 fwrite>)
                            (nil)))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 698 697 700 96 (set (reg:SI 341 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 700 698 701 96 (set (reg:DI 442 [ D.6777 ])
        (sign_extend:DI (reg:SI 341 [ D.6777 ]))) 142 {*extendsidi2_rex64}
     (nil))
(insn 701 700 704 96 (set (reg:HI 343 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (nil))
(insn 704 701 707 96 (set (reg:HI 321 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 442 [ D.6777 ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 442 [ D.6777 ])
        (nil)))
;;  succ:       16 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 321 341 343
;; live  out 	 321 341 343

;; basic block 97, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 96, next block 98, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%] 
;; bb 97 artificial_defs: { }
;; bb 97 artificial_uses: { u711(6){ }u712(7){ }u713(16){ }u714(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  in  	 88 89 560 561 562 563
;; live  gen 	 17 [flags] 147 152 245 445 446 447 540 541
;; live  kill	 17 [flags]
(code_label 707 704 708 97 184 "" [1 uses])
(note 708 707 709 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(debug_insn 709 708 710 97 (var_location:SI yy_act (const_int 46 [0x2e])) -1
     (nil))
(insn 710 709 711 97 (parallel [
            (set (reg:DI 445 [ D.6788 ])
                (minus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 711 710 712 97 (parallel [
            (set (reg/v:SI 147 [ yy_amount_of_matched_text ])
                (plus:SI (subreg:SI (reg:DI 445 [ D.6788 ]) 0)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1140 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:DI 445 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 712 711 713 97 (var_location:SI yy_amount_of_matched_text (reg/v:SI 147 [ yy_amount_of_matched_text ])) lex.yy.c:1140 -1
     (nil))
(insn 713 712 714 97 (set (reg:QI 446 [ yy_hold_char ])
        (mem/c:QI (symbol_ref:DI ("_ZL12yy_hold_char") [flags 0x2]  <var_decl 0x7f88bc0802d0 yy_hold_char>) [0 yy_hold_char+0 S1 A8])) lex.yy.c:1143 93 {*movqi_internal}
     (nil))
(insn 714 713 715 97 (set (mem:QI (reg/v/f:DI 88 [ yy_cp ]) [0 *yy_cp_6+0 S1 A8])
        (reg:QI 446 [ yy_hold_char ])) lex.yy.c:1143 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 446 [ yy_hold_char ])
        (nil)))
(insn 715 714 716 97 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 716 715 717 97 (parallel [
            (set (reg:DI 447 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 717 716 718 97 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 718 717 719 97 (parallel [
            (set (reg/f:DI 152 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 447 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1146 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 447 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 447 [ D.6781 ]))
                (nil)))))
(insn 719 718 720 97 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1146 89 {*movdi_internal}
     (nil))
(insn 720 719 721 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _143->yy_buffer_status+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1146 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 721 720 722 97 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 726)
            (pc))) lex.yy.c:1146 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 726)
;;  succ:       99 [50.0%] 
;;              98 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 245 540 541 560 561 562 563

;; basic block 98, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 97, next block 99, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       97 [50.0%]  (FALLTHRU)
;; bb 98 artificial_defs: { }
;; bb 98 artificial_uses: { u727(6){ }u728(7){ }u729(16){ }u730(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 154
;; live  in  	 88 89 147 152 245 540 541 560 561 562 563
;; live  gen 	 154
;; live  kill	
(note 722 721 723 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 723 722 726 98 (set (reg:SI 154 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       100 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 154 245 540 541 560 561 562 563

;; basic block 99, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 98, next block 100, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       97 [50.0%] 
;; bb 99 artificial_defs: { }
;; bb 99 artificial_uses: { u731(6){ }u732(7){ }u733(16){ }u734(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 245
;; lr  def 	 154 245 450
;; live  in  	 88 89 147 152 245 540 541 560 561 562 563
;; live  gen 	 154 245 450
;; live  kill	
(code_label 726 723 727 99 195 "" [1 uses])
(note 727 726 728 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 728 727 729 99 (set (reg:SI 154 [ D.6777 ])
        (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _143->yy_n_chars+0 S4 A64])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
(insn 729 728 730 99 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 154 [ D.6777 ])) lex.yy.c:1157 90 {*movsi_internal}
     (nil))
(insn 730 729 731 99 (set (reg/f:DI 450 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1158 89 {*movdi_internal}
     (nil))
(insn 731 730 732 99 (set (mem/f:DI (reg/f:DI 245 [ D.6782 ]) [1 _143->yy_input_file+0 S8 A64])
        (reg/f:DI 450 [ yyin ])) lex.yy.c:1158 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 450 [ yyin ])
        (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
            (nil))))
(insn 732 731 733 99 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1159 89 {*movdi_internal}
     (nil))
(insn 733 732 734 99 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _162->yy_buffer_status+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1159 90 {*movsi_internal}
     (nil))
;;  succ:       100 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 154 245 540 541 560 561 562 563

;; basic block 100, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 99, next block 101, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       98 [100.0%]  (FALLTHRU)
;;              99 [100.0%]  (FALLTHRU)
;; bb 100 artificial_defs: { }
;; bb 100 artificial_uses: { u741(6){ }u742(7){ }u743(16){ }u744(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 154 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 154 245
;; lr  def 	 17 [flags] 156 157 158 244
;; live  in  	 88 89 147 152 154 245 540 541 560 561 562 563
;; live  gen 	 17 [flags] 156 157 158 244
;; live  kill	 17 [flags]
(code_label 734 733 735 100 196 "" [0 uses])
(note 735 734 736 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 736 735 737 100 (set (reg/v/f:DI 156 [ dest ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _927->yy_ch_buf+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
(insn 737 736 738 100 (set (reg:DI 157 [ D.6790 ])
        (sign_extend:DI (reg:SI 154 [ D.6777 ]))) lex.yy.c:1169 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 154 [ D.6777 ])
        (nil)))
(insn 738 737 739 100 (parallel [
            (set (reg/f:DI 158 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 157 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1169 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 739 738 740 100 (set (reg/f:DI 244 [ D.6783 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])) lex.yy.c:1169 89 {*movdi_internal}
     (nil))
(insn 740 739 741 100 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 158 [ D.6783 ])
            (reg/f:DI 244 [ D.6783 ]))) lex.yy.c:1169 8 {*cmpdi_1}
     (nil))
(jump_insn 741 740 742 100 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 825)
            (pc))) lex.yy.c:1169 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 825)
;;  succ:       101 [2.0%]  (FALLTHRU,LOOP_EXIT)
;;              109 [98.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563

;; basic block 101, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 100, next block 102, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       100 [2.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 101 artificial_defs: { }
;; bb 101 artificial_uses: { u752(6){ }u753(7){ }u754(16){ }u755(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 88 186 193 451 452 543
;; live  in  	 147 560 561 562 563
;; live  gen 	 0 [ax] 17 [flags] 88 186 193 451 452 543
;; live  kill	 17 [flags]
(note 742 741 743 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 743 742 744 101 (set (reg:DI 451 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1173 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
(insn 744 743 745 101 (set (reg/f:DI 452 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
(insn 745 744 746 101 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg:DI 451 [ D.6790 ])
                    (reg/f:DI 452 [ yytext ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1173 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 452 [ yytext ])
        (expr_list:REG_DEAD (reg:DI 451 [ D.6790 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
                        (reg:DI 451 [ D.6790 ]))
                    (nil))))))
(insn 746 745 747 101 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1173 89 {*movdi_internal}
     (nil))
(call_insn 747 746 1407 101 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1175 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(debug_insn 1407 747 748 101 (var_location:SI D#22 (reg:SI 0 ax)) -1
     (nil))
(insn 748 1407 749 101 (set (reg/v:SI 193 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1175 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 749 748 750 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
(debug_insn 750 749 751 101 (var_location:SI yy_current_state (debug_expr:SI D#22)) lex.yy.c:1175 -1
     (nil))
(debug_insn 751 750 752 101 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1443 -1
     (nil))
(debug_insn 752 751 754 101 (var_location:QI yy_c (const_int 1 [0x1])) lex.yy.c:1445 -1
     (nil))
(insn 754 752 755 101 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1446 142 {*extendsidi2_rex64}
     (nil))
(insn 755 754 756 101 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) lex.yy.c:1446 92 {*movhi_internal}
     (nil))
(insn 756 755 757 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 186 [ D.6786 ])
            (const_int 0 [0]))) lex.yy.c:1446 2 {*cmphi_ccno_1}
     (nil))
(jump_insn 757 756 758 101 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 761)
            (pc))) lex.yy.c:1446 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 761)
;;  succ:       102 [50.0%]  (FALLTHRU)
;;              103 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; live  out 	 88 186 193 543 560 561 562 563

;; basic block 102, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 101, next block 103, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       101 [50.0%]  (FALLTHRU)
;; bb 102 artificial_defs: { }
;; bb 102 artificial_uses: { u771(6){ }u772(7){ }u773(16){ }u774(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 193
;; lr  def 	
;; live  in  	 88 186 193 543 560 561 562 563
;; live  gen 	
;; live  kill	
(note 758 757 759 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 759 758 760 102 (set (mem/c:SI (symbol_ref:DI ("_ZL23yy_last_accepting_state") [flags 0x2]  <var_decl 0x7f88bc080870 yy_last_accepting_state>) [2 yy_last_accepting_state+0 S4 A32])
        (reg/v:SI 193 [ yy_current_state ])) lex.yy.c:1448 90 {*movsi_internal}
     (nil))
(insn 760 759 761 102 (set (mem/f/c:DI (symbol_ref:DI ("_ZL22yy_last_accepting_cpos") [flags 0x2]  <var_decl 0x7f88bc080a20 yy_last_accepting_cpos>) [1 yy_last_accepting_cpos+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1449 89 {*movdi_internal}
     (nil))
;;  succ:       103 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; live  out 	 88 186 193 543 560 561 562 563

;; basic block 103, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 102, next block 104, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       101 [50.0%] 
;;              102 [100.0%]  (FALLTHRU)
;; bb 103 artificial_defs: { }
;; bb 103 artificial_uses: { u777(6){ }u778(7){ }u779(16){ }u780(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 193 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193 543
;; lr  def 	 17 [flags] 187 459 460 461 542
;; live  in  	 88 186 193 543 560 561 562 563
;; live  gen 	 17 [flags] 187 459 460 461 542
;; live  kill	 17 [flags]
(code_label 761 760 762 103 198 "" [1 uses])
(note 762 761 763 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(debug_insn 763 762 764 103 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 764 763 767 103 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
(insn 767 764 769 103 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
(insn 769 767 770 103 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
(insn 770 769 771 103 (parallel [
            (set (reg:SI 459 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 771 770 772 103 (set (reg:DI 460 [ D.6777 ])
        (sign_extend:DI (reg:SI 459 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 459 [ D.6777 ])
        (nil)))
(insn 772 771 773 103 (set (reg:SI 461 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 460 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 460 [ D.6777 ])
        (nil)))
(insn 773 772 774 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 193 [ yy_current_state ])
            (reg:SI 461 [ D.6777 ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 461 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
(jump_insn 774 773 775 103 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 797)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 797)
;;  succ:       106 [9.0%] 
;;              104 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 560 561 562 563
;; live  out 	 88 186 542 543 560 561 562 563

;; basic block 104, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 103, next block 105, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       103 [91.0%]  (FALLTHRU)
;; bb 104 artificial_defs: { }
;; bb 104 artificial_uses: { u793(6){ }u794(7){ }u795(16){ }u796(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 560 561 562 563
;; live  gen 	
;; live  kill	
(note 775 774 789 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
;;  succ:       105 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; live  out 	 88 186 543 560 561 562 563

;; basic block 105, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 104, next block 173, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       104 [100.0%]  (FALLTHRU)
;;              173 [100.0%]  (FALLTHRU)
;; bb 105 artificial_defs: { }
;; bb 105 artificial_uses: { u797(6){ }u798(7){ }u799(16){ }u800(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 543
;; lr  def 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  in  	 88 186 543 560 561 562 563
;; live  gen 	 17 [flags] 187 192 193 468 469 470 542 543
;; live  kill	 17 [flags]
(code_label 789 775 776 105 200 "" [0 uses])
(note 776 789 777 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(debug_insn 777 776 778 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 778 777 781 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
(insn 781 778 1406 105 (set (reg:HI 192 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL6yy_def") [flags 0x2]  <var_decl 0x7f88bc080090 yy_def>)) [3 yy_def S2 A16])) lex.yy.c:1453 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 543 [ yy_current_state ])
        (nil)))
(debug_insn 1406 781 782 105 (var_location:SI D#22 (sign_extend:SI (reg:HI 192 [ D.6786 ]))) -1
     (nil))
(insn 782 1406 784 105 (set (reg/v:SI 193 [ yy_current_state ])
        (sign_extend:SI (reg:HI 192 [ D.6786 ]))) lex.yy.c:1453 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:HI 192 [ D.6786 ])
        (nil)))
(debug_insn 784 782 785 105 (var_location:QI yy_c (const_int 1 [0x1])) -1
     (nil))
(debug_insn 785 784 787 105 (var_location:SI yy_current_state (debug_expr:SI D#22)) -1
     (nil))
(insn 787 785 788 105 (set (reg:DI 543 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (nil))
(insn 788 787 791 105 (set (reg:HI 187 [ D.6787 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 543 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL7yy_base") [flags 0x2]  <var_decl 0x7f88bc080ea0 yy_base>)) [3 yy_base S2 A16])) lex.yy.c:1451 92 {*movhi_internal}
     (nil))
(insn 791 788 792 105 (set (reg:SI 542 [ D.6785 ])
        (zero_extend:SI (reg:HI 187 [ D.6787 ]))) lex.yy.c:1451 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:HI 187 [ D.6787 ])
        (nil)))
(insn 792 791 793 105 (parallel [
            (set (reg:SI 468 [ D.6777 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1451 217 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 793 792 794 105 (set (reg:DI 469 [ D.6777 ])
        (sign_extend:DI (reg:SI 468 [ D.6777 ]))) lex.yy.c:1451 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 468 [ D.6777 ])
        (nil)))
(insn 794 793 795 105 (set (reg:SI 470 [ D.6777 ])
        (sign_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 469 [ D.6777 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_chk") [flags 0x2]  <var_decl 0x7f88bc0806c0 yy_chk>)) [3 yy_chk S2 A16]))) lex.yy.c:1451 146 {extendhisi2}
     (expr_list:REG_DEAD (reg:DI 469 [ D.6777 ])
        (nil)))
(insn 795 794 796 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 470 [ D.6777 ])
            (reg/v:SI 193 [ yy_current_state ]))) lex.yy.c:1451 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 470 [ D.6777 ])
        (expr_list:REG_DEAD (reg/v:SI 193 [ yy_current_state ])
            (nil))))
(jump_insn 796 795 1445 105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1445)
            (pc))) lex.yy.c:1451 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1445)
;;  succ:       106 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              173 [91.0%]  (DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 543 560 561 562 563
;; live  out 	 88 186 542 543 560 561 562 563

;; basic block 173, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 105, next block 106, flags: (NEW, RTL, MODIFIED)
;;  pred:       105 [91.0%]  (DFS_BACK)
;; bb 173 artificial_defs: { }
;; bb 173 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 186 543 560 561 562 563
;; live  gen 	
;; live  kill	
(code_label 1445 796 1444 173 265 "" [1 uses])
(note 1444 1445 797 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
;;  succ:       105 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 543 560 561 562 563
;; live  out 	 88 186 543 560 561 562 563

;; basic block 106, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 173, next block 107, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       105 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              103 [9.0%] 
;; bb 106 artificial_defs: { }
;; bb 106 artificial_uses: { u818(6){ }u819(7){ }u820(16){ }u821(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 542 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 542
;; lr  def 	 17 [flags] 87 473 474
;; live  in  	 88 186 542 560 561 562 563
;; live  gen 	 17 [flags] 87 473 474
;; live  kill	 17 [flags]
(code_label 797 1444 798 106 199 "" [1 uses])
(note 798 797 801 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 801 798 802 106 (parallel [
            (set (reg:SI 473 [ D.6785 ])
                (plus:SI (reg:SI 542 [ D.6785 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1457 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 542 [ D.6785 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 802 801 803 106 (set (reg:DI 474 [ D.6785 ])
        (zero_extend:DI (reg:SI 473 [ D.6785 ]))) lex.yy.c:1457 133 {*zero_extendsidi2}
     (expr_list:REG_DEAD (reg:SI 473 [ D.6785 ])
        (nil)))
(insn 803 802 804 106 (set (reg/v:SI 87 [ yy_current_state ])
        (zero_extend:SI (mem/u:HI (plus:DI (mult:DI (reg:DI 474 [ D.6785 ])
                        (const_int 2 [0x2]))
                    (symbol_ref:DI ("_ZL6yy_nxt") [flags 0x2]  <var_decl 0x7f88bc0803f0 yy_nxt>)) [3 yy_nxt S2 A16]))) lex.yy.c:1457 139 {*zero_extendhisi2}
     (expr_list:REG_DEAD (reg:DI 474 [ D.6785 ])
        (nil)))
(debug_insn 804 803 805 106 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1457 -1
     (nil))
(debug_insn 805 804 806 106 (var_location:QI D#1 (eq:QI (reg/v:SI 87 [ yy_current_state ])
        (const_int 101 [0x65]))) lex.yy.c:1458 -1
     (nil))
(debug_insn 806 805 807 106 (var_location:SI yy_is_jam (zero_extend:SI (debug_expr:QI D#1))) lex.yy.c:1458 -1
     (nil))
(insn 807 806 808 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 101 [0x65]))) lex.yy.c:1460 7 {*cmpsi_1}
     (nil))
(jump_insn 808 807 809 106 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1230)
            (pc))) lex.yy.c:1460 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2800 (nil)))
 -> 1230)
;;  succ:       107 [72.0%]  (FALLTHRU)
;;              163 [28.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 560 561 562 563
;; live  out 	 87 88 186 560 561 562 563

;; basic block 107, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 106, next block 108, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       106 [72.0%]  (FALLTHRU)
;; bb 107 artificial_defs: { }
;; bb 107 artificial_uses: { u831(6){ }u832(7){ }u833(16){ }u834(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 17 [flags] 89
;; live  in  	 87 88 186 560 561 562 563
;; live  gen 	 17 [flags] 89
;; live  kill	
(note 809 808 810 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(debug_insn 810 809 811 107 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 811 810 812 107 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 812 811 813 107 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(insn 813 812 814 107 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
(debug_insn 814 813 815 107 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
(insn 815 814 816 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 87 [ yy_current_state ])
            (const_int 0 [0]))) lex.yy.c:1190 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 816 815 817 107 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 390)
            (pc))) lex.yy.c:1190 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9800 (nil)))
 -> 390)
;;  succ:       108 [2.0%]  (FALLTHRU,LOOP_EXIT)
;;              33 [98.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 186 560 561 562 563
;; live  out 	 87 88 89 186 560 561 562 563

;; basic block 108, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 107, next block 109, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       107 [2.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 108 artificial_defs: { }
;; bb 108 artificial_uses: { u838(6){ }u839(7){ }u840(16){ }u841(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 17 [flags] 88
;; live  in  	 87 88 89 560 561 562 563
;; live  gen 	 88
;; live  kill	 17 [flags]
(note 817 816 818 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 818 817 819 108 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/v/f:DI 88 [ yy_cp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1193 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 819 818 820 108 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 89 {*movdi_internal}
     (nil))
(debug_insn 820 819 821 108 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1193 -1
     (nil))
(debug_insn 821 820 825 108 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1194 -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; live  out 	 87 88 89 560 561 562 563

;; basic block 109, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 108, next block 110, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       100 [98.0%] 
;; bb 109 artificial_defs: { }
;; bb 109 artificial_uses: { u846(6){ }u847(7){ }u848(16){ }u849(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 157 244
;; lr  def 	 17 [flags] 213 475 476
;; live  in  	 88 89 147 152 156 157 158 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags] 213 475 476
;; live  kill	 17 [flags]
(code_label 825 821 826 109 197 "" [1 uses])
(note 826 825 827 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(debug_insn 827 826 828 109 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) lex.yy.c:1276 -1
     (nil))
(insn 828 827 829 109 (set (reg/v/f:DI 213 [ source ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1277 89 {*movdi_internal}
     (nil))
(debug_insn 829 828 830 109 (var_location:DI source (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 -1
     (nil))
(insn 830 829 831 109 (parallel [
            (set (reg:DI 475 [ D.6790 ])
                (plus:DI (reg:DI 157 [ D.6790 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 157 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 831 830 832 109 (parallel [
            (set (reg:DI 476 [ D.6783 ])
                (plus:DI (reg/v/f:DI 156 [ dest ])
                    (reg:DI 475 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1281 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 475 [ D.6790 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 832 831 833 109 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 244 [ D.6783 ])
            (reg:DI 476 [ D.6783 ]))) lex.yy.c:1281 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 476 [ D.6783 ])
        (nil)))
(jump_insn 833 832 834 109 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) lex.yy.c:1281 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 838)
;;  succ:       110 [0.0%]  (FALLTHRU,LOOP_EXIT)
;;              111 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563

;; basic block 110, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 109, next block 111, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       109 [0.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 110 artificial_defs: { }
;; bb 110 artificial_uses: { u858(6){ }u859(7){ }u860(16){ }u861(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 834 833 835 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 835 834 836 110 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7f88bbbf2b40 *.LC21>)) lex.yy.c:1283 89 {*movdi_internal}
     (nil))
(call_insn 836 835 838 110 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1283 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 111, loop depth 5, count 0, freq 2, maybe hot
;;  prev block 110, next block 112, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       109 [100.0%] 
;; bb 111 artificial_defs: { }
;; bb 111 artificial_uses: { u864(6){ }u865(7){ }u866(16){ }u867(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 838 836 839 111 203 "" [1 uses])
(note 839 838 840 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 840 839 841 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 56 [0x38])) [2 _927->yy_fill_buffer+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1285 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 841 840 842 111 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 849)
            (pc))) lex.yy.c:1285 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 849)
;;  succ:       112 [50.0%]  (FALLTHRU)
;;              114 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 158 213 244 245 540 541 560 561 562 563

;; basic block 112, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 111, next block 113, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [50.0%]  (FALLTHRU)
;; bb 112 artificial_defs: { }
;; bb 112 artificial_uses: { u870(6){ }u871(7){ }u872(16){ }u873(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 244 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 477
;; live  in  	 88 89 158 213 244 560 561 562 563
;; live  gen 	 17 [flags] 477
;; live  kill	 17 [flags]
(note 842 841 843 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 843 842 844 112 (parallel [
            (set (reg:DI 477 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1287 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 844 843 845 112 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 477 [ D.6788 ])
            (const_int 1 [0x1]))) lex.yy.c:1287 8 {*cmpdi_1}
     (expr_list:REG_DEAD (reg:DI 477 [ D.6788 ])
        (nil)))
(jump_insn 845 844 848 112 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1344)
            (pc))) lex.yy.c:1287 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1608 (nil)))
 -> 1344)
;;  succ:       153 [16.1%] 
;;              113 [83.9%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 158 213 560 561 562 563
;; live  out 	 88 89 158 213 560 561 562 563

;; basic block 113, loop depth 4, count 0, freq 1, maybe hot
;;  prev block 112, next block 114, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       112 [83.9%]  (FALLTHRU,LOOP_EXIT)
;; bb 113 artificial_defs: { }
;; bb 113 artificial_uses: { u878(6){ }u879(7){ }u880(16){ }u881(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 88
;; live  in  	 158 560 561 562 563
;; live  gen 	 88
;; live  kill	
(note 848 845 34 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 34 848 849 113 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 158 [ D.6783 ])) lex.yy.c:1169 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 158 [ D.6783 ])
        (nil)))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 560 561 562 563
;; live  out 	 88 560 561 562 563

;; basic block 114, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 113, next block 115, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       111 [50.0%] 
;; bb 114 artificial_defs: { }
;; bb 114 artificial_uses: { u883(6){ }u884(7){ }u885(16){ }u886(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213 244
;; lr  def 	 17 [flags] 224 478
;; live  in  	 88 89 147 152 156 213 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags] 224 478
;; live  kill	 17 [flags]
(code_label 849 34 850 114 204 "" [1 uses])
(note 850 849 851 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 851 850 852 114 (parallel [
            (set (reg:DI 478 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/v/f:DI 213 [ source ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 261 {*subdi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 852 851 853 114 (parallel [
            (set (reg/v:DI 224 [ number_to_move ])
                (plus:DI (reg:DI 478 [ D.6788 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1307 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 478 [ D.6788 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 853 852 855 114 (var_location:DI number_to_move (reg/v:DI 224 [ number_to_move ])) lex.yy.c:1307 -1
     (nil))
(debug_insn 855 853 856 114 (var_location:DI i (const_int 0 [0])) -1
     (nil))
(debug_insn 856 855 857 114 (var_location:DI source (reg/v/f:DI 213 [ source ])) -1
     (nil))
(debug_insn 857 856 858 114 (var_location:DI dest (reg/v/f:DI 156 [ dest ])) -1
     (nil))
(insn 858 857 859 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1309 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 859 858 1345 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 880)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 880)
;;  succ:       118 [9.0%] 
;;              115 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 244 245 540 541 560 561 562 563

;; basic block 115, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 114, next block 116, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       114 [91.0%]  (FALLTHRU)
;; bb 115 artificial_defs: { }
;; bb 115 artificial_uses: { u895(6){ }u896(7){ }u897(16){ }u898(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 227
;; live  in  	 88 89 147 152 156 213 224 244 540 541 560 561 562 563
;; live  gen 	 227
;; live  kill	
(note 1345 859 25 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 25 1345 875 115 (set (reg/v:DI 227 [ i ])
        (const_int 0 [0])) lex.yy.c:1309 89 {*movdi_internal}
     (nil))
;;  succ:       116 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563

;; basic block 116, loop depth 6, count 0, freq 9, maybe hot
;;  prev block 115, next block 175, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       115 [100.0%]  (FALLTHRU)
;;              175 [100.0%]  (FALLTHRU)
;; bb 116 artificial_defs: { }
;; bb 116 artificial_uses: { u899(6){ }u900(7){ }u901(16){ }u902(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 156 213 224 227
;; lr  def 	 17 [flags] 226 227
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  gen 	 17 [flags] 226 227
;; live  kill	 17 [flags]
(code_label 875 25 860 116 208 "" [0 uses])
(note 860 875 861 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(debug_insn 861 860 864 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
(debug_insn 864 861 865 116 (var_location:DI D#17 (plus:DI (plus:DI (reg/v/f:DI 156 [ dest ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 865 864 866 116 (var_location:DI dest (debug_expr:DI D#17)) lex.yy.c:1310 -1
     (nil))
(debug_insn 866 865 867 116 (var_location:DI D#18 (plus:DI (plus:DI (reg/v/f:DI 213 [ source ])
            (reg/v:DI 227 [ i ]))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 867 866 868 116 (var_location:DI source (debug_expr:DI D#18)) lex.yy.c:1310 -1
     (nil))
(insn 868 867 869 116 (set (reg:QI 226 [ D.6789 ])
        (mem:QI (plus:DI (reg/v/f:DI 213 [ source ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: source_307, index: i_563, offset: 0B]+0 S1 A8])) lex.yy.c:1310 93 {*movqi_internal}
     (nil))
(insn 869 868 870 116 (set (mem:QI (plus:DI (reg/v/f:DI 156 [ dest ])
                (reg/v:DI 227 [ i ])) [0 MEM[base: dest_168, index: i_563, offset: 0B]+0 S1 A8])
        (reg:QI 226 [ D.6789 ])) lex.yy.c:1310 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 226 [ D.6789 ])
        (nil)))
(insn 870 869 872 116 (parallel [
            (set (reg/v:DI 227 [ i ])
                (plus:DI (reg/v:DI 227 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1309 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 872 870 873 116 (var_location:DI i (reg/v:DI 227 [ i ])) -1
     (nil))
(debug_insn 873 872 874 116 (var_location:DI source (debug_expr:DI D#18)) -1
     (nil))
(debug_insn 874 873 876 116 (var_location:DI dest (debug_expr:DI D#17)) -1
     (nil))
(insn 876 874 877 116 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (reg/v:DI 227 [ i ]))) lex.yy.c:1309 8 {*cmpdi_1}
     (nil))
(jump_insn 877 876 1449 116 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1449)
            (pc))) lex.yy.c:1309 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 1449)
;;  succ:       117 [9.0%]  (FALLTHRU,LOOP_EXIT)
;;              175 [91.0%]  (DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563

;; basic block 175, loop depth 6, count 0, freq 8, maybe hot
;;  prev block 116, next block 117, flags: (NEW, RTL, MODIFIED)
;;  pred:       116 [91.0%]  (DFS_BACK)
;; bb 175 artificial_defs: { }
;; bb 175 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  gen 	
;; live  kill	
(code_label 1449 877 1448 175 267 "" [1 uses])
(note 1448 1449 878 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
;;  succ:       116 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563
;; live  out 	 88 89 147 152 156 213 224 227 244 540 541 560 561 562 563

;; basic block 117, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 175, next block 118, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       116 [9.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 117 artificial_defs: { }
;; bb 117 artificial_uses: { u918(6){ }u919(7){ }u920(16){ }u921(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152
;; lr  def 	 245
;; live  in  	 88 89 147 152 224 244 540 541 560 561 562 563
;; live  gen 	 245
;; live  kill	
(note 878 1448 879 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 879 878 880 117 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) 89 {*movdi_internal}
     (nil))
;;  succ:       118 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 540 541 560 561 562 563

;; basic block 118, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 117, next block 119, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       117 [100.0%]  (FALLTHRU)
;;              114 [9.0%] 
;; bb 118 artificial_defs: { }
;; bb 118 artificial_uses: { u923(6){ }u924(7){ }u925(16){ }u926(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 152 224 244 245 540 541 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 880 879 881 118 207 "" [1 uses])
(note 881 880 882 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 882 881 883 118 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 60 [0x3c])) [2 _944->yy_buffer_status+0 S4 A32])
            (const_int 2 [0x2]))) lex.yy.c:1312 7 {*cmpsi_1}
     (nil))
(jump_insn 883 882 884 118 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 889)
            (pc))) lex.yy.c:1312 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 889)
;;  succ:       119 [28.0%]  (FALLTHRU)
;;              120 [72.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 540 541 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 540 541 560 561 562 563

;; basic block 119, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 118, next block 120, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [28.0%]  (FALLTHRU)
;; bb 119 artificial_defs: { }
;; bb 119 artificial_uses: { u929(6){ }u930(7){ }u931(16){ }u932(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 88 89 147 224 245 540 541 560 561 562 563
;; live  gen 	
;; live  kill	
(note 884 883 885 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 885 884 886 119 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (nil))
(insn 886 885 889 119 (set (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 32 [0x20])) [2 _944->yy_n_chars+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1316 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;  succ:       143 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; live  out 	 88 89 147 224 540 541 560 561 562 563

;; basic block 120, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 119, next block 121, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       118 [72.0%] 
;; bb 120 artificial_defs: { }
;; bb 120 artificial_uses: { u934(6){ }u935(7){ }u936(16){ }u937(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245
;; lr  def 	 17 [flags] 230 479 480
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	 17 [flags] 230 479 480
;; live  kill	 17 [flags]
(code_label 889 886 890 120 209 "" [1 uses])
(note 890 889 891 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 891 890 892 120 (set (reg:DI 480 [ _944->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])) lex.yy.c:1321 89 {*movdi_internal}
     (nil))
(insn 892 891 893 120 (parallel [
            (set (reg:DI 479 [ D.6781 ])
                (plus:DI (reg:DI 480 [ _944->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 480 [ _944->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _944->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 893 892 895 120 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 479 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1321 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 479 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 895 893 896 120 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
(insn 896 895 897 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 897 896 898 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 967)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 967)
;;  succ:       131 [4.5%] 
;;              121 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 230 244 245 560 561 562 563

;; basic block 121, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 120, next block 122, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       120 [95.5%]  (FALLTHRU)
;; bb 121 artificial_defs: { }
;; bb 121 artificial_uses: { u946(6){ }u947(7){ }u948(16){ }u949(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	
;; live  kill	
(note 898 897 964 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
;;  succ:       122 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 560 561 562 563

;; basic block 122, loop depth 6, count 0, freq 14, maybe hot
;;  prev block 121, next block 123, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       121 [100.0%]  (FALLTHRU)
;;              130 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 122 artificial_defs: { }
;; bb 122 artificial_uses: { u950(6){ }u951(7){ }u952(16){ }u953(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244 245
;; lr  def 	 17 [flags] 232 481
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	 17 [flags] 232 481
;; live  kill	 17 [flags]
(code_label 964 898 899 122 217 "" [0 uses])
(note 899 964 900 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(debug_insn 900 899 901 122 (var_location:DI num_to_read (const_int 0 [0])) -1
     (nil))
(debug_insn 901 900 902 122 (var_location:DI D#14 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 902 901 903 122 (var_location:DI D#13 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 903 902 904 122 (var_location:DI D#12 (ashift:DI (debug_expr:DI D#13)
        (const_int 3 [0x3]))) lex.yy.c:1327 -1
     (nil))
(debug_insn 904 903 905 122 (var_location:DI D#11 (plus:DI (debug_expr:DI D#14)
        (debug_expr:DI D#12))) lex.yy.c:1327 -1
     (nil))
(debug_insn 905 904 906 122 (var_location:DI D#10 (mem/f:DI (debug_expr:DI D#11) [0 +0 S8 A64])) lex.yy.c:1327 -1
     (nil))
(debug_insn 906 905 907 122 (var_location:DI b (debug_expr:DI D#10)) lex.yy.c:1327 -1
     (nil))
(insn 907 906 908 122 (set (reg/f:DI 232 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])) lex.yy.c:1330 89 {*movdi_internal}
     (nil))
(insn 908 907 910 122 (parallel [
            (set (reg:DI 481 [ D.6788 ])
                (minus:DI (reg/f:DI 244 [ D.6783 ])
                    (reg/f:DI 232 [ D.6783 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1330 261 {*subdi_1}
     (expr_list:REG_DEAD (reg/f:DI 244 [ D.6783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 910 908 911 122 (var_location:SI yy_c_buf_p_offset (subreg:SI (reg:DI 481 [ D.6788 ]) 0)) lex.yy.c:1330 -1
     (nil))
(insn 911 910 912 122 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 36 [0x24])) [2 _986->yy_is_our_buffer+0 S4 A32])
            (const_int 0 [0]))) lex.yy.c:1332 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 912 911 913 122 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 945)
            (pc))) lex.yy.c:1332 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 945)
;;  succ:       123 [50.0%]  (FALLTHRU)
;;              127 [50.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 245 481 560 561 562 563

;; basic block 123, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 122, next block 124, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       122 [50.0%]  (FALLTHRU)
;; bb 123 artificial_defs: { }
;; bb 123 artificial_uses: { u961(6){ }u962(7){ }u963(16){ }u964(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	 17 [flags] 237 238
;; live  in  	 88 89 147 152 224 232 245 481 560 561 562 563
;; live  gen 	 17 [flags] 237 238
;; live  kill	 17 [flags]
(note 913 912 914 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 914 913 915 123 (set (reg:DI 237 [ D.6781 ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])) lex.yy.c:1334 89 {*movdi_internal}
     (nil))
(insn 915 914 916 123 (parallel [
            (set (reg/v:DI 238 [ new_size ])
                (ashift:DI (reg:DI 237 [ D.6781 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1334 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 916 915 917 123 (var_location:DI new_size (reg/v:DI 238 [ new_size ])) lex.yy.c:1334 -1
     (nil))
(insn 917 916 918 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 238 [ new_size ])
            (const_int 0 [0]))) lex.yy.c:1336 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 918 917 919 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 925)
            (pc))) lex.yy.c:1336 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 925)
;;  succ:       124 [50.0%]  (FALLTHRU)
;;              125 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 238 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 237 238 245 481 560 561 562 563

;; basic block 124, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 123, next block 125, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       123 [50.0%]  (FALLTHRU)
;; bb 124 artificial_defs: { }
;; bb 124 artificial_uses: { u970(6){ }u971(7){ }u972(16){ }u973(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 237 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 245
;; lr  def 	 17 [flags] 240 482
;; live  in  	 88 89 147 152 224 232 237 245 481 560 561 562 563
;; live  gen 	 240 482
;; live  kill	 17 [flags]
(note 919 918 920 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 920 919 921 124 (parallel [
            (set (reg:DI 482 [ D.6781 ])
                (lshiftrt:DI (reg:DI 237 [ D.6781 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 546 {*lshrdi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 921 920 922 124 (parallel [
            (set (reg:DI 240 [ D.6781 ])
                (plus:DI (reg:DI 482 [ D.6781 ])
                    (reg:DI 237 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1337 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 482 [ D.6781 ])
        (expr_list:REG_DEAD (reg:DI 237 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 922 921 925 124 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg:DI 240 [ D.6781 ])) lex.yy.c:1337 89 {*movdi_internal}
     (nil))
;;  succ:       126 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 240 245 481 560 561 562 563

;; basic block 125, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 124, next block 126, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       123 [50.0%] 
;; bb 125 artificial_defs: { }
;; bb 125 artificial_uses: { u979(6){ }u980(7){ }u981(16){ }u982(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 238 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 238 245
;; lr  def 	 240
;; live  in  	 88 89 147 152 224 232 238 245 481 560 561 562 563
;; live  gen 	 240
;; live  kill	
(code_label 925 922 926 125 213 "" [1 uses])
(note 926 925 927 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 927 926 26 125 (set (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _986->yy_buf_size+0 S8 A64])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (nil))
(insn 26 927 928 125 (set (reg:DI 240 [ D.6781 ])
        (reg/v:DI 238 [ new_size ])) lex.yy.c:1339 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 238 [ new_size ])
        (nil)))
;;  succ:       126 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 560 561 562 563
;; live  out 	 88 89 147 152 224 232 240 245 481 560 561 562 563

;; basic block 126, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 125, next block 127, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       124 [100.0%]  (FALLTHRU)
;;              125 [100.0%]  (FALLTHRU)
;; bb 126 artificial_defs: { }
;; bb 126 artificial_uses: { u986(6){ }u987(7){ }u988(16){ }u989(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 232 240 245 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 232 240 245
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 242 483
;; live  in  	 88 89 147 152 224 232 240 245 481 560 561 562 563
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 242 483
;; live  kill	 17 [flags]
(code_label 928 26 929 126 214 "" [0 uses])
(note 929 928 930 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(debug_insn 930 929 931 126 (var_location:DI ptr (reg/f:DI 232 [ D.6783 ])) lex.yy.c:1343 -1
     (nil))
(debug_insn 931 930 932 126 (var_location:DI size (plus:DI (reg:DI 240 [ D.6781 ])
        (const_int 2 [0x2]))) lex.yy.c:1343 -1
     (nil))
(insn 932 931 933 126 (parallel [
            (set (reg:DI 483 [ D.6781 ])
                (plus:DI (reg:DI 240 [ D.6781 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 240 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 933 932 934 126 (set (reg:DI 4 si)
        (reg:DI 483 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 483 [ D.6781 ])
        (nil)))
(insn 934 933 935 126 (set (reg:DI 5 di)
        (reg/f:DI 232 [ D.6783 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 232 [ D.6783 ])
        (nil)))
(call_insn 935 934 936 126 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 936 935 937 126 (set (reg/f:DI 242 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 937 936 938 126 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
(debug_insn 938 937 939 126 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1343 -1
     (nil))
(insn 939 938 940 126 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (reg/f:DI 242 [ D.6793 ])) lex.yy.c:1343 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
(insn 940 939 941 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 242 [ D.6793 ])
            (const_int 0 [0]))) lex.yy.c:1349 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 941 940 945 126 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 948)
            (pc))) lex.yy.c:1349 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 0 (nil)))
 -> 948)
;;  succ:       128 (LOOP_EXIT)
;;              129 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 560 561 562 563
;; live  out 	 88 89 147 152 224 242 481 560 561 562 563

;; basic block 127, loop depth 0, count 0, freq 7, maybe hot
;;  prev block 126, next block 128, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       122 [50.0%]  (LOOP_EXIT)
;; bb 127 artificial_defs: { }
;; bb 127 artificial_uses: { u1003(6){ }u1004(7){ }u1005(16){ }u1006(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 245
;; live  gen 	
;; live  kill	
(code_label 945 941 946 127 212 "" [1 uses])
(note 946 945 947 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 947 946 948 127 (set (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _986->yy_ch_buf+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1347 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
;;  succ:       128 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 128, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 127, next block 129, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       126 (LOOP_EXIT)
;;              127 [100.0%]  (FALLTHRU)
;; bb 128 artificial_defs: { }
;; bb 128 artificial_uses: { u1008(6){ }u1009(7){ }u1010(16){ }u1011(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 948 947 949 128 215 "" [1 uses])
(note 949 948 950 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 950 949 951 128 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7f88bbbf2bd0 *.LC22>)) lex.yy.c:1351 89 {*movdi_internal}
     (nil))
(call_insn 951 950 954 128 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1351 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 129, loop depth 6, count 0, freq 14, maybe hot
;;  prev block 128, next block 130, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       126 [100.0%]  (FALLTHRU)
;; bb 129 artificial_defs: { }
;; bb 129 artificial_uses: { u1014(6){ }u1015(7){ }u1016(16){ }u1017(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 242 481 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 224 242 481
;; lr  def 	 17 [flags] 230 244 245 484 485 486
;; live  in  	 88 89 147 152 224 242 481 560 561 562 563
;; live  gen 	 17 [flags] 230 244 245 484 485 486
;; live  kill	 17 [flags]
(note 954 951 955 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 955 954 956 129 (set (reg:DI 484 [ D.6790 ])
        (sign_extend:DI (subreg:SI (reg:DI 481 [ D.6788 ]) 0))) lex.yy.c:1353 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:DI 481 [ D.6788 ])
        (nil)))
(insn 956 955 957 129 (parallel [
            (set (reg/f:DI 244 [ D.6783 ])
                (plus:DI (reg/f:DI 242 [ D.6793 ])
                    (reg:DI 484 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1353 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 484 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 242 [ D.6793 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 957 956 958 129 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 244 [ D.6783 ])) lex.yy.c:1353 89 {*movdi_internal}
     (nil))
(insn 958 957 959 129 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (reg/f:DI 152 [ D.6780 ]) [1 *_142+0 S8 A64])) lex.yy.c:1355 89 {*movdi_internal}
     (nil))
(insn 959 958 960 129 (set (reg:DI 486 [ _361->yy_buf_size ])
        (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])) lex.yy.c:1356 89 {*movdi_internal}
     (nil))
(insn 960 959 961 129 (parallel [
            (set (reg:DI 485 [ D.6781 ])
                (plus:DI (reg:DI 486 [ _361->yy_buf_size ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 486 [ _361->yy_buf_size ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                            (const_int 24 [0x18])) [4 _361->yy_buf_size+0 S8 A64])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 961 960 963 129 (parallel [
            (set (reg/v:DI 230 [ num_to_read ])
                (minus:DI (reg:DI 485 [ D.6781 ])
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1356 261 {*subdi_1}
     (expr_list:REG_DEAD (reg:DI 485 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 963 961 965 129 (var_location:DI num_to_read (reg/v:DI 230 [ num_to_read ])) -1
     (nil))
(insn 965 963 966 129 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 230 [ num_to_read ])
            (const_int 0 [0]))) lex.yy.c:1323 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 966 965 1378 129 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1378)
            (pc))) lex.yy.c:1323 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 1378)
;;  succ:       131 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              130 [95.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 230 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 230 244 245 560 561 562 563

;; basic block 130, loop depth 6, count 0, freq 13, maybe hot
;;  prev block 129, next block 131, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       129 [95.5%] 
;; bb 130 artificial_defs: { }
;; bb 130 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 152 224 244 245 560 561 562 563
;; live  gen 	
;; live  kill	
(code_label 1378 966 1377 130 253 "" [1 uses])
(note 1377 1378 967 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
;;  succ:       122 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 152 224 244 245 560 561 562 563
;; live  out 	 88 89 147 152 224 244 245 560 561 562 563

;; basic block 131, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 130, next block 132, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       129 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              120 [4.5%] 
;; bb 131 artificial_defs: { }
;; bb 131 artificial_uses: { u1031(6){ }u1032(7){ }u1033(16){ }u1034(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 230 245 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 245 562
;; lr  def 	 17 [flags] 309 487
;; live  in  	 88 89 147 224 230 245 560 561 562 563
;; live  gen 	 17 [flags] 309 487
;; live  kill	
(code_label 967 1377 968 131 211 "" [1 uses])
(note 968 967 1450 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 1450 968 969 131 (set (reg:DI 487)
        (reg:DI 562)) 89 {*movdi_internal}
     (nil))
(insn 969 1450 971 131 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 230 [ num_to_read ])
            (const_int 8192 [0x2000]))) 8 {*cmpdi_1}
     (nil))
(insn 971 969 972 131 (set (reg/v:DI 309 [ num_to_read ])
        (if_then_else:DI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg/v:DI 230 [ num_to_read ])
            (reg:DI 562))) 954 {*movdicc_noc}
     (expr_list:REG_DEAD (reg:DI 487)
        (expr_list:REG_DEAD (reg/v:DI 230 [ num_to_read ])
            (expr_list:REG_DEAD (reg:CC 17 flags)
                (nil)))))
(debug_insn 972 971 973 131 (var_location:DI num_to_read (reg/v:DI 309 [ num_to_read ])) -1
     (nil))
(insn 973 972 974 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:DI (reg/f:DI 245 [ D.6782 ])
                    (const_int 40 [0x28])) [2 _961->yy_is_interactive+0 S4 A64])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 974 973 975 131 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1000)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1000)
;;  succ:       132 [50.0%]  (FALLTHRU)
;;              137 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 560 561 562 563
;; live  out 	 88 89 147 224 245 309 560 561 562 563

;; basic block 132, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 131, next block 133, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       131 [50.0%]  (FALLTHRU)
;; bb 132 artificial_defs: { }
;; bb 132 artificial_uses: { u1042(6){ }u1043(7){ }u1044(16){ }u1045(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 212
;; live  in  	 88 89 147 224 309 560 561 562 563
;; live  gen 	 212
;; live  kill	
(note 975 974 27 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 27 975 1256 132 (set (reg/v:DI 212 [ n ])
        (const_int 0 [0])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
;;  succ:       133 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; live  out 	 88 89 147 212 224 309 560 561 562 563

;; basic block 133, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 132, next block 134, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       132 [100.0%]  (FALLTHRU)
;;              174 [100.0%]  (FALLTHRU)
;; bb 133 artificial_defs: { }
;; bb 133 artificial_uses: { u1046(6){ }u1047(7){ }u1048(16){ }u1049(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 251
;; live  in  	 88 89 147 212 224 309 560 561 562 563
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 251
;; live  kill	
(code_label 1256 27 976 133 232 "" [0 uses])
(note 976 1256 977 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(debug_insn 977 976 978 133 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(debug_insn 978 977 979 133 (var_location:SI c (const_int 42 [0x2a])) -1
     (nil))
(insn 979 978 980 133 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 980 979 1355 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>) [0 _IO_getc S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_IO_getc") [flags 0x41]  <function_decl 0x7f88bbf40510 _IO_getc>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(debug_insn 1355 980 981 133 (var_location:SI D#20 (reg:SI 0 ax)) -1
     (nil))
(insn 981 1355 982 133 (set (reg/v:SI 251 [ c ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 982 981 983 133 (var_location:SI c (debug_expr:SI D#20)) lex.yy.c:1364 -1
     (nil))
(insn 983 982 984 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int -1 [0xffffffffffffffff]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 984 983 985 133 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1299)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2799 (nil)))
 -> 1299)
;;  succ:       134 [72.0%]  (FALLTHRU)
;;              168 [28.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; live  out 	 88 89 147 212 224 251 309 560 561 562 563

;; basic block 134, loop depth 6, count 0, freq 2, maybe hot
;;  prev block 133, next block 135, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       133 [72.0%]  (FALLTHRU)
;; bb 134 artificial_defs: { }
;; bb 134 artificial_uses: { u1057(6){ }u1058(7){ }u1059(16){ }u1060(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 251
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 212 224 251 309 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(note 985 984 986 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 986 985 987 134 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 251 [ c ])
            (const_int 10 [0xa]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 987 986 1273 134 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1239)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7200 (nil)))
 -> 1239)
;;  succ:       164 [72.0%] 
;;              167 [28.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; live  out 	 88 89 147 212 224 251 309 560 561 562 563

;; basic block 135, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 134, next block 136, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       168 [50.0%]  (LOOP_EXIT)
;;              166 [0.0%]  (LOOP_EXIT)
;; bb 135 artificial_defs: { }
;; bb 135 artificial_uses: { u1063(6){ }u1064(7){ }u1065(16){ }u1066(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 1273 987 991 135 234 "" [2 uses])
(note 991 1273 992 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 992 991 993 135 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7f88bbbf2c60 *.LC23>)) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 993 992 1260 135 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 136, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 135, next block 137, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       167 [100.0%]  (FALLTHRU)
;;              164 [12.0%]  (FALLTHRU,LOOP_EXIT)
;;              169 [100.0%]  (FALLTHRU)
;; bb 136 artificial_defs: { }
;; bb 136 artificial_uses: { u1069(6){ }u1070(7){ }u1071(16){ }u1072(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212
;; lr  def 	 275
;; live  in  	 88 89 147 212 224 347 540 541 560 561 562 563
;; live  gen 	 275
;; live  kill	
(code_label 1260 993 995 136 233 "" [0 uses])
(note 995 1260 996 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 996 995 997 136 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 997 996 1000 136 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg/v:DI 212 [ n ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
        (nil)))
;;  succ:       142 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 560 561 562 563
;; live  out 	 88 89 147 224 275 347 540 541 560 561 562 563

;; basic block 137, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 136, next block 138, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       131 [50.0%] 
;; bb 137 artificial_defs: { }
;; bb 137 artificial_uses: { u1075(6){ }u1076(7){ }u1077(16){ }u1078(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 270
;; live  in  	 88 89 147 224 245 309 560 561 562 563
;; live  gen 	 0 [ax] 270
;; live  kill	
(code_label 1000 997 1001 137 218 "" [1 uses])
(note 1001 1000 1002 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(call_insn/u 1002 1001 1003 137 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>) [0 __errno_location S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__errno_location") [flags 0x41]  <function_decl 0x7f88bbffbca8 __errno_location>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1003 1002 1004 137 (set (reg/f:DI 270 [ D.6794 ])
        (reg:DI 0 ax)) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 1004 1003 1043 137 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
;;  succ:       138 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 560 561 562 563
;; live  out 	 88 89 147 224 245 270 309 560 561 562 563

;; basic block 138, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 137, next block 139, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       137 [100.0%]  (FALLTHRU)
;;              141 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 138 artificial_defs: { }
;; bb 138 artificial_uses: { u1082(6){ }u1083(7){ }u1084(16){ }u1085(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 245 309
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 274 275 488 489
;; live  in  	 88 89 147 224 245 270 309 560 561 562 563
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 274 275 488 489
;; live  kill	 17 [flags]
(code_label 1043 1004 1005 138 225 "" [0 uses])
(note 1005 1043 1006 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1006 1005 1007 138 (var_location:DI __ptr (plus:DI (mem/f/j:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [0 _971->yy_ch_buf+0 S8 A64])
        (reg/v:DI 224 [ number_to_move ]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1007 1006 1008 138 (var_location:DI __size (const_int 1 [0x1])) lex.yy.c:1364 -1
     (nil))
(debug_insn 1008 1007 1009 138 (var_location:DI __n (reg/v:DI 309 [ num_to_read ])) lex.yy.c:1364 -1
     (nil))
(debug_insn 1009 1008 1010 138 (var_location:DI __stream (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 -1
     (nil))
(insn 1010 1009 1011 138 (set (reg/f:DI 489 [ _971->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 245 [ D.6782 ])
                (const_int 8 [0x8])) [1 _971->yy_ch_buf+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 245 [ D.6782 ])
        (nil)))
(insn 1011 1010 1012 138 (parallel [
            (set (reg:DI 488 [ D.6783 ])
                (plus:DI (reg/v:DI 224 [ number_to_move ])
                    (reg/f:DI 489 [ _971->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 489 [ _971->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1012 1011 1013 138 (set (reg:DI 2 cx)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1013 1012 1014 138 (set (reg:DI 1 dx)
        (reg/v:DI 309 [ num_to_read ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1014 1013 1015 138 (set (reg:DI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (nil))
(insn 1015 1014 1016 138 (set (reg:DI 5 di)
        (reg:DI 488 [ D.6783 ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 488 [ D.6783 ])
        (nil)))
(call_insn 1016 1015 1017 138 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>) [0 __fread_alias S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 2 cx)
                (expr_list:REG_DEAD (reg:DI 1 dx)
                    (expr_list:REG_CALL_DECL (symbol_ref:DI ("*fread") [flags 0x41]  <function_decl 0x7f88bbfb8870 __fread_alias>)
                        (nil))))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 1017 1016 1018 138 (set (reg:DI 274 [ D.6781 ])
        (reg:DI 0 ax)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:295 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 1018 1017 1019 138 (var_location:DI __ptr (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1019 1018 1020 138 (var_location:DI __size (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1020 1019 1021 138 (var_location:DI __n (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(debug_insn 1021 1020 1022 138 (var_location:DI __stream (clobber (const_int 0 [0]))) lex.yy.c:1364 -1
     (nil))
(insn 1022 1021 1023 138 (set (reg:SI 275 [ D.6777 ])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1023 1022 1024 138 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (subreg:SI (reg:DI 274 [ D.6781 ]) 0)) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1024 1023 1025 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (subreg:SI (reg:DI 274 [ D.6781 ]) 0)
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:DI 274 [ D.6781 ])
        (nil)))
(jump_insn 1025 1024 1026 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1263)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1263)
;;  succ:       139 [29.0%]  (FALLTHRU)
;;              165 [71.0%]  (LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 275 309 560 561 562 563
;; live  out 	 88 89 147 224 270 275 309 560 561 562 563

;; basic block 139, loop depth 6, count 0, freq 2, maybe hot
;;  prev block 138, next block 140, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       138 [29.0%]  (FALLTHRU)
;; bb 139 artificial_defs: { }
;; bb 139 artificial_uses: { u1104(6){ }u1105(7){ }u1106(16){ }u1107(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 277
;; live  in  	 88 89 147 224 270 309 560 561 562 563
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 277
;; live  kill	
(note 1026 1025 1027 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(insn 1027 1026 1028 139 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1028 1027 1029 139 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1029 1028 1030 139 (set (reg:SI 277 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1030 1029 1031 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 277 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 277 [ D.6777 ])
        (nil)))
(jump_insn 1031 1030 1032 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1271)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1271)
;;  succ:       166 [50.0%] 
;;              140 [50.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; live  out 	 88 89 147 224 270 309 560 561 562 563

;; basic block 140, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 139, next block 141, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       139 [50.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 140 artificial_defs: { }
;; bb 140 artificial_uses: { u1113(6){ }u1114(7){ }u1115(16){ }u1116(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 275
;; live  in  	 88 89 147 224 560 561 562 563
;; live  gen 	 275
;; live  kill	
(note 1032 1031 1033 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 1033 1032 1036 140 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
;;  succ:       165 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 560 561 562 563
;; live  out 	 88 89 147 224 275 560 561 562 563

;; basic block 141, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 140, next block 142, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       166 [100.0%]  (FALLTHRU)
;; bb 141 artificial_defs: { }
;; bb 141 artificial_uses: { u1117(6){ }u1118(7){ }u1119(16){ }u1120(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 245 490 491
;; live  in  	 88 89 147 224 270 309 560 561 562 563
;; live  gen 	 5 [di] 245 490 491
;; live  kill	
(note 1036 1033 1037 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 1037 1036 1038 141 (set (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1364 90 {*movsi_internal}
     (nil))
(insn 1038 1037 1039 141 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1039 1038 1040 141 (call (mem:QI (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>) [0 clearerr S1 A8])
        (const_int 0 [0])) lex.yy.c:1364 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("clearerr") [flags 0x41]  <function_decl 0x7f88bbf95510 clearerr>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1040 1039 1041 141 (set (reg:DI 490 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1041 1040 1042 141 (set (reg/f:DI 491 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1042 1041 1046 141 (set (reg/f:DI 245 [ D.6782 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 490 [ yy_buffer_stack_top ])
                    (const_int 8 [0x8]))
                (reg/f:DI 491 [ yy_buffer_stack ])) [1 *_969+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 491 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 490 [ yy_buffer_stack_top ])
            (nil))))
;;  succ:       138 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 245 270 309 560 561 562 563
;; live  out 	 88 89 147 224 245 270 309 560 561 562 563

;; basic block 142, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 141, next block 143, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       136 [100.0%]  (FALLTHRU)
;;              165 [100.0%]  (FALLTHRU)
;; bb 142 artificial_defs: { }
;; bb 142 artificial_uses: { u1126(6){ }u1127(7){ }u1128(16){ }u1129(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 347
;; lr  def 	 17 [flags] 280 308
;; live  in  	 88 89 147 224 275 347 540 541 560 561 562 563
;; live  gen 	 17 [flags] 280 308
;; live  kill	
(code_label 1046 1042 1047 142 222 "" [0 uses])
(note 1047 1046 1048 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 1048 1047 1049 142 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_1064+0 S8 A64])) lex.yy.c:1367 89 {*movdi_internal}
     (nil))
(insn 1049 1048 29 142 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 32 [0x20])) [2 _429->yy_n_chars+0 S4 A64])
        (reg:SI 275 [ D.6777 ])) lex.yy.c:1367 90 {*movsi_internal}
     (nil))
(insn 29 1049 1050 142 (set (reg/v:SI 308 [ ret_val ])
        (const_int 0 [0])) lex.yy.c:1387 90 {*movsi_internal}
     (nil))
(insn 1050 29 1051 142 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 275 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1370 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 1051 1050 1052 142 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1078)
            (pc))) lex.yy.c:1370 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1078)
;;  succ:       143 [50.0%]  (FALLTHRU)
;;              146 [50.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 540 541 560 561 562 563
;; live  out 	 88 89 147 224 275 280 308 347 540 541 560 561 562 563

;; basic block 143, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 142, next block 144, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       142 [50.0%]  (FALLTHRU)
;;              119 [100.0%]  (FALLTHRU)
;; bb 143 artificial_defs: { }
;; bb 143 artificial_uses: { u1135(6){ }u1136(7){ }u1137(16){ }u1138(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 540 541 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1052 1051 1053 143 210 "" [0 uses])
(note 1053 1052 1054 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 1054 1053 1055 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 224 [ number_to_move ])
            (const_int 0 [0]))) lex.yy.c:1372 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 1055 1054 1056 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1068)
            (pc))) lex.yy.c:1372 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1068)
;;  succ:       144 [29.0%]  (FALLTHRU)
;;              145 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; live  out 	 88 89 147 224 540 541 560 561 562 563

;; basic block 144, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 143, next block 145, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       143 [29.0%]  (FALLTHRU)
;; bb 144 artificial_defs: { }
;; bb 144 artificial_uses: { u1141(6){ }u1142(7){ }u1143(16){ }u1144(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 275 280 308 347 492 493 494
;; live  in  	 88 89 147 224 560 561 562 563
;; live  gen 	 5 [di] 275 280 308 347 492 493 494
;; live  kill	 17 [flags]
(note 1056 1055 1057 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1057 1056 1058 144 (var_location:SI ret_val (const_int 1 [0x1])) lex.yy.c:1374 -1
     (nil))
(insn 1058 1057 1059 144 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1375 89 {*movdi_internal}
     (nil))
(call_insn 1059 1058 1060 144 (call (mem:QI (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>) [0 yyrestart S1 A8])
        (const_int 0 [0])) lex.yy.c:1375 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z9yyrestartP8_IO_FILE") [flags 0x3]  <function_decl 0x7f88bc07c1b0 yyrestart>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1060 1059 1061 144 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 1061 1060 1062 144 (set (reg:DI 493 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1062 1061 1063 144 (parallel [
            (set (reg:DI 492 [ D.6781 ])
                (ashift:DI (reg:DI 493 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 493 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1063 1062 1064 144 (set (reg/f:DI 494 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1064 1063 1065 144 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg:DI 492 [ D.6781 ])
                    (reg/f:DI 494 [ yy_buffer_stack ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 494 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 492 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 492 [ D.6781 ]))
                    (nil))))))
(insn 1065 1064 30 144 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_954+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 30 1065 1068 144 (set (reg/v:SI 308 [ ret_val ])
        (const_int 1 [0x1])) lex.yy.c:1374 90 {*movsi_internal}
     (nil))
;;  succ:       146 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 560 561 562 563
;; live  out 	 88 89 147 224 275 280 308 347 560 561 562 563

;; basic block 145, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 144, next block 146, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       143 [71.0%] 
;; bb 145 artificial_defs: { }
;; bb 145 artificial_uses: { u1152(6){ }u1153(7){ }u1154(16){ }u1155(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 540 541 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 540 541
;; lr  def 	 17 [flags] 275 280 308 347 495
;; live  in  	 88 89 147 224 540 541 560 561 562 563
;; live  gen 	 275 280 308 347 495
;; live  kill	 17 [flags]
(code_label 1068 30 1069 145 227 "" [1 uses])
(note 1069 1068 1070 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1070 1069 1072 145 (var_location:SI ret_val (const_int 2 [0x2])) lex.yy.c:1380 -1
     (nil))
(insn 1072 1070 1074 145 (parallel [
            (set (reg:DI 495 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 540 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 1074 1072 1075 145 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 495 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1381 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 541 [ yy_buffer_stack ])
        (expr_list:REG_DEAD (reg:DI 495 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                        (reg:DI 495 [ D.6781 ]))
                    (nil))))))
(insn 1075 1074 1076 145 (set (reg/f:DI 280 [ D.6782 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_436+0 S8 A64])) lex.yy.c:1381 89 {*movdi_internal}
     (nil))
(insn 1076 1075 1077 145 (set (mem:SI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 60 [0x3c])) [2 _437->yy_buffer_status+0 S4 A32])
        (const_int 2 [0x2])) lex.yy.c:1382 90 {*movsi_internal}
     (nil))
(insn 1077 1076 31 145 (set (reg:SI 275 [ D.6777 ])
        (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) 90 {*movsi_internal}
     (nil))
(insn 31 1077 1078 145 (set (reg/v:SI 308 [ ret_val ])
        (const_int 2 [0x2])) lex.yy.c:1380 90 {*movsi_internal}
     (nil))
;;  succ:       146 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 560 561 562 563
;; live  out 	 88 89 147 224 275 280 308 347 560 561 562 563

;; basic block 146, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 145, next block 147, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       142 [50.0%] 
;;              144 [100.0%]  (FALLTHRU)
;;              145 [100.0%]  (FALLTHRU)
;; bb 146 artificial_defs: { }
;; bb 146 artificial_uses: { u1166(6){ }u1167(7){ }u1168(16){ }u1169(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 280 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 224 275 280
;; lr  def 	 17 [flags] 287 289
;; live  in  	 88 89 147 224 275 280 308 347 560 561 562 563
;; live  gen 	 17 [flags] 287 289
;; live  kill	 17 [flags]
(code_label 1078 31 1079 146 226 "" [1 uses])
(note 1079 1078 1080 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1080 1079 1081 146 (var_location:SI ret_val (reg/v:SI 308 [ ret_val ])) -1
     (nil))
(insn 1081 1080 1083 146 (parallel [
            (set (reg:SI 287 [ D.6795 ])
                (plus:SI (reg:SI 275 [ D.6777 ])
                    (subreg:SI (reg/v:DI 224 [ number_to_move ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1389 217 {*addsi_1}
     (expr_list:REG_DEAD (reg/v:DI 224 [ number_to_move ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1083 1081 1084 146 (set (reg:DI 289 [ D.6781 ])
        (sign_extend:DI (reg:SI 287 [ D.6795 ]))) lex.yy.c:1389 142 {*extendsidi2_rex64}
     (nil))
(insn 1084 1083 1085 146 (set (reg:CC 17 flags)
        (compare:CC (reg:DI 289 [ D.6781 ])
            (mem:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                    (const_int 24 [0x18])) [4 _957->yy_buf_size+0 S8 A64]))) lex.yy.c:1389 8 {*cmpdi_1}
     (nil))
(jump_insn 1085 1084 1086 146 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 1109)
            (pc))) lex.yy.c:1389 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 7100 (nil)))
 -> 1109)
;;  succ:       147 [29.0%]  (FALLTHRU)
;;              149 [71.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 560 561 562 563
;; live  out 	 88 89 147 275 280 287 289 308 347 560 561 562 563

;; basic block 147, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 146, next block 148, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       146 [29.0%]  (FALLTHRU)
;; bb 147 artificial_defs: { }
;; bb 147 artificial_uses: { u1178(6){ }u1179(7){ }u1180(16){ }u1181(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 275 280 287 289 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 280 287 347
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 297 299 498 499 500 501 502
;; live  in  	 88 89 147 275 280 287 289 308 347 560 561 562 563
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 297 299 498 499 500 501 502
;; live  kill	 17 [flags]
(note 1086 1085 1087 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1087 1086 1088 147 (var_location:SI new_size (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
            (const_int 1 [0x1]))
        (reg:SI 287 [ D.6795 ]))) lex.yy.c:1391 -1
     (nil))
(debug_insn 1088 1087 1089 147 (var_location:DI ptr (mem/f/j:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
            (const_int 8 [0x8])) [0 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:1392 -1
     (nil))
(debug_insn 1089 1088 1090 147 (var_location:DI size (sign_extend:DI (plus:SI (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                (const_int 1 [0x1]))
            (reg:SI 287 [ D.6795 ])))) lex.yy.c:1392 -1
     (nil))
(insn 1090 1089 1091 147 (parallel [
            (set (reg:SI 498 [ D.6777 ])
                (ashiftrt:SI (reg:SI 275 [ D.6777 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 275 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1091 1090 1092 147 (parallel [
            (set (reg:SI 499 [ D.6795 ])
                (plus:SI (reg:SI 498 [ D.6777 ])
                    (reg:SI 287 [ D.6795 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2136 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 498 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1092 1091 1093 147 (set (reg:DI 500 [ D.6781 ])
        (sign_extend:DI (reg:SI 499 [ D.6795 ]))) lex.yy.c:2136 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg:SI 499 [ D.6795 ])
        (nil)))
(insn 1093 1092 1094 147 (set (reg/f:DI 501 [ _957->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) lex.yy.c:2136 89 {*movdi_internal}
     (nil))
(insn 1094 1093 1095 147 (set (reg:DI 4 si)
        (reg:DI 500 [ D.6781 ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 500 [ D.6781 ])
        (nil)))
(insn 1095 1094 1096 147 (set (reg:DI 5 di)
        (reg/f:DI 501 [ _957->yy_ch_buf ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 501 [ _957->yy_ch_buf ])
        (nil)))
(call_insn 1096 1095 1097 147 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 1097 1096 1098 147 (set (reg/f:DI 297 [ D.6793 ])
        (reg:DI 0 ax)) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 1098 1097 1099 147 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
(debug_insn 1099 1098 1100 147 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1392 -1
     (nil))
(insn 1100 1099 1101 147 (set (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])
        (reg/f:DI 297 [ D.6793 ])) lex.yy.c:1392 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 297 [ D.6793 ])
        (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
            (nil))))
(insn 1101 1100 1102 147 (set (reg/f:DI 502 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (nil))
(insn 1102 1101 1103 147 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 502 [ *_955 ])
                (const_int 8 [0x8])) [1 _457->yy_ch_buf+0 S8 A64])) lex.yy.c:1393 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 502 [ *_955 ])
        (nil)))
(insn 1103 1102 1104 147 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 299 [ D.6783 ])
            (const_int 0 [0]))) lex.yy.c:1393 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 1104 1103 1105 147 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1112)
            (pc))) lex.yy.c:1393 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1112)
;;  succ:       148 [0.0%]  (FALLTHRU,LOOP_EXIT)
;;              150 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 560 561 562 563
;; live  out 	 88 89 147 287 289 299 308 347 560 561 562 563

;; basic block 148, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 147, next block 149, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       147 [0.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 148 artificial_defs: { }
;; bb 148 artificial_uses: { u1204(6){ }u1205(7){ }u1206(16){ }u1207(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 1105 1104 1106 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 1106 1105 1107 148 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7f88bbbf2cf0 *.LC24>)) lex.yy.c:1394 89 {*movdi_internal}
     (nil))
(call_insn 1107 1106 1109 148 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1394 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 149, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 148, next block 150, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       146 [71.0%] 
;; bb 149 artificial_defs: { }
;; bb 149 artificial_uses: { u1210(6){ }u1211(7){ }u1212(16){ }u1213(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 280 287 289 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 280
;; lr  def 	 299
;; live  in  	 88 89 147 280 287 289 308 347 560 561 562 563
;; live  gen 	 299
;; live  kill	
(code_label 1109 1107 1110 149 228 "" [1 uses])
(note 1110 1109 1111 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 1111 1110 1112 149 (set (reg/f:DI 299 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 280 [ D.6782 ])
                (const_int 8 [0x8])) [1 _957->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 280 [ D.6782 ])
        (nil)))
;;  succ:       150 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 560 561 562 563
;; live  out 	 88 89 147 287 289 299 308 347 560 561 562 563

;; basic block 150, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 149, next block 151, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       149 [100.0%]  (FALLTHRU)
;;              147 [100.0%] 
;; bb 150 artificial_defs: { }
;; bb 150 artificial_uses: { u1215(6){ }u1216(7){ }u1217(16){ }u1218(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 287 289 299 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 287 289 299 308 347
;; lr  def 	 17 [flags] 306 503 504 505
;; live  in  	 88 89 147 287 289 299 308 347 560 561 562 563
;; live  gen 	 17 [flags] 306 503 504 505
;; live  kill	
(code_label 1112 1111 1113 150 229 "" [1 uses])
(note 1113 1112 1114 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 1114 1113 1115 150 (set (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])
        (reg:SI 287 [ D.6795 ])) lex.yy.c:1397 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 287 [ D.6795 ])
        (nil)))
(insn 1115 1114 1116 150 (set (mem:QI (plus:DI (reg/f:DI 299 [ D.6783 ])
                (reg:DI 289 [ D.6781 ])) [0 *_461+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1398 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 299 [ D.6783 ])
        (nil)))
(insn 1116 1115 1117 150 (set (reg/f:DI 503 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (nil))
(insn 1117 1116 1118 150 (set (reg/f:DI 504 [ _462->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 503 [ *_955 ])
                (const_int 8 [0x8])) [1 _462->yy_ch_buf+0 S8 A64])) lex.yy.c:1399 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 503 [ *_955 ])
        (nil)))
(insn 1118 1117 1119 150 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 504 [ _462->yy_ch_buf ])
                    (reg:DI 289 [ D.6781 ]))
                (const_int 1 [0x1])) [0 *_465+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1399 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 504 [ _462->yy_ch_buf ])
        (nil)))
(insn 1119 1118 1120 150 (set (reg/f:DI 505 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
(insn 1120 1119 1121 150 (set (reg/f:DI 306 [ D.6783 ])
        (mem/f:DI (plus:DI (reg/f:DI 505 [ *_955 ])
                (const_int 8 [0x8])) [1 _466->yy_ch_buf+0 S8 A64])) lex.yy.c:1401 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 505 [ *_955 ])
        (nil)))
(insn 1121 1120 1122 150 (set (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1401 89 {*movdi_internal}
     (nil))
(debug_insn 1122 1121 1123 150 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1123 1122 1124 150 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1124 1123 1125 150 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1125 1124 1126 150 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1126 1125 1127 150 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1127 1126 1128 150 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1128 1127 1129 150 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1129 1128 1130 150 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1130 1129 1131 150 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1131 1130 1132 150 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1132 1131 1133 150 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1133 1132 1134 150 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(insn 1134 1133 1135 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 1 [0x1]))) lex.yy.c:1205 7 {*cmpsi_1}
     (nil))
(jump_insn 1135 1134 1351 150 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1147)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 10000 (nil)))
 -> 1147)
;;  succ:       154 [100.0%] 
;;              151 (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 289 306 308 347 560 561 562 563
;; live  out 	 88 89 147 289 306 308 347 560 561 562 563

;; basic block 151, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 150, next block 152, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       150 (FALLTHRU,LOOP_EXIT)
;; bb 151 artificial_defs: { }
;; bb 151 artificial_uses: { u1231(6){ }u1232(7){ }u1233(16){ }u1234(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 308 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 308
;; lr  def 	 17 [flags]
;; live  in  	 147 289 306 308 347 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(note 1351 1135 1136 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 1136 1351 1137 151 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 308 [ ret_val ])
            (const_int 2 [0x2]))) lex.yy.c:1205 7 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/v:SI 308 [ ret_val ])
        (nil)))
(jump_insn 1137 1136 1140 151 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1140)
            (pc))) lex.yy.c:1205 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2900 (nil)))
 -> 1140)
;;  succ:       152 [29.0%] 
;;              155 [71.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 289 306 347 560 561 562 563
;; live  out 	 147 289 306 347 560 561 562 563

;; basic block 152, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 151, next block 153, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       151 [29.0%] 
;; bb 152 artificial_defs: { }
;; bb 152 artificial_uses: { u1237(6){ }u1238(7){ }u1239(16){ }u1240(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 289 347
;; lr  def 	 17 [flags] 88 324 506 507
;; live  in  	 289 347 560 561 562 563
;; live  gen 	 88 324 506 507
;; live  kill	 17 [flags]
(code_label 1140 1137 1141 152 231 "" [1 uses])
(note 1141 1140 1142 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(insn 1142 1141 1143 152 (set (reg/f:DI 506 [ *_955 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_955+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 347 [ D.6780 ])
        (nil)))
(insn 1143 1142 1144 152 (set (reg/f:DI 507 [ _934->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 506 [ *_955 ])
                (const_int 8 [0x8])) [1 _934->yy_ch_buf+0 S8 A64])) 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 506 [ *_955 ])
        (nil)))
(insn 1144 1143 33 152 (parallel [
            (set (reg/f:DI 324 [ D.6783 ])
                (plus:DI (reg:DI 289 [ D.6781 ])
                    (reg/f:DI 507 [ _934->yy_ch_buf ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 507 [ _934->yy_ch_buf ])
        (expr_list:REG_DEAD (reg:DI 289 [ D.6781 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 33 1144 1344 152 (set (reg/v/f:DI 88 [ yy_cp ])
        (reg/f:DI 324 [ D.6783 ])) lex.yy.c:1205 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 324 [ D.6783 ])
        (nil)))
;;  succ:       156 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 560 561 562 563
;; live  out 	 88 560 561 562 563

;; basic block 153, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 152, next block 154, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       112 [16.1%] 
;; bb 153 artificial_defs: { }
;; bb 153 artificial_uses: { u1246(6){ }u1247(7){ }u1248(16){ }u1249(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 213 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 306
;; live  in  	 88 89 213 560 561 562 563
;; live  gen 	 306
;; live  kill	
(code_label 1344 33 1343 153 242 "" [1 uses])
(note 1343 1344 32 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 32 1343 1147 153 (set (reg/f:DI 306 [ D.6783 ])
        (reg/v/f:DI 213 [ source ])) lex.yy.c:1277 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 213 [ source ])
        (nil)))
;;  succ:       154 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 560 561 562 563
;; live  out 	 88 89 306 560 561 562 563

;; basic block 154, loop depth 5, count 0, freq 0, maybe hot
;;  prev block 153, next block 155, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       153 [100.0%]  (FALLTHRU)
;;              150 [100.0%] 
;; bb 154 artificial_defs: { }
;; bb 154 artificial_uses: { u1251(6){ }u1252(7){ }u1253(16){ }u1254(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 306 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 306
;; lr  def 	 17 [flags] 90 508 509 511 512 513
;; live  in  	 88 89 306 560 561 562 563
;; live  gen 	 90 508 509 511 512 513
;; live  kill	 17 [flags]
(code_label 1147 32 1148 154 205 "" [1 uses])
(note 1148 1147 1149 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1149 1148 1150 154 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1150 1149 1151 154 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1151 1150 1152 154 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1152 1151 1153 154 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1153 1152 1154 154 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1154 1153 1155 154 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1155 1154 1156 154 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1156 1155 1157 154 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1157 1156 1158 154 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1158 1157 1159 154 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1159 1158 1160 154 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1160 1159 1161 154 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(insn 1161 1160 1162 154 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/f:DI 306 [ D.6783 ])) lex.yy.c:1222 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
        (nil)))
(insn 1162 1161 1163 154 (set (reg:SI 509 [ yy_start ])
        (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])) lex.yy.c:1224 90 {*movsi_internal}
     (nil))
(insn 1163 1162 1164 154 (parallel [
            (set (reg:SI 508 [ D.6777 ])
                (plus:SI (reg:SI 509 [ yy_start ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 509 [ yy_start ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff]))
                (nil)))))
(insn 1164 1163 1165 154 (parallel [
            (set (reg:SI 511)
                (lshiftrt:SI (reg:SI 508 [ D.6777 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 544 {*lshrsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 1165 1164 1166 154 (parallel [
            (set (reg:SI 512)
                (plus:SI (reg:SI 511)
                    (reg:SI 508 [ D.6777 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 511)
        (expr_list:REG_DEAD (reg:SI 508 [ D.6777 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1166 1165 1167 154 (parallel [
            (set (reg:SI 513 [ D.6777 ])
                (ashiftrt:SI (reg:SI 512)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 545 {*ashrsi3_1}
     (expr_list:REG_DEAD (reg:SI 512)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1167 1166 1168 154 (parallel [
            (set (reg/v:SI 90 [ yy_act ])
                (plus:SI (reg:SI 513 [ D.6777 ])
                    (const_int 47 [0x2f])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1224 217 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 513 [ D.6777 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(debug_insn 1168 1167 1172 154 (var_location:SI yy_act (reg/v:SI 90 [ yy_act ])) lex.yy.c:1224 -1
     (nil))
;;  succ:       44 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 90 560 561 562 563
;; live  out 	 88 89 90 560 561 562 563

;; basic block 155, loop depth 3, count 0, freq 0, maybe hot
;;  prev block 154, next block 156, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       151 [71.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 155 artificial_defs: { }
;; bb 155 artificial_uses: { u1263(6){ }u1264(7){ }u1265(16){ }u1266(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147 306
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 88 89 514
;; live  in  	 147 306 560 561 562 563
;; live  gen 	 0 [ax] 87 88 89 514
;; live  kill	 17 [flags]
(note 1172 1168 1173 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 1173 1172 1174 155 (set (reg:DI 514 [ D.6790 ])
        (sign_extend:DI (reg/v:SI 147 [ yy_amount_of_matched_text ]))) lex.yy.c:1238 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 147 [ yy_amount_of_matched_text ])
        (nil)))
(insn 1174 1173 1175 155 (parallel [
            (set (reg/v/f:DI 88 [ yy_cp ])
                (plus:DI (reg/f:DI 306 [ D.6783 ])
                    (reg:DI 514 [ D.6790 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1238 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 514 [ D.6790 ])
        (expr_list:REG_DEAD (reg/f:DI 306 [ D.6783 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1175 1174 1176 155 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1238 89 {*movdi_internal}
     (nil))
(call_insn 1176 1175 1177 155 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1240 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1177 1176 1178 155 (set (reg/v:SI 87 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1240 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 1178 1177 1179 155 (var_location:SI yy_current_state (reg/v:SI 87 [ yy_current_state ])) lex.yy.c:1240 -1
     (nil))
(debug_insn 1179 1178 1180 155 (var_location:DI yy_cp (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1242 -1
     (nil))
(insn 1180 1179 1181 155 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1243 89 {*movdi_internal}
     (nil))
(debug_insn 1181 1180 1184 155 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1243 -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 88 89 560 561 562 563
;; live  out 	 87 88 89 560 561 562 563

;; basic block 156, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 155, next block 157, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       152 [100.0%]  (FALLTHRU)
;;              113 [100.0%]  (FALLTHRU)
;; bb 156 artificial_defs: { }
;; bb 156 artificial_uses: { u1276(6){ }u1277(7){ }u1278(16){ }u1279(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 160 186 516
;; live  in  	 88 560 561 562 563
;; live  gen 	 0 [ax] 89 160 186 516
;; live  kill	
(code_label 1184 1181 1185 156 206 "" [0 uses])
(note 1185 1184 1186 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1186 1185 1187 156 (var_location:SI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1187 1186 1188 156 (var_location:DI n (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1188 1187 1189 156 (var_location:SI c (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1189 1188 1190 156 (var_location:DI new_size (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1190 1189 1191 156 (var_location:SI yy_c_buf_p_offset (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1191 1190 1192 156 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1192 1191 1193 156 (var_location:DI num_to_read (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1193 1192 1194 156 (var_location:SI ret_val (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1194 1193 1195 156 (var_location:DI i (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1195 1194 1196 156 (var_location:DI number_to_move (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1196 1195 1197 156 (var_location:DI source (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1197 1196 1198 156 (var_location:DI dest (clobber (const_int 0 [0]))) lex.yy.c:1205 -1
     (nil))
(debug_insn 1198 1197 1199 156 (var_location:DI D#9 (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1199 1198 1200 156 (var_location:DI D#8 (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1200 1199 1201 156 (var_location:DI D#7 (ashift:DI (debug_expr:DI D#8)
        (const_int 3 [0x3]))) lex.yy.c:1248 -1
     (nil))
(debug_insn 1201 1200 1202 156 (var_location:DI D#6 (plus:DI (debug_expr:DI D#9)
        (debug_expr:DI D#7))) lex.yy.c:1248 -1
     (nil))
(debug_insn 1202 1201 1203 156 (var_location:DI D#5 (mem/f:DI (debug_expr:DI D#6) [0 +0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1203 1202 1204 156 (var_location:DI D#4 (mem/f/j:DI (plus:DI (debug_expr:DI D#5)
            (const_int 8 [0x8])) [0 D#5->yy_ch_buf+0 S8 A64])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1204 1203 1205 156 (var_location:SI D#3 (mem/c:SI (symbol_ref:DI ("_ZL10yy_n_chars") [flags 0x2]  <var_decl 0x7f88bc080360 yy_n_chars>) [2 yy_n_chars+0 S4 A32])) lex.yy.c:1248 -1
     (nil))
(debug_insn 1205 1204 1206 156 (var_location:DI D#2 (sign_extend:DI (debug_expr:SI D#3))) lex.yy.c:1248 -1
     (nil))
(insn 1206 1205 1207 156 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (reg/v/f:DI 88 [ yy_cp ])) lex.yy.c:1248 89 {*movdi_internal}
     (nil))
(call_insn 1207 1206 1208 156 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>) [0 yy_get_previous_state S1 A8])
            (const_int 0 [0]))) lex.yy.c:1250 669 {*call_value}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL21yy_get_previous_statev") [flags 0x3]  <function_decl 0x7f88bc07c000 yy_get_previous_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
(insn 1208 1207 1209 156 (set (reg/v:SI 160 [ yy_current_state ])
        (reg:SI 0 ax)) lex.yy.c:1250 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(debug_insn 1209 1208 1210 156 (var_location:SI yy_current_state (reg/v:SI 160 [ yy_current_state ])) lex.yy.c:1250 -1
     (nil))
(debug_insn 1210 1209 1211 156 (var_location:DI yy_cp (plus:DI (debug_expr:DI D#4)
        (debug_expr:DI D#2))) lex.yy.c:1252 -1
     (nil))
(insn 1211 1210 1212 156 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1253 89 {*movdi_internal}
     (nil))
(debug_insn 1212 1211 1214 156 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1253 -1
     (nil))
(insn 1214 1212 1215 156 (set (reg:DI 516 [ yy_current_state ])
        (sign_extend:DI (reg/v:SI 160 [ yy_current_state ]))) 142 {*extendsidi2_rex64}
     (expr_list:REG_DEAD (reg/v:SI 160 [ yy_current_state ])
        (nil)))
(insn 1215 1214 1218 156 (set (reg:HI 186 [ D.6786 ])
        (mem/u:HI (plus:DI (mult:DI (reg:DI 516 [ yy_current_state ])
                    (const_int 2 [0x2]))
                (symbol_ref:DI ("_ZL9yy_accept") [flags 0x2]  <var_decl 0x7f88bc080990 yy_accept>)) [3 yy_accept S2 A16])) 92 {*movhi_internal}
     (expr_list:REG_DEAD (reg:DI 516 [ yy_current_state ])
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563

;; basic block 157, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 156, next block 158, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       44 [2.2%]  (LOOP_EXIT)
;; bb 157 artificial_defs: { }
;; bb 157 artificial_uses: { u1288(6){ }u1289(7){ }u1290(16){ }u1291(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 1218 1215 1219 157 140 "" [1 uses])
(note 1219 1218 1220 157 [bb 157] NOTE_INSN_BASIC_BLOCK)
(insn 1220 1219 1221 157 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7f88bbbf2d80 *.LC25>)) lex.yy.c:1261 89 {*movdi_internal}
     (nil))
(call_insn 1221 1220 1223 157 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1261 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 158, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 157, next block 159, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 158 artificial_defs: { }
;; bb 158 artificial_uses: { u1294(6){ }u1295(7){ }u1296(16){ }u1297(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1223 1221 1224 158 156 "" [1 uses])
(note 1224 1223 42 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(insn 42 1224 1330 158 (set (reg:SI 92 [ D.6777 ])
        (const_int 276 [0x114])) mycc.l:75 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 159, loop depth 0, count 0, freq 2, maybe hot
;;  prev block 158, next block 160, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       45 [2.3%]  (LOOP_EXIT)
;; bb 159 artificial_defs: { }
;; bb 159 artificial_uses: { u1298(6){ }u1299(7){ }u1300(16){ }u1301(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1330 42 1329 159 238 "" [1 uses])
(note 1329 1330 43 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(insn 43 1329 1334 159 (set (reg:SI 92 [ D.6777 ])
        (const_int 277 [0x115])) mycc.l:76 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 160, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 159, next block 161, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       54 [2.0%]  (LOOP_EXIT)
;; bb 160 artificial_defs: { }
;; bb 160 artificial_uses: { u1302(6){ }u1303(7){ }u1304(16){ }u1305(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1334 43 1333 160 239 "" [1 uses])
(note 1333 1334 68 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(insn 68 1333 1338 160 (set (reg:SI 92 [ D.6777 ])
        (const_int 0 [0])) mycc.l:62 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 161, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 160, next block 162, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       55 [2.0%]  (LOOP_EXIT)
;; bb 161 artificial_defs: { }
;; bb 161 artificial_uses: { u1306(6){ }u1307(7){ }u1308(16){ }u1309(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 92
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 92
;; live  kill	
(code_label 1338 68 1337 161 240 "" [1 uses])
(note 1337 1338 67 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(insn 67 1337 1225 161 (set (reg:SI 92 [ D.6777 ])
        (const_int 0 [0])) mycc.l:62 90 {*movsi_internal}
     (nil))
;;  succ:       162 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92

;; basic block 162, loop depth 0, count 0, freq 61, maybe hot
;;  prev block 161, next block 163, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       63 [100.0%]  (FALLTHRU)
;;              58 [100.0%]  (FALLTHRU)
;;              62 [100.0%]  (FALLTHRU)
;;              60 [100.0%]  (FALLTHRU)
;;              70 [21.6%] 
;;              68 [100.0%]  (FALLTHRU)
;;              69 [100.0%]  (FALLTHRU)
;;              71 [100.0%]  (FALLTHRU)
;;              159 [100.0%]  (FALLTHRU)
;;              158 [100.0%]  (FALLTHRU)
;;              46 [100.0%]  (FALLTHRU)
;;              72 [100.0%]  (FALLTHRU)
;;              73 [100.0%]  (FALLTHRU)
;;              74 [100.0%]  (FALLTHRU)
;;              75 [100.0%]  (FALLTHRU)
;;              76 [100.0%]  (FALLTHRU)
;;              77 [100.0%]  (FALLTHRU)
;;              78 [100.0%]  (FALLTHRU)
;;              79 [100.0%]  (FALLTHRU)
;;              80 [100.0%]  (FALLTHRU)
;;              81 [100.0%]  (FALLTHRU)
;;              82 [100.0%]  (FALLTHRU)
;;              83 [100.0%]  (FALLTHRU)
;;              84 [100.0%]  (FALLTHRU)
;;              85 [100.0%]  (FALLTHRU)
;;              86 [100.0%]  (FALLTHRU)
;;              87 [100.0%]  (FALLTHRU)
;;              88 [100.0%]  (FALLTHRU)
;;              89 [100.0%]  (FALLTHRU)
;;              90 [100.0%]  (FALLTHRU)
;;              91 [100.0%]  (FALLTHRU)
;;              92 [100.0%]  (FALLTHRU)
;;              93 [100.0%]  (FALLTHRU)
;;              94 [100.0%]  (FALLTHRU)
;;              160 [100.0%]  (FALLTHRU)
;;              161 [100.0%]  (FALLTHRU)
;; bb 162 artificial_defs: { }
;; bb 162 artificial_uses: { u1314(6){ }u1315(7){ }u1316(16){ }u1317(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; lr  def 	 0 [ax] 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92
;; live  gen 	 0 [ax] 17 [flags]
;; live  kill	
(code_label 1225 67 1226 162 157 "" [1 uses])
(note 1226 1225 1319 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(insn 1319 1226 1320 162 (set (reg/i:SI 0 ax)
        (reg:SI 92 [ D.6777 ])) lex.yy.c:1265 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92 [ D.6777 ])
        (nil)))
(insn 1320 1319 1321 162 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 20 frame)
                                (const_int -8 [0xfffffffffffffff8])) [1 D.6797+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) lex.yy.c:1265 990 {stack_tls_protect_test_di}
     (nil))
(jump_insn 1321 1320 1230 162 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1324)
            (pc))) lex.yy.c:1265 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 1324)
;;  succ:       171 [100.0%] 
;;              170 [0.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 163, loop depth 4, count 0, freq 0, maybe hot
;;  prev block 162, next block 164, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       106 [28.0%] 
;; bb 163 artificial_defs: { }
;; bb 163 artificial_uses: { u1322(6){ }u1323(7){ }u1324(16){ }u1325(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 186 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 89
;; live  in  	 88 186 560 561 562 563
;; live  gen 	 89
;; live  kill	
(code_label 1230 1321 1231 163 201 "" [1 uses])
(note 1231 1230 1232 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1232 1231 1233 163 (var_location:SI yy_current_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 1233 1232 1234 163 (var_location:DI yy_cp (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(debug_insn 1234 1233 1235 163 (var_location:SI yy_next_state (clobber (const_int 0 [0]))) lex.yy.c:1186 -1
     (nil))
(insn 1235 1234 1236 163 (set (reg/v/f:DI 89 [ yy_cp ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:1188 89 {*movdi_internal}
     (nil))
(debug_insn 1236 1235 1239 163 (var_location:DI yy_bp (reg/v/f:DI 89 [ yy_cp ])) lex.yy.c:1188 -1
     (nil))
;;  succ:       33 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 186 560 561 562 563
;; live  out 	 88 89 186 560 561 562 563

;; basic block 164, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 163, next block 174, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       134 [72.0%] 
;; bb 164 artificial_defs: { }
;; bb 164 artificial_uses: { u1327(6){ }u1328(7){ }u1329(16){ }u1330(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 251 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224 251 309
;; lr  def 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  in  	 88 89 147 212 224 251 309 560 561 562 563
;; live  gen 	 17 [flags] 212 347 518 521 522 523 524 540 541
;; live  kill	 17 [flags]
(code_label 1239 1236 1240 164 220 "" [1 uses])
(note 1240 1239 1242 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1242 1240 1243 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
(insn 1243 1242 1244 164 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1244 1243 1245 164 (parallel [
            (set (reg:DI 518 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1245 1244 1246 164 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1246 1245 1247 164 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 518 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 518 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 518 [ D.6781 ]))
                (nil)))))
(insn 1247 1246 1248 164 (set (reg/f:DI 521 [ *_379 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_379+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1248 1247 1249 164 (set (reg/f:DI 522 [ _380->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 521 [ *_379 ])
                (const_int 8 [0x8])) [1 _380->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 521 [ *_379 ])
        (nil)))
(insn 1249 1248 1250 164 (parallel [
            (set (reg:DI 523)
                (plus:DI (reg/f:DI 522 [ _380->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 522 [ _380->yy_ch_buf ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1250 1249 1251 164 (parallel [
            (set (reg/f:DI 524)
                (plus:DI (reg:DI 523)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 523)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1251 1250 1252 164 (set (mem:QI (reg/f:DI 524) [0 *_383+0 S1 A8])
        (subreg:QI (reg/v:SI 251 [ c ]) 0)) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 524)
        (expr_list:REG_DEAD (reg/v:SI 251 [ c ])
            (nil))))
(insn 1252 1251 1254 164 (parallel [
            (set (reg/v:DI 212 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 1254 1252 1255 164 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(debug_insn 1255 1254 1257 164 (var_location:SI c (debug_expr:SI D#20)) -1
     (nil))
(insn 1257 1255 1258 164 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 212 [ n ])
            (reg/v:DI 309 [ num_to_read ]))) lex.yy.c:1364 8 {*cmpdi_1}
     (nil))
(jump_insn 1258 1257 1447 164 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 1447)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 8800 (nil)))
 -> 1447)
;;  succ:       174 [88.0%]  (DFS_BACK)
;;              136 [12.0%]  (FALLTHRU,LOOP_EXIT)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 347 540 541 560 561 562 563
;; live  out 	 88 89 147 212 224 309 347 540 541 560 561 562 563

;; basic block 174, loop depth 6, count 0, freq 3, maybe hot
;;  prev block 164, next block 165, flags: (NEW, RTL, MODIFIED)
;;  pred:       164 [88.0%]  (DFS_BACK)
;; bb 174 artificial_defs: { }
;; bb 174 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 88 89 147 212 224 309 560 561 562 563
;; live  gen 	
;; live  kill	
(code_label 1447 1258 1446 174 266 "" [1 uses])
(note 1446 1447 1263 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
;;  succ:       133 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 309 560 561 562 563
;; live  out 	 88 89 147 212 224 309 560 561 562 563

;; basic block 165, loop depth 5, count 0, freq 6, maybe hot
;;  prev block 174, next block 166, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       140 [100.0%]  (FALLTHRU)
;;              138 [71.0%]  (LOOP_EXIT)
;; bb 165 artificial_defs: { }
;; bb 165 artificial_uses: { u1348(6){ }u1349(7){ }u1350(16){ }u1351(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 525 540 541
;; live  in  	 88 89 147 224 275 560 561 562 563
;; live  gen 	 347 525 540 541
;; live  kill	 17 [flags]
(code_label 1263 1446 1264 165 223 "" [1 uses])
(note 1264 1263 1265 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
(insn 1265 1264 1266 165 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1266 1265 1267 165 (parallel [
            (set (reg:DI 525 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1267 1266 1268 165 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1268 1267 1271 165 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 525 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 525 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 525 [ D.6781 ]))
                (nil)))))
;;  succ:       142 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 275 347 540 541 560 561 562 563
;; live  out 	 88 89 147 224 275 347 540 541 560 561 562 563

;; basic block 166, loop depth 6, count 0, freq 7, maybe hot
;;  prev block 165, next block 167, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       139 [50.0%] 
;; bb 166 artificial_defs: { }
;; bb 166 artificial_uses: { u1356(6){ }u1357(7){ }u1358(16){ }u1359(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 270
;; lr  def 	 17 [flags]
;; live  in  	 88 89 147 224 270 309 560 561 562 563
;; live  gen 	 17 [flags]
;; live  kill	
(code_label 1271 1268 1272 166 224 "" [1 uses])
(note 1272 1271 1274 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
(insn 1274 1272 1275 166 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (reg/f:DI 270 [ D.6794 ]) [2 *_402+0 S4 A32])
            (const_int 4 [0x4]))) lex.yy.c:1364 7 {*cmpsi_1}
     (nil))
(jump_insn 1275 1274 1281 166 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 1273)
;;  succ:       135 [0.0%]  (LOOP_EXIT)
;;              141 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 224 270 309 560 561 562 563
;; live  out 	 88 89 147 224 270 309 560 561 562 563

;; basic block 167, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 166, next block 168, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       134 [28.0%]  (FALLTHRU,LOOP_EXIT)
;; bb 167 artificial_defs: { }
;; bb 167 artificial_uses: { u1362(6){ }u1363(7){ }u1364(16){ }u1365(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 212 224
;; lr  def 	 17 [flags] 212 264 347 528 531 532 533 534 540 541
;; live  in  	 88 89 147 212 224 560 561 562 563
;; live  gen 	 212 264 347 528 531 532 533 534 540 541
;; live  kill	 17 [flags]
(note 1281 1275 1284 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1284 1281 1285 167 (var_location:SI c (const_int 10 [0xa])) -1
     (nil))
(insn 1285 1284 1286 167 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1286 1285 1287 167 (parallel [
            (set (reg:DI 528 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1287 1286 1288 167 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1288 1287 1289 167 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 528 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 528 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 528 [ D.6781 ]))
                (nil)))))
(insn 1289 1288 1290 167 (parallel [
            (set (reg/v:DI 264 [ n ])
                (plus:DI (reg/v:DI 212 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 1290 1289 1291 167 (var_location:DI n (reg/v:DI 264 [ n ])) lex.yy.c:1364 -1
     (nil))
(insn 1291 1290 1292 167 (set (reg/f:DI 531 [ *_390 ])
        (mem/f:DI (reg/f:DI 347 [ D.6780 ]) [1 *_390+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(insn 1292 1291 1293 167 (set (reg/f:DI 532 [ _391->yy_ch_buf ])
        (mem/f:DI (plus:DI (reg/f:DI 531 [ *_390 ])
                (const_int 8 [0x8])) [1 _391->yy_ch_buf+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 531 [ *_390 ])
        (nil)))
(insn 1293 1292 1294 167 (parallel [
            (set (reg:DI 533)
                (plus:DI (reg/f:DI 532 [ _391->yy_ch_buf ])
                    (reg/v:DI 212 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg/f:DI 532 [ _391->yy_ch_buf ])
        (expr_list:REG_DEAD (reg/v:DI 212 [ n ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))
(insn 1294 1293 1295 167 (parallel [
            (set (reg/f:DI 534)
                (plus:DI (reg:DI 533)
                    (reg/v:DI 224 [ number_to_move ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1364 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 533)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 1295 1294 1296 167 (set (mem:QI (reg/f:DI 534) [0 *_395+0 S1 A8])
        (const_int 10 [0xa])) lex.yy.c:1364 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:DI 534)
        (nil)))
(debug_insn 1296 1295 28 167 (var_location:DI n (reg/v:DI 264 [ n ])) -1
     (nil))
(insn 28 1296 1299 167 (set (reg/v:DI 212 [ n ])
        (reg/v:DI 264 [ n ])) lex.yy.c:1364 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 264 [ n ])
        (nil)))
;;  succ:       136 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 560 561 562 563
;; live  out 	 88 89 147 212 224 347 540 541 560 561 562 563

;; basic block 168, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 167, next block 169, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       133 [28.0%]  (LOOP_EXIT)
;; bb 168 artificial_defs: { }
;; bb 168 artificial_uses: { u1381(6){ }u1382(7){ }u1383(16){ }u1384(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 268
;; live  in  	 88 89 147 212 224 560 561 562 563
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 268
;; live  kill	
(code_label 1299 28 1300 168 219 "" [1 uses])
(note 1300 1299 1303 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1303 1300 1304 168 (var_location:SI c (const_int -1 [0xffffffffffffffff])) -1
     (nil))
(debug_insn 1304 1303 1305 168 (var_location:DI n (reg/v:DI 212 [ n ])) -1
     (nil))
(insn 1305 1304 1306 168 (set (reg:DI 5 di)
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1364 89 {*movdi_internal}
     (nil))
(call_insn 1306 1305 1307 168 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>) [0 ferror S1 A8])
            (const_int 0 [0]))) lex.yy.c:1364 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("ferror") [flags 0x41]  <function_decl 0x7f88bbf956c0 ferror>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 1307 1306 1308 168 (set (reg:SI 268 [ D.6777 ])
        (reg:SI 0 ax)) lex.yy.c:1364 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))
(insn 1308 1307 1309 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 268 [ D.6777 ])
            (const_int 0 [0]))) lex.yy.c:1364 3 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 268 [ D.6777 ])
        (nil)))
(jump_insn 1309 1308 1310 168 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1273)
            (pc))) lex.yy.c:1364 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 1273)
;;  succ:       135 [50.0%]  (LOOP_EXIT)
;;              169 [50.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; live  out 	 88 89 147 212 224 560 561 562 563

;; basic block 169, loop depth 5, count 0, freq 1, maybe hot
;;  prev block 168, next block 170, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       168 [50.0%]  (FALLTHRU)
;; bb 169 artificial_defs: { }
;; bb 169 artificial_uses: { u1391(6){ }u1392(7){ }u1393(16){ }u1394(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 560 561 562 563
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 347 535 540 541
;; live  in  	 88 89 147 212 224 560 561 562 563
;; live  gen 	 347 535 540 541
;; live  kill	 17 [flags]
(note 1310 1309 1311 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
(insn 1311 1310 1312 169 (set (reg:DI 540 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1312 1311 1313 169 (parallel [
            (set (reg:DI 535 [ D.6781 ])
                (ashift:DI (reg:DI 540 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 512 {*ashldi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                (const_int 3 [0x3]))
            (nil))))
(insn 1313 1312 1314 169 (set (reg/f:DI 541 [ yy_buffer_stack ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) 89 {*movdi_internal}
     (nil))
(insn 1314 1313 1353 169 (parallel [
            (set (reg/f:DI 347 [ D.6780 ])
                (plus:DI (reg/f:DI 541 [ yy_buffer_stack ])
                    (reg:DI 535 [ D.6781 ])))
            (clobber (reg:CC 17 flags))
        ]) 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 535 [ D.6781 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
                    (reg:DI 535 [ D.6781 ]))
                (nil)))))
;;  succ:       136 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 89 147 212 224 347 540 541 560 561 562 563
;; live  out 	 88 89 147 212 224 347 540 541 560 561 562 563

;; basic block 170, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 169, next block 171, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       162 [0.0%]  (FALLTHRU)
;; bb 170 artificial_defs: { }
;; bb 170 artificial_uses: { u1399(6){ }u1400(7){ }u1401(16){ }u1402(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(note 1353 1314 1322 170 [bb 170] NOTE_INSN_BASIC_BLOCK)
(call_insn 1322 1353 1324 170 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f88bbdacaf8 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) lex.yy.c:1265 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7f88bbdacaf8 __stack_chk_fail>)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (expr_list:REG_NORETURN (const_int 0 [0])
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (nil))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 171, loop depth 0, count 0, freq 63, maybe hot
;;  prev block 170, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       162 [100.0%] 
;; bb 171 artificial_defs: { }
;; bb 171 artificial_uses: { u1404(6){ }u1405(7){ }u1406(16){ }u1407(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	
(code_label 1324 1322 1354 171 237 "" [1 uses])
(note 1354 1324 1325 171 [bb 171] NOTE_INSN_BASIC_BLOCK)
(insn 1325 1354 0 171 (use (reg/i:SI 0 ax)) lex.yy.c:1265 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_buffer(char*, yy_size_t) (_Z14yy_scan_bufferPcm, funcdef_no=101, decl_uid=4272, cgraph_uid=101, symbol_order=128)

starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_buffer(char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={5d,3u} r1={4d} r2={4d} r4={4d,1u} r5={7d,4u} r6={1d,11u} r7={1d,14u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,10u} r17={8d,4u} r18={3d} r19={3d} r20={1d,11u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r87={4d,1u} r88={1d,2u} r97={1d,4u} r98={1d,4u} r99={1d,13u} 
;;    total ref usage 334{252d,82u,0e} in 37{34 regular + 3 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 97 98
;; live  kill	
(note 9 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 9 3 2 (set (reg/v/f:DI 97 [ base ])
        (reg:DI 5 di [ base ])) lex.yy.c:1857 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ base ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 98 [ size ])
        (reg:DI 4 si [ size ])) lex.yy.c:1857 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ size ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:CC 17 flags)
        (compare:CC (reg/v:DI 98 [ size ])
            (const_int 1 [0x1]))) lex.yy.c:1860 8 {*cmpdi_1}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 60)
            (pc))) lex.yy.c:1860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (int_list:REG_BR_PROB 395 (nil)))
 -> 60)
;;  succ:       8 [4.0%] 
;;              3 [96.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98

;; basic block 3, loop depth 0, count 0, freq 9605, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [96.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(6){ }u9(7){ }u10(16){ }u11(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags] 88
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; live  gen 	 17 [flags] 88
;; live  kill	 17 [flags]
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (parallel [
            (set (reg:DI 88 [ D.6819 ])
                (plus:DI (reg/v:DI 98 [ size ])
                    (const_int -2 [0xfffffffffffffffe])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1861 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(insn 15 14 16 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (plus:DI (reg/v/f:DI 97 [ base ])
                        (reg/v:DI 98 [ size ]))
                    (const_int -2 [0xfffffffffffffffe])) [0 *_6+0 S1 A8])
            (const_int 0 [0]))) lex.yy.c:1860 1 {*cmpqi_ccno_1}
     (nil))
(jump_insn 16 15 17 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 64)
            (pc))) lex.yy.c:1860 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 1000 (nil)))
 -> 64)
;;  succ:       9 [10.0%] 
;;              4 [90.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98

;; basic block 4, loop depth 0, count 0, freq 8644, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [90.0%]  (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 98
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 98
;; live  gen 	 17 [flags]
;; live  kill	
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:QI (plus:DI (plus:DI (reg/v/f:DI 97 [ base ])
                        (reg/v:DI 98 [ size ]))
                    (const_int -1 [0xffffffffffffffff])) [0 *_10+0 S1 A8])
            (const_int 0 [0]))) lex.yy.c:1861 1 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg/v:DI 98 [ size ])
        (nil)))
(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 68)
            (pc))) lex.yy.c:1861 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 2139 (nil)))
 -> 68)
;;  succ:       10 [21.4%] 
;;              5 [78.6%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97

;; basic block 5, loop depth 0, count 0, freq 6795, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [78.6%]  (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(6){ }u24(7){ }u25(16){ }u26(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 99
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 99
;; live  kill	
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 5 (var_location:DI size (const_int 64 [0x40])) -1
     (nil))
(insn 22 21 23 5 (set (reg:DI 5 di)
        (const_int 64 [0x40])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 23 22 24 5 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 24 23 26 5 (set (reg/f:DI 99)
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 99)
            (nil))))
(debug_insn 26 24 27 5 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1866 -1
     (nil))
(debug_insn 27 26 28 5 (var_location:DI b (clobber (const_int 0 [0]))) lex.yy.c:1866 -1
     (nil))
(insn 28 27 29 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 99)
            (const_int 0 [0]))) lex.yy.c:1867 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 29 28 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 34)
            (pc))) lex.yy.c:1867 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9996 (nil)))
 -> 34)
;;  succ:       6 [0.0%]  (FALLTHRU)
;;              7 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99

;; basic block 6, loop depth 0, count 0, freq 3
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [0.0%]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(6){ }u34(7){ }u35(16){ }u36(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7f88bbca4bd0 *.LC27>)) lex.yy.c:1868 89 {*movdi_internal}
     (nil))
(call_insn 32 31 34 6 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1868 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 7, loop depth 0, count 0, freq 6793, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 97 99
;; live  gen 	 5 [di] 87
;; live  kill	
(code_label 34 32 35 7 319 "" [1 uses])
(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 7 (set (mem:DI (plus:DI (reg/f:DI 99)
                (const_int 24 [0x18])) [4 MEM[(struct yy_buffer_state *)_26].yy_buf_size+0 S8 A64])
        (reg:DI 88 [ D.6819 ])) lex.yy.c:1870 89 {*movdi_internal}
     (nil))
(insn 37 36 38 7 (set (mem/f:DI (plus:DI (reg/f:DI 99)
                (const_int 8 [0x8])) [1 MEM[(struct yy_buffer_state *)_26].yy_ch_buf+0 S8 A64])
        (reg/v/f:DI 97 [ base ])) lex.yy.c:1871 89 {*movdi_internal}
     (nil))
(insn 38 37 39 7 (set (mem/f:DI (plus:DI (reg/f:DI 99)
                (const_int 16 [0x10])) [1 MEM[(struct yy_buffer_state *)_26].yy_buf_pos+0 S8 A64])
        (reg/v/f:DI 97 [ base ])) lex.yy.c:1871 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 97 [ base ])
        (nil)))
(insn 39 38 40 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 36 [0x24])) [2 MEM[(struct yy_buffer_state *)_26].yy_is_our_buffer+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1872 90 {*movsi_internal}
     (nil))
(insn 40 39 41 7 (set (mem/f:DI (reg/f:DI 99) [1 MEM[(struct yy_buffer_state *)_26].yy_input_file+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:1873 89 {*movdi_internal}
     (nil))
(insn 41 40 42 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 32 [0x20])) [2 MEM[(struct yy_buffer_state *)_26].yy_n_chars+0 S4 A64])
        (subreg:SI (reg:DI 88 [ D.6819 ]) 0)) lex.yy.c:1874 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:DI 88 [ D.6819 ])
        (nil)))
(insn 42 41 43 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 40 [0x28])) [2 MEM[(struct yy_buffer_state *)_26].yy_is_interactive+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1875 90 {*movsi_internal}
     (nil))
(insn 43 42 44 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 44 [0x2c])) [2 MEM[(struct yy_buffer_state *)_26].yy_at_bol+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1876 90 {*movsi_internal}
     (nil))
(insn 44 43 45 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 56 [0x38])) [2 MEM[(struct yy_buffer_state *)_26].yy_fill_buffer+0 S4 A64])
        (const_int 0 [0])) lex.yy.c:1877 90 {*movsi_internal}
     (nil))
(insn 45 44 46 7 (set (mem:SI (plus:DI (reg/f:DI 99)
                (const_int 60 [0x3c])) [2 MEM[(struct yy_buffer_state *)_26].yy_buffer_status+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:1878 90 {*movsi_internal}
     (nil))
(insn 46 45 47 7 (set (reg:DI 5 di)
        (reg/f:DI 99)) lex.yy.c:1880 89 {*movdi_internal}
     (nil))
(call_insn 47 46 6 7 (call (mem:QI (symbol_ref:DI ("_Z19yy_switch_to_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c288 yy_switch_to_buffer>) [0 yy_switch_to_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:1880 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z19yy_switch_to_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c288 yy_switch_to_buffer>)
            (nil)))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 6 47 60 7 (set (reg/f:DI 87 [ D.6818 ])
        (reg/f:DI 99)) lex.yy.c:1882 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 99)
        (nil)))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 8, loop depth 0, count 0, freq 395, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [4.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u61(6){ }u62(7){ }u63(16){ }u64(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 60 6 59 8 320 "" [1 uses])
(note 59 60 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 59 64 8 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 9, loop depth 0, count 0, freq 961, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [10.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u65(6){ }u66(7){ }u67(16){ }u68(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 64 7 63 9 321 "" [1 uses])
(note 63 64 5 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 5 63 68 9 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 10, loop depth 0, count 0, freq 1849, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [21.4%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(6){ }u70(7){ }u71(16){ }u72(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(code_label 68 5 67 10 322 "" [1 uses])
(note 67 68 8 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 8 67 48 10 (set (reg/f:DI 87 [ D.6818 ])
        (const_int 0 [0])) lex.yy.c:1864 89 {*movdi_internal}
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87

;; basic block 11, loop depth 0, count 0, freq 9997, maybe hot
;;  prev block 10, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 [100.0%]  (FALLTHRU)
;;              10 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU)
;;              9 [100.0%]  (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u73(6){ }u74(7){ }u75(16){ }u76(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87
;; live  gen 	 0 [ax]
;; live  kill	
(code_label 48 8 49 11 318 "" [0 uses])
(note 49 48 54 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 54 49 55 11 (set (reg/i:DI 0 ax)
        (reg/f:DI 87 [ D.6818 ])) lex.yy.c:1883 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 87 [ D.6818 ])
        (nil)))
(insn 55 54 0 11 (use (reg/i:DI 0 ax)) lex.yy.c:1883 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_bytes(const char*, yy_size_t) (_Z13yy_scan_bytesPKcm, funcdef_no=103, decl_uid=4277, cgraph_uid=103, symbol_order=130)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 7, 10
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 12 count 2 ( 0.18)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 12 count 2 ( 0.18)
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 12 count 3 ( 0.27)


starting region dump


yy_buffer_state* yy_scan_bytes(const char*, yy_size_t)

Dataflow summary:
def_info->table_size = 4, use_info->table_size = 86
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,10u} r7={1d,14u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,9u} r17={10d,4u} r18={4d} r19={4d} r20={1d,10u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r87={1d,4u} r89={2d,6u} r93={1d,4u} r94={1d,5u} r96={1d,1u} r97={1d,5u} r99={1d,1u} 
;;    total ref usage 411{327d,84u,0e} in 39{35 regular + 4 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	17[0,1] 89[2,2] 99[3,3] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 89
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 17[1],89[2],99[3]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 56 52 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; live  out 	 89
;; rd  out 	(1) 89[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  def 	 17 [flags] 89 99
;; live  in  	 89
;; live  gen 	 17 [flags] 89 99
;; live  kill	 17 [flags]
;; rd  in  	(1) 89[2]
;; rd  gen 	(3) 17[1],89[2],99[3]
;; rd  kill	(4) 17[0,1],89[2],99[3]
;;  UD chains for artificial uses at top

(note 74 43 44 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 44
;;      reg 89 { d2(bb 10 insn 47) }
(debug_insn 44 74 45 10 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 45
;;      reg 89 { d2(bb 10 insn 47) }
;;      reg 96 { }
(insn 45 44 46 10 (set (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (mem:QI (plus:DI (reg/v/f:DI 96 [ yybytes ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: yybytes_9(D), index: i_27, offset: 0B]+0 S1 A8])) lex.yy.c:1920 93 {*movqi_internal}
     (nil))
;;   UD chains for insn luid 2 uid 46
;;      reg 89 { d2(bb 10 insn 47) }
;;      reg 94 { }
;;      reg 99 { d3(bb 10 insn 45) }
(insn 46 45 47 10 (set (mem:QI (plus:DI (reg/f:DI 94 [ D.6837 ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: _24, index: i_27, offset: 0B]+0 S1 A8])
        (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])) lex.yy.c:1920 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (nil)))
;;   UD chains for insn luid 3 uid 47
;;      reg 89 { d2(bb 10 insn 47) }
(insn 47 46 49 10 (parallel [
            (set (reg/v:DI 89 [ i ])
                (plus:DI (reg/v:DI 89 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1919 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;;   UD chains for insn luid 4 uid 49
;;      reg 89 { d2(bb 10 insn 47) }
(debug_insn 49 47 51 10 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 51
;;      reg 89 { d2(bb 10 insn 47) }
;;      reg 97 { }
(insn 51 49 52 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 97 [ _yybytes_len ])
            (reg/v:DI 89 [ i ]))) lex.yy.c:1919 8 {*cmpdi_1}
     (nil))
;;   UD chains for insn luid 6 uid 52
;;      reg 17 { d1(bb 10 insn 51) }
(jump_insn 52 51 56 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) lex.yy.c:1919 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 50)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; live  out 	 89
;; rd  out 	(1) 89[2]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_bytes(const char*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,4u} r1={5d} r2={5d} r4={6d,2u} r5={9d,5u} r6={1d,10u} r7={1d,14u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,9u} r17={10d,4u} r18={4d} r19={4d} r20={1d,10u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r87={1d,4u} r89={2d,6u} r93={1d,4u} r94={1d,5u} r96={1d,1u} r97={1d,5u} r99={1d,1u} 
;;    total ref usage 411{327d,84u,0e} in 39{35 regular + 4 call} insns.
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87 94 96 97
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 17 [flags] 87 94 96 97
;; live  kill	 17 [flags]
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:DI 96 [ yybytes ])
        (reg:DI 5 di [ yybytes ])) lex.yy.c:1907 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ yybytes ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 97 [ _yybytes_len ])
        (reg:DI 4 si [ _yybytes_len ])) lex.yy.c:1907 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ _yybytes_len ])
        (nil)))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 4 9 2 (parallel [
            (set (reg/v:DI 87 [ n ])
                (plus:DI (reg/v:DI 97 [ _yybytes_len ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1914 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 9 8 10 2 (var_location:DI n (reg/v:DI 87 [ n ])) lex.yy.c:1914 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:DI size (reg/v:DI 87 [ n ])) lex.yy.c:1914 -1
     (nil))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (reg/v:DI 87 [ n ])) lex.yy.c:2123 89 {*movdi_internal}
     (nil))
(call_insn 12 11 13 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 13 12 15 2 (set (reg/f:DI 94 [ D.6837 ])
        (reg:DI 0 ax)) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 98)
            (nil))))
(debug_insn 15 13 16 2 (var_location:DI size (clobber (const_int 0 [0]))) lex.yy.c:1915 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:DI buf (clobber (const_int 0 [0]))) lex.yy.c:1915 -1
     (nil))
(insn 17 16 18 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 94 [ D.6837 ])
            (const_int 0 [0]))) lex.yy.c:1916 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) lex.yy.c:1916 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 36)
;;  succ:       5 [0.0%] 
;;              3 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97

;; basic block 3, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [100.0%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97
;; lr  def 	 17 [flags] 89
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 96 97
;; live  gen 	 17 [flags] 89
;; live  kill	
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 5 3 (var_location:DI i (const_int 0 [0])) -1
     (nil))
(insn 5 20 21 3 (set (reg/v:DI 89 [ i ])
        (const_int 0 [0])) lex.yy.c:1919 89 {*movdi_internal}
     (nil))
(insn 21 5 22 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 97 [ _yybytes_len ])
            (const_int 0 [0]))) lex.yy.c:1919 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 22 21 50 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 53)
            (pc))) lex.yy.c:1919 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 53)
;;  succ:       4 [9.0%]  (FALLTHRU)
;;              6 [91.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

;; basic block 4, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [9.0%]  (FALLTHRU)
;;              10 [9.0%]  (LOOP_EXIT)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(6){ }u23(7){ }u24(16){ }u25(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 93
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 94 97
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 93
;; live  kill	
(code_label 50 22 23 4 330 "" [1 uses])
(note 23 50 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (set (mem:QI (plus:DI (plus:DI (reg/f:DI 94 [ D.6837 ])
                    (reg/v:DI 97 [ _yybytes_len ]))
                (const_int 1 [0x1])) [0 *_16+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1922 93 {*movqi_internal}
     (nil))
(insn 25 24 26 4 (set (mem:QI (plus:DI (reg/f:DI 94 [ D.6837 ])
                (reg/v:DI 97 [ _yybytes_len ])) [0 *_14+0 S1 A8])
        (const_int 0 [0])) lex.yy.c:1922 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg/v:DI 97 [ _yybytes_len ])
        (nil)))
(insn 26 25 27 4 (set (reg:DI 4 si)
        (reg/v:DI 87 [ n ])) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 87 [ n ])
        (nil)))
(insn 27 26 28 4 (set (reg:DI 5 di)
        (reg/f:DI 94 [ D.6837 ])) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 94 [ D.6837 ])
        (nil)))
(call_insn 28 27 29 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z14yy_scan_bufferPcm") [flags 0x3]  <function_decl 0x7f88bc07ca20 yy_scan_buffer>) [0 yy_scan_buffer S1 A8])
            (const_int 0 [0]))) lex.yy.c:1924 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z14yy_scan_bufferPcm") [flags 0x3]  <function_decl 0x7f88bc07ca20 yy_scan_buffer>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 29 28 30 4 (set (reg/v/f:DI 93 [ b ])
        (reg:DI 0 ax)) lex.yy.c:1924 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(debug_insn 30 29 31 4 (var_location:DI b (reg/v/f:DI 93 [ b ])) lex.yy.c:1924 -1
     (nil))
(insn 31 30 32 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 93 [ b ])
            (const_int 0 [0]))) lex.yy.c:1925 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 32 31 36 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) lex.yy.c:1925 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 57)
;;  succ:       8 [0.0%] 
;;              9 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [0.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u39(6){ }u40(7){ }u41(16){ }u42(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 36 32 37 5 326 "" [1 uses])
(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 5 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7f88bbcc7a20 *.LC29>)) lex.yy.c:1917 89 {*movdi_internal}
     (nil))
(call_insn 39 38 53 5 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1917 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 5, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [91.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(6){ }u50(7){ }u51(16){ }u52(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  gen 	
;; live  kill	
(code_label 53 39 43 6 331 "" [1 uses])
(note 43 53 74 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       10 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 87 89 94 96 97

;; basic block 10, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 6, next block 7, flags: (NEW, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              7 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  def 	 17 [flags] 89 99
;; live  in  	 89
;; live  gen 	 17 [flags] 89 99
;; live  kill	 17 [flags]
(note 74 43 44 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 74 45 10 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
(insn 45 44 46 10 (set (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (mem:QI (plus:DI (reg/v/f:DI 96 [ yybytes ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: yybytes_9(D), index: i_27, offset: 0B]+0 S1 A8])) lex.yy.c:1920 93 {*movqi_internal}
     (nil))
(insn 46 45 47 10 (set (mem:QI (plus:DI (reg/f:DI 94 [ D.6837 ])
                (reg/v:DI 89 [ i ])) [0 MEM[base: _24, index: i_27, offset: 0B]+0 S1 A8])
        (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])) lex.yy.c:1920 93 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 99 [ MEM[base: yybytes_9(D), index: i_27, offset: 0B] ])
        (nil)))
(insn 47 46 49 10 (parallel [
            (set (reg/v:DI 89 [ i ])
                (plus:DI (reg/v:DI 89 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:1919 218 {*adddi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
(debug_insn 49 47 51 10 (var_location:DI i (reg/v:DI 89 [ i ])) -1
     (nil))
(insn 51 49 52 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:DI 97 [ _yybytes_len ])
            (reg/v:DI 89 [ i ]))) lex.yy.c:1919 8 {*cmpdi_1}
     (nil))
(jump_insn 52 51 56 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 50)
            (pc))) lex.yy.c:1919 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 50)
;;  succ:       4 [9.0%]  (LOOP_EXIT)
;;              7 [91.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; live  out 	 89

;; basic block 7, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 10, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 [91.0%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(6){ }u65(7){ }u66(16){ }u67(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 89
;; live  gen 	
;; live  kill	
(note 56 52 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       10 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 94 96 97
;; live  out 	 89

;; basic block 8, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [0.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(6){ }u69(7){ }u70(16){ }u71(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di]
;; live  kill	
(code_label 57 56 58 8 328 "" [1 uses])
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 8 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7f88bbcc7ab0 *.LC30>)) lex.yy.c:1926 89 {*movdi_internal}
     (nil))
(call_insn 60 59 63 8 (call (mem:QI (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>) [0 yy_fatal_error S1 A8])
        (const_int 0 [0])) lex.yy.c:1926 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_ZL14yy_fatal_errorPKc") [flags 0x3]  <function_decl 0x7f88bc0861b0 yy_fatal_error>)
            (expr_list:REG_ARGS_SIZE (const_int 0 [0])
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:      
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 7 [sp] 16 [argp] 20 [frame]

;; basic block 9, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 8, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%]  (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u74(6){ }u75(7){ }u76(16){ }u77(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; live  gen 	 0 [ax]
;; live  kill	
(note 63 60 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 69 9 (set (mem:SI (plus:DI (reg/v/f:DI 93 [ b ])
                (const_int 36 [0x24])) [2 b_20->yy_is_our_buffer+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:1931 90 {*movsi_internal}
     (nil))
(insn 69 64 70 9 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 93 [ b ])) lex.yy.c:1934 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 93 [ b ])
        (nil)))
(insn 70 69 0 9 (use (reg/i:DI 0 ax)) lex.yy.c:1934 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_buffer_state* yy_scan_string(const char*) (_Z14yy_scan_stringPKc, funcdef_no=102, decl_uid=4274, cgraph_uid=102, symbol_order=129)

starting the processing of deferred insns
ending the processing of deferred insns


yy_buffer_state* yy_scan_string(const char*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d} r4={4d,1u} r5={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={2d} r18={2d} r19={2d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r90={1d,2u} r92={1d,1u} 
;;    total ref usage 186{168d,18u,0e} in 7{5 regular + 2 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 90 92
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 90 92
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 90 [ yystr ])
        (reg:DI 5 di [ yystr ])) lex.yy.c:1894 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ yystr ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ yystr ])) lex.yy.c:1896 89 {*movdi_internal}
     (nil))
(call_insn/i 7 6 8 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f88bc2f60d8 strlen>) [0 __builtin_strlen S1 A8])
            (const_int 0 [0]))) lex.yy.c:1896 669 {*call_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("strlen") [flags 0x41]  <function_decl 0x7f88bc2f60d8 strlen>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 8 7 11 2 (set (reg:DI 92)
        (reg:DI 0 ax)) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))
(insn 11 8 12 2 (set (reg:DI 4 si)
        (reg:DI 92)) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 92)
        (nil)))
(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/v/f:DI 90 [ yystr ])) lex.yy.c:1896 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 90 [ yystr ])
        (nil)))
(call_insn/j 13 12 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("_Z13yy_scan_bytesPKcm") [flags 0x3]  <function_decl 0x7f88bc07cbd0 yy_scan_bytes>) [0 yy_scan_bytes S1 A8])
            (const_int 0 [0]))) lex.yy.c:1896 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z13yy_scan_bytesPKcm") [flags 0x3]  <function_decl 0x7f88bc07cbd0 yy_scan_bytes>)
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yyget_lineno() (_Z12yyget_linenov, funcdef_no=105, decl_uid=5475, cgraph_uid=105, symbol_order=132)

starting the processing of deferred insns
ending the processing of deferred insns


int yyget_lineno()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:SI 90 [ yylineno ])
        (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])) lex.yy.c:1971 90 {*movsi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ yylineno ])) lex.yy.c:1972 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90 [ yylineno ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:SI 0 ax)) lex.yy.c:1972 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function FILE* yyget_in() (_Z8yyget_inv, funcdef_no=106, decl_uid=5467, cgraph_uid=106, symbol_order=133)

starting the processing of deferred insns
ending the processing of deferred insns


FILE* yyget_in()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yyin ])
        (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])) lex.yy.c:1979 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yyin ])) lex.yy.c:1980 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yyin ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1980 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function FILE* yyget_out() (_Z9yyget_outv, funcdef_no=107, decl_uid=5470, cgraph_uid=107, symbol_order=134)

starting the processing of deferred insns
ending the processing of deferred insns


FILE* yyget_out()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yyout ])
        (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])) lex.yy.c:1987 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yyout ])) lex.yy.c:1988 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yyout ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1988 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function yy_size_t yyget_leng() (_Z10yyget_lengv, funcdef_no=108, decl_uid=5473, cgraph_uid=108, symbol_order=135)

starting the processing of deferred insns
ending the processing of deferred insns


yy_size_t yyget_leng()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:DI 90 [ yyleng ])
        (mem/c:DI (symbol_ref:DI ("yyleng") [flags 0x2]  <var_decl 0x7f88bc02e510 yyleng>) [4 yyleng+0 S8 A64])) lex.yy.c:1995 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg:DI 90 [ yyleng ])) lex.yy.c:1996 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 90 [ yyleng ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:1996 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function char* yyget_text() (_Z10yyget_textv, funcdef_no=109, decl_uid=5474, cgraph_uid=109, symbol_order=136)

starting the processing of deferred insns
ending the processing of deferred insns


char* yyget_text()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg/f:DI 90 [ yytext ])
        (mem/f/c:DI (symbol_ref:DI ("yytext") [flags 0x2]  <var_decl 0x7f88bc080900 yytext>) [1 yytext+0 S8 A64])) lex.yy.c:2004 89 {*movdi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:DI 0 ax)
        (reg/f:DI 90 [ yytext ])) lex.yy.c:2005 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ yytext ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:DI 0 ax)) lex.yy.c:2005 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_lineno(int) (_Z12yyset_linenoi, funcdef_no=110, decl_uid=5477, cgraph_uid=110, symbol_order=137)

starting the processing of deferred insns
ending the processing of deferred insns


void yyset_lineno(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 87 [ _line_number ])
        (reg:SI 5 di [ _line_number ])) lex.yy.c:2012 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ _line_number ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
        (reg/v:SI 87 [ _line_number ])) lex.yy.c:2014 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ _line_number ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_in(FILE*) (_Z8yyset_inP8_IO_FILE, funcdef_no=111, decl_uid=5469, cgraph_uid=111, symbol_order=138)

starting the processing of deferred insns
ending the processing of deferred insns


void yyset_in(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ _in_str ])
        (reg:DI 5 di [ _in_str ])) lex.yy.c:2024 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ _in_str ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (reg/v/f:DI 87 [ _in_str ])) lex.yy.c:2025 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ _in_str ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_out(FILE*) (_Z9yyset_outP8_IO_FILE, funcdef_no=112, decl_uid=5472, cgraph_uid=112, symbol_order=139)

starting the processing of deferred insns
ending the processing of deferred insns


void yyset_out(FILE*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ _out_str ])
        (reg:DI 5 di [ _out_str ])) lex.yy.c:2029 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ _out_str ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (reg/v/f:DI 87 [ _out_str ])) lex.yy.c:2030 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ _out_str ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yyget_debug() (_Z11yyget_debugv, funcdef_no=113, decl_uid=5461, cgraph_uid=113, symbol_order=140)

starting the processing of deferred insns
ending the processing of deferred insns


int yyget_debug()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r4={1d} r5={1d} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r90={1d,1u} 
;;    total ref usage 31{21d,10u,0e} in 3{3 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 90
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 10 2 (set (reg:SI 90 [ yy_flex_debug ])
        (mem/c:SI (symbol_ref:DI ("yy_flex_debug") [flags 0x2]  <var_decl 0x7f88bc080ab0 yy_flex_debug>) [2 yy_flex_debug+0 S4 A32])) lex.yy.c:2035 90 {*movsi_internal}
     (nil))
(insn 10 5 11 2 (set (reg/i:SI 0 ax)
        (reg:SI 90 [ yy_flex_debug ])) lex.yy.c:2036 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90 [ yy_flex_debug ])
        (nil)))
(insn 11 10 0 2 (use (reg/i:SI 0 ax)) lex.yy.c:2036 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyset_debug(int) (_Z11yyset_debugi, funcdef_no=114, decl_uid=5463, cgraph_uid=114, symbol_order=141)

starting the processing of deferred insns
ending the processing of deferred insns


void yyset_debug(int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r4={1d} r5={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r87={1d,1u} 
;;    total ref usage 29{20d,9u,0e} in 2{2 regular + 0 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 87 [ _bdebug ])
        (reg:SI 5 di [ _bdebug ])) lex.yy.c:2039 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 5 di [ _bdebug ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 0 2 (set (mem/c:SI (symbol_ref:DI ("yy_flex_debug") [flags 0x2]  <var_decl 0x7f88bc080ab0 yy_flex_debug>) [2 yy_flex_debug+0 S4 A32])
        (reg/v:SI 87 [ _bdebug ])) lex.yy.c:2040 90 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 87 [ _bdebug ])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function int yylex_destroy() (_Z13yylex_destroyv, funcdef_no=116, decl_uid=5460, cgraph_uid=116, symbol_order=143)

*****starting processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 6
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 2 ( 0.22)
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 2 ( 0.22)
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 3 ( 0.33)


starting region dump


int yylex_destroy()

Dataflow summary:
def_info->table_size = 152, use_info->table_size = 61
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,2u} r1={6d} r2={6d} r4={6d} r5={9d,3u} r6={1d,8u} r7={1d,13u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={12d,3u} r18={5d} r19={5d} r20={1d,8u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r89={1d,2u} r90={1d,2u} r91={1d,5u} r92={1d,2u} r95={1d,2u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 460{399d,61u,0e} in 38{33 regular + 5 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 4[6,7] 5[8,10] 8[11,12] 9[13,14] 10[15,16] 11[17,18] 12[19,20] 13[21,22] 14[23,24] 15[25,26] 17[27,31] 18[32,33] 19[34,35] 21[36,37] 22[38,39] 23[40,41] 24[42,43] 25[44,45] 26[46,47] 27[48,49] 28[50,51] 29[52,53] 30[54,55] 31[56,57] 32[58,59] 33[60,61] 34[62,63] 35[64,65] 36[66,67] 37[68,69] 38[70,71] 39[72,73] 40[74,75] 45[76,77] 46[78,79] 47[80,81] 48[82,83] 49[84,85] 50[86,87] 51[88,89] 52[90,91] 53[92,93] 54[94,95] 55[96,97] 56[98,99] 57[100,101] 58[102,103] 59[104,105] 60[106,107] 61[108,109] 62[110,111] 63[112,113] 64[114,115] 65[116,117] 66[118,119] 67[120,121] 68[122,123] 69[124,125] 70[126,127] 71[128,129] 72[130,131] 73[132,133] 74[134,135] 75[136,137] 76[138,139] 77[140,141] 78[142,143] 79[144,145] 80[146,147] 89[148,148] 90[149,149] 99[150,150] 100[151,151] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 89 90 99 100
;; live  in  	
;; live  gen 	 17 [flags] 89 90 99 100
;; live  kill	 17 [flags]
;; rd  in  	(0) 
;; rd  gen 	(5) 17[29],89[148],90[149],99[150],100[151]
;; rd  kill	(9) 17[27,28,29,30,31],89[148],90[149],99[150],100[151]
;;  UD chains for artificial uses at top

(code_label 49 14 18 4 353 "" [0 uses])
(note 18 49 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 19
(insn 19 18 20 4 (set (reg:DI 100 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 1 uid 20
;;      reg 100 { d151(bb 4 insn 19) }
(insn 20 19 21 4 (parallel [
            (set (reg:DI 99 [ D.6872 ])
                (ashift:DI (reg:DI 100 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 100 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
;;   UD chains for insn luid 2 uid 21
;;      reg 91 { }
;;      reg 99 { d150(bb 4 insn 20) }
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.6873 ])
                (plus:DI (reg/f:DI 91 [ D.6873 ])
                    (reg:DI 99 [ D.6872 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6872 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
;;   UD chains for insn luid 3 uid 22
;;      reg 89 { d148(bb 4 insn 21) }
(insn 22 21 23 4 (set (reg/f:DI 90 [ D.6874 ])
        (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
;;   UD chains for insn luid 4 uid 23
;;      reg 90 { d149(bb 4 insn 22) }
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.6874 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
;;   UD chains for insn luid 5 uid 24
;;      reg 17 { d29(bb 4 insn 23) }
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 43)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  out 	 89 90
;; rd  out 	(2) 89[148],90[149]
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 89 90
;; live  gen 	 5 [di]
;; live  kill	
;; rd  in  	(5) 17[29],89[148],90[149],99[150],100[151]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 43 39 44 6 352 "" [1 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 45
;;      reg 90 { d149(bb 4 insn 22) }
(insn 45 44 46 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.6874 ])) lex.yy.c:2080 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.6874 ])
        (nil)))
;;   UD chains for insn luid 1 uid 46
;;      reg 7 { }
;;      reg 5 { d8(bb 6 insn 45) }
(call_insn 46 45 47 6 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:2080 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;   UD chains for insn luid 2 uid 47
;;      reg 89 { d148(bb 4 insn 21) }
(insn 47 46 48 6 (set (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2081 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6873 ])
        (nil)))
;;   UD chains for insn luid 3 uid 48
;;      reg 7 { }
(call_insn 48 47 53 6 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) lex.yy.c:2082 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 6 { }
;;   reg 7 { }
;;   reg 16 { }
;;   reg 20 { }



*****ending processing of loop 1 ******
starting the processing of deferred insns
ending the processing of deferred insns


int yylex_destroy()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={7d,2u} r1={6d} r2={6d} r4={6d} r5={9d,3u} r6={1d,8u} r7={1d,13u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,7u} r17={12d,3u} r18={5d} r19={5d} r20={1d,8u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r89={1d,2u} r90={1d,2u} r91={1d,5u} r92={1d,2u} r95={1d,2u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} 
;;    total ref usage 460{399d,61u,0e} in 38{33 regular + 5 call} insns.
;; basic block 2, loop depth 0, count 0, freq 880, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 91
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 91
;; live  kill	
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:DI 91 [ D.6873 ])
        (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 6 5 7 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 91 [ D.6873 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 7 6 8 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 25)
;;  succ:       5 [4.5%] 
;;              3 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 3, loop depth 0, count 0, freq 840, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 [95.5%]  (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u6(6){ }u7(7){ }u8(16){ }u9(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 92 95 97 98
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 17 [flags] 92 95 97 98
;; live  kill	 17 [flags]
(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg:DI 98 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 10 9 11 3 (parallel [
            (set (reg:DI 97 [ D.6872 ])
                (ashift:DI (reg:DI 98 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 98 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 11 10 12 3 (parallel [
            (set (reg/f:DI 92 [ D.6873 ])
                (plus:DI (reg/f:DI 91 [ D.6873 ])
                    (reg:DI 97 [ D.6872 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 97 [ D.6872 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 12 11 13 3 (set (reg/f:DI 95 [ D.6874 ])
        (mem/f:DI (reg/f:DI 92 [ D.6873 ]) [1 *_12+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 13 12 14 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 95 [ D.6874 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 14 13 49 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 25)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 450 (nil)))
 -> 25)
;;  succ:       5 [4.5%] 
;;              7 [95.5%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95

;; basic block 4, loop depth 1, count 0, freq 8710, maybe hot
;; Invalid sum of incoming frequencies 9120, should be 8710
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [100.0%]  (FALLTHRU)
;;              6 [100.0%]  (FALLTHRU,DFS_BACK)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(6){ }u17(7){ }u18(16){ }u19(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 17 [flags] 89 90 99 100
;; live  in  	
;; live  gen 	 17 [flags] 89 90 99 100
;; live  kill	 17 [flags]
(code_label 49 14 18 4 353 "" [0 uses])
(note 18 49 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg:DI 100 [ yy_buffer_stack_top ])
        (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 20 19 21 4 (parallel [
            (set (reg:DI 99 [ D.6872 ])
                (ashift:DI (reg:DI 100 [ yy_buffer_stack_top ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 512 {*ashldi3_1}
     (expr_list:REG_DEAD (reg:DI 100 [ yy_buffer_stack_top ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:DI (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
                    (const_int 3 [0x3]))
                (nil)))))
(insn 21 20 22 4 (parallel [
            (set (reg/f:DI 89 [ D.6873 ])
                (plus:DI (reg/f:DI 91 [ D.6873 ])
                    (reg:DI 99 [ D.6872 ])))
            (clobber (reg:CC 17 flags))
        ]) lex.yy.c:2079 218 {*adddi_1}
     (expr_list:REG_DEAD (reg:DI 99 [ D.6872 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))
(insn 22 21 23 4 (set (reg/f:DI 90 [ D.6874 ])
        (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])) lex.yy.c:2079 89 {*movdi_internal}
     (nil))
(insn 23 22 24 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:DI 90 [ D.6874 ])
            (const_int 0 [0]))) lex.yy.c:2079 4 {*cmpdi_ccno_1}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) lex.yy.c:2079 612 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (int_list:REG_BR_PROB 9550 (nil)))
 -> 43)
;;  succ:       5 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              6 [95.5%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; live  out 	 89 90

;; basic block 5, loop depth 0, count 0, freq 880, maybe hot
;; Invalid sum of incoming frequencies 470, should be 880
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [4.5%] 
;;              4 [4.5%]  (FALLTHRU,LOOP_EXIT)
;;              2 [4.5%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(6){ }u27(7){ }u28(16){ }u29(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  gen 	 5 [di]
;; live  kill	
(code_label 25 24 26 5 350 "" [2 uses])
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 5 (var_location:DI ptr (reg/f:DI 91 [ D.6873 ])) lex.yy.c:2086 -1
     (nil))
(insn 28 27 29 5 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.6873 ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 91 [ D.6873 ])
        (nil)))
(call_insn 29 28 30 5 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(debug_insn 30 29 31 5 (var_location:DI ptr (clobber (const_int 0 [0]))) lex.yy.c:2086 -1
     (nil))
(insn 31 30 32 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL15yy_buffer_stack") [flags 0x2]  <var_decl 0x7f88bc080240 yy_buffer_stack>) [1 yy_buffer_stack+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2087 89 {*movdi_internal}
     (nil))
(insn 32 31 33 5 (set (mem/c:SI (symbol_ref:DI ("yylineno") [flags 0x2]  <var_decl 0x7f88bc0807e0 yylineno>) [2 yylineno+0 S4 A32])
        (const_int 1 [0x1])) lex.yy.c:2050 90 {*movsi_internal}
     (nil))
(insn 33 32 34 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_top") [flags 0x2]  <var_decl 0x7f88bc080120 yy_buffer_stack_top>) [4 yy_buffer_stack_top+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2053 89 {*movdi_internal}
     (nil))
(insn 34 33 35 5 (set (mem/c:DI (symbol_ref:DI ("_ZL19yy_buffer_stack_max") [flags 0x2]  <var_decl 0x7f88bc0801b0 yy_buffer_stack_max>) [4 yy_buffer_stack_max+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2054 89 {*movdi_internal}
     (nil))
(insn 35 34 36 5 (set (mem/f/c:DI (symbol_ref:DI ("_ZL10yy_c_buf_p") [flags 0x2]  <var_decl 0x7f88bc080480 yy_c_buf_p>) [1 yy_c_buf_p+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2055 89 {*movdi_internal}
     (nil))
(insn 36 35 37 5 (set (mem/c:SI (symbol_ref:DI ("_ZL7yy_init") [flags 0x2]  <var_decl 0x7f88bc080510 yy_init>) [2 yy_init+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:2056 90 {*movsi_internal}
     (nil))
(insn 37 36 38 5 (set (mem/c:SI (symbol_ref:DI ("_ZL8yy_start") [flags 0x2]  <var_decl 0x7f88bc0805a0 yy_start>) [2 yy_start+0 S4 A32])
        (const_int 0 [0])) lex.yy.c:2057 90 {*movsi_internal}
     (nil))
(insn 38 37 39 5 (set (mem/f/c:DI (symbol_ref:DI ("yyin") [flags 0x2]  <var_decl 0x7f88bc02e5a0 yyin>) [1 yyin+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2064 89 {*movdi_internal}
     (nil))
(insn 39 38 43 5 (set (mem/f/c:DI (symbol_ref:DI ("yyout") [flags 0x2]  <var_decl 0x7f88bc080000 yyout>) [1 yyout+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2065 89 {*movdi_internal}
     (nil))
;;  succ:       8 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; basic block 6, loop depth 1, count 0, freq 8318, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [95.5%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(6){ }u35(7){ }u36(16){ }u37(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90 91
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 89 90
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 89 90
;; live  gen 	 5 [di]
;; live  kill	
(code_label 43 39 44 6 352 "" [1 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 6 (set (reg:DI 5 di)
        (reg/f:DI 90 [ D.6874 ])) lex.yy.c:2080 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 90 [ D.6874 ])
        (nil)))
(call_insn 46 45 47 6 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:2080 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 47 46 48 6 (set (mem/f:DI (reg/f:DI 89 [ D.6873 ]) [1 *_7+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2081 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 89 [ D.6873 ])
        (nil)))
(call_insn 48 47 53 6 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) lex.yy.c:2082 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       4 [100.0%]  (FALLTHRU,DFS_BACK)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	

;; basic block 7, loop depth 0, count 0, freq 802, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 [95.5%]  (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u43(6){ }u44(7){ }u45(16){ }u46(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 95
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 92 95
;; live  gen 	 5 [di]
;; live  kill	
(note 53 48 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 7 (set (reg:DI 5 di)
        (reg/f:DI 95 [ D.6874 ])) lex.yy.c:2080 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 95 [ D.6874 ])
        (nil)))
(call_insn 55 54 56 7 (call (mem:QI (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>) [0 yy_delete_buffer S1 A8])
        (const_int 0 [0])) lex.yy.c:2080 660 {*call}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z16yy_delete_bufferP15yy_buffer_state") [flags 0x3]  <function_decl 0x7f88bc07c438 yy_delete_buffer>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 56 55 57 7 (set (mem/f:DI (reg/f:DI 92 [ D.6873 ]) [1 *_12+0 S8 A64])
        (const_int 0 [0])) lex.yy.c:2081 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/f:DI 92 [ D.6873 ])
        (nil)))
(call_insn 57 56 63 7 (call (mem:QI (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>) [0 yypop_buffer_state S1 A8])
        (const_int 0 [0])) lex.yy.c:2082 660 {*call}
     (expr_list:REG_CALL_DECL (symbol_ref:DI ("_Z18yypop_buffer_statev") [flags 0x3]  <function_decl 0x7f88bc07c6c0 yypop_buffer_state>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (nil))
;;  succ:       4 [100.0%]  (FALLTHRU)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91

;; basic block 8, loop depth 0, count 0, freq 880, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(6){ }u53(7){ }u54(16){ }u55(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax]
;; live  kill	
(note 63 57 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 61 63 62 8 (set (reg/i:SI 0 ax)
        (const_int 0 [0])) lex.yy.c:2094 90 {*movsi_internal}
     (nil))
(insn 62 61 0 8 (use (reg/i:SI 0 ax)) lex.yy.c:2094 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void* yyalloc(yy_size_t) (_Z7yyallocm, funcdef_no=117, decl_uid=4279, cgraph_uid=117, symbol_order=144)

starting the processing of deferred insns
ending the processing of deferred insns


void* yyalloc(yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} 
;;    total ref usage 105{93d,12u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 5 [di] 89
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:DI 89 [ size ])
        (reg:DI 5 di [ size ])) lex.yy.c:2122 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ size ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v:DI 89 [ size ])) lex.yy.c:2123 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 89 [ size ])
        (nil)))
(call_insn/j 7 6 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>) [0 __builtin_malloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2123 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("malloc") [flags 0x41]  <function_decl 0x7f88bc32aa20 malloc>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void* yyrealloc(void*, yy_size_t) (_Z9yyreallocPvm, funcdef_no=118, decl_uid=4282, cgraph_uid=118, symbol_order=145)

starting the processing of deferred insns
ending the processing of deferred insns


void* yyrealloc(void*, yy_size_t)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 4[si] 5[di] 7[sp]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r4={3d,2u} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r89={1d,1u} r90={1d,1u} 
;;    total ref usage 110{95d,15u,0e} in 5{4 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 89 90
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 89 90
;; live  kill	
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:DI 89 [ ptr ])
        (reg:DI 5 di [ ptr ])) lex.yy.c:2127 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ ptr ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:DI 90 [ size ])
        (reg:DI 4 si [ size ])) lex.yy.c:2127 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 4 si [ size ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:DI 4 si)
        (reg/v:DI 90 [ size ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v:DI 90 [ size ])
        (nil)))
(insn 8 7 9 2 (set (reg:DI 5 di)
        (reg/v/f:DI 89 [ ptr ])) lex.yy.c:2136 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 89 [ ptr ])
        (nil)))
(call_insn/j 9 8 0 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>) [0 __builtin_realloc S1 A8])
            (const_int 0 [0]))) lex.yy.c:2136 671 {*sibcall_value}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_CALL_DECL (symbol_ref:DI ("realloc") [flags 0x41]  <function_decl 0x7f88bc32c870 realloc>)
                (expr_list:REG_EH_REGION (const_int 0 [0])
                    (nil)))))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function void yyfree(void*) (_Z6yyfreePv, funcdef_no=119, decl_uid=4284, cgraph_uid=119, symbol_order=146)

starting the processing of deferred insns
ending the processing of deferred insns


void yyfree(void*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 5[di] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r4={2d} r5={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={2d} r38={2d} r39={1d} r40={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r87={1d,1u} 
;;    total ref usage 104{93d,11u,0e} in 3{2 regular + 1 call} insns.
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(6){ }u1(7){ }u2(16){ }u3(20){ }}
;; lr  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 53 [] 54 [] 55 [] 56 [] 57 [] 58 [] 59 [] 60 [] 61 [] 62 [] 63 [] 64 [] 65 [] 66 [] 67 [] 68 [] 69 [] 70 [] 71 [] 72 [] 73 [] 74 [] 75 [] 76 [] 77 [] 78 [] 79 [] 80 [] 87
;; live  in  	 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 5 [di] 87
;; live  kill	
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:DI 87 [ ptr ])
        (reg:DI 5 di [ ptr ])) lex.yy.c:2140 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 5 di [ ptr ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:DI 5 di)
        (reg/v/f:DI 87 [ ptr ])) lex.yy.c:2141 89 {*movdi_internal}
     (expr_list:REG_DEAD (reg/v/f:DI 87 [ ptr ])
        (nil)))
(call_insn/j 7 6 0 2 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>) [0 __builtin_free S1 A8])
        (const_int 0 [0])) lex.yy.c:2141 662 {*sibcall}
     (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_CALL_DECL (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x7f88bc3201b0 free>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]

