// Seed: 1664661573
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply1 id_3
);
  wor   id_5, id_6 = 1;
  logic id_7 = 1;
  wire  id_8;
  logic id_9 = id_7 - id_6;
  logic id_10;
  ;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input uwire id_5,
    output uwire id_6,
    input tri id_7
);
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2
  );
endmodule
