Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 52847066ba1b43da9d52da12dd7f8550 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_float_reg_behav xil_defaultlib.tb_float_reg -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ff_de [ff_de_default]
Compiling architecture behavioral of entity xil_defaultlib.float_reg [float_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_float_reg
Built simulation snapshot tb_float_reg_behav
