============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 14:30:30 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.312247s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (45.2%)

RUN-1004 : used memory is 264 MB, reserved memory is 240 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4247722655744"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83163451752448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 70 trigger nets, 70 data nets.
KIT-1004 : Chipwatcher code = 0001000000111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=202) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=202) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=202)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=202)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=70,BUS_CTRL_NUM=180,BUS_WIDTH='{32'sb01,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb010010,32'sb010011,32'sb0100011,32'sb0100100,32'sb0110100,32'sb01000100,32'sb01000101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0110000,32'sb0110110,32'sb01011010,32'sb01100000,32'sb010000100,32'sb010101000,32'sb010101110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13158/40 useful/useless nets, 10841/26 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 12671/12 useful/useless nets, 11440/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12655/16 useful/useless nets, 11428/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 12170/60 useful/useless nets, 10943/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.097796s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (64.0%)

RUN-1004 : used memory is 275 MB, reserved memory is 249 MB, peak memory is 277 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 12819/2 useful/useless nets, 11599/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52331, tnet num: 12819, tinst num: 11598, tnode num: 63884, tedge num: 84421.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12819 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 330 (3.31), #lev = 7 (1.67)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 330 (3.31), #lev = 7 (1.67)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 771 instances into 330 LUTs, name keeping = 72%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 576 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 180 adder to BLE ...
SYN-4008 : Packed 180 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.944452s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (57.1%)

RUN-1004 : used memory is 292 MB, reserved memory is 273 MB, peak memory is 412 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.160123s wall, 1.843750s user + 0.046875s system = 1.890625s CPU (59.8%)

RUN-1004 : used memory is 293 MB, reserved memory is 274 MB, peak memory is 412 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11707/1 useful/useless nets, 10475/0 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (419 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10475 instances
RUN-0007 : 6224 luts, 3306 seqs, 534 mslices, 270 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11707 nets
RUN-1001 : 6867 nets have 2 pins
RUN-1001 : 3530 nets have [3 - 5] pins
RUN-1001 : 794 nets have [6 - 10] pins
RUN-1001 : 303 nets have [11 - 20] pins
RUN-1001 : 197 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1419     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     888     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  56   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 76
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10473 instances, 6224 luts, 3306 seqs, 804 slices, 150 macros(804 instances: 534 mslices 270 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49862, tnet num: 11705, tinst num: 10473, tnode num: 60974, tedge num: 81626.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11705 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.027794s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (62.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.60584e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10473.
PHY-3001 : Level 1 #clusters 1491.
PHY-3001 : End clustering;  0.079453s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (78.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 818610, overlap = 313.812
PHY-3002 : Step(2): len = 745016, overlap = 329
PHY-3002 : Step(3): len = 553127, overlap = 433.969
PHY-3002 : Step(4): len = 483323, overlap = 461.438
PHY-3002 : Step(5): len = 393537, overlap = 529.875
PHY-3002 : Step(6): len = 353544, overlap = 565.062
PHY-3002 : Step(7): len = 296695, overlap = 617.312
PHY-3002 : Step(8): len = 259089, overlap = 651.281
PHY-3002 : Step(9): len = 229139, overlap = 679.156
PHY-3002 : Step(10): len = 210371, overlap = 699.125
PHY-3002 : Step(11): len = 189084, overlap = 748.156
PHY-3002 : Step(12): len = 176500, overlap = 777.625
PHY-3002 : Step(13): len = 162347, overlap = 815.031
PHY-3002 : Step(14): len = 154809, overlap = 837.219
PHY-3002 : Step(15): len = 142844, overlap = 839.188
PHY-3002 : Step(16): len = 138311, overlap = 860.188
PHY-3002 : Step(17): len = 125708, overlap = 884.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.72192e-06
PHY-3002 : Step(18): len = 129718, overlap = 872.406
PHY-3002 : Step(19): len = 154176, overlap = 785.438
PHY-3002 : Step(20): len = 168324, overlap = 702.875
PHY-3002 : Step(21): len = 175607, overlap = 694.969
PHY-3002 : Step(22): len = 175795, overlap = 687.062
PHY-3002 : Step(23): len = 176232, overlap = 676.5
PHY-3002 : Step(24): len = 176761, overlap = 642.375
PHY-3002 : Step(25): len = 173407, overlap = 636.219
PHY-3002 : Step(26): len = 171375, overlap = 638.219
PHY-3002 : Step(27): len = 169427, overlap = 628.25
PHY-3002 : Step(28): len = 168114, overlap = 643.625
PHY-3002 : Step(29): len = 166152, overlap = 649.062
PHY-3002 : Step(30): len = 164618, overlap = 649.094
PHY-3002 : Step(31): len = 162697, overlap = 654.969
PHY-3002 : Step(32): len = 161323, overlap = 670.781
PHY-3002 : Step(33): len = 160582, overlap = 687.625
PHY-3002 : Step(34): len = 159892, overlap = 700.094
PHY-3002 : Step(35): len = 158456, overlap = 681.656
PHY-3002 : Step(36): len = 158091, overlap = 686.812
PHY-3002 : Step(37): len = 156581, overlap = 681.062
PHY-3002 : Step(38): len = 157020, overlap = 689.812
PHY-3002 : Step(39): len = 156001, overlap = 695.406
PHY-3002 : Step(40): len = 155996, overlap = 697.562
PHY-3002 : Step(41): len = 155122, overlap = 710.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.44384e-06
PHY-3002 : Step(42): len = 162060, overlap = 707.469
PHY-3002 : Step(43): len = 172355, overlap = 679.188
PHY-3002 : Step(44): len = 178073, overlap = 639.969
PHY-3002 : Step(45): len = 180955, overlap = 617.75
PHY-3002 : Step(46): len = 181104, overlap = 596.219
PHY-3002 : Step(47): len = 181505, overlap = 595.25
PHY-3002 : Step(48): len = 180616, overlap = 598.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.88767e-06
PHY-3002 : Step(49): len = 192785, overlap = 556.406
PHY-3002 : Step(50): len = 212233, overlap = 507.156
PHY-3002 : Step(51): len = 221948, overlap = 488.125
PHY-3002 : Step(52): len = 224989, overlap = 457.5
PHY-3002 : Step(53): len = 223078, overlap = 452.969
PHY-3002 : Step(54): len = 219960, overlap = 478.281
PHY-3002 : Step(55): len = 216830, overlap = 501.312
PHY-3002 : Step(56): len = 215560, overlap = 516.406
PHY-3002 : Step(57): len = 215679, overlap = 512.75
PHY-3002 : Step(58): len = 216734, overlap = 486.156
PHY-3002 : Step(59): len = 217747, overlap = 494.094
PHY-3002 : Step(60): len = 218962, overlap = 516.156
PHY-3002 : Step(61): len = 219379, overlap = 505.031
PHY-3002 : Step(62): len = 220713, overlap = 485.875
PHY-3002 : Step(63): len = 220765, overlap = 478.625
PHY-3002 : Step(64): len = 221071, overlap = 457.312
PHY-3002 : Step(65): len = 221010, overlap = 464.156
PHY-3002 : Step(66): len = 220851, overlap = 456.188
PHY-3002 : Step(67): len = 220393, overlap = 448.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.37753e-05
PHY-3002 : Step(68): len = 231820, overlap = 433.594
PHY-3002 : Step(69): len = 245751, overlap = 377.969
PHY-3002 : Step(70): len = 253432, overlap = 346.156
PHY-3002 : Step(71): len = 256687, overlap = 344.719
PHY-3002 : Step(72): len = 257309, overlap = 346.938
PHY-3002 : Step(73): len = 257535, overlap = 348.281
PHY-3002 : Step(74): len = 257108, overlap = 354.062
PHY-3002 : Step(75): len = 257075, overlap = 358.188
PHY-3002 : Step(76): len = 257169, overlap = 357.375
PHY-3002 : Step(77): len = 256762, overlap = 374.531
PHY-3002 : Step(78): len = 257052, overlap = 375.906
PHY-3002 : Step(79): len = 256285, overlap = 357.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.75507e-05
PHY-3002 : Step(80): len = 267904, overlap = 339.156
PHY-3002 : Step(81): len = 278097, overlap = 310.875
PHY-3002 : Step(82): len = 284693, overlap = 289.219
PHY-3002 : Step(83): len = 289036, overlap = 259.781
PHY-3002 : Step(84): len = 292512, overlap = 259.5
PHY-3002 : Step(85): len = 294913, overlap = 261.938
PHY-3002 : Step(86): len = 295039, overlap = 256.875
PHY-3002 : Step(87): len = 294272, overlap = 259.156
PHY-3002 : Step(88): len = 293792, overlap = 254.031
PHY-3002 : Step(89): len = 293326, overlap = 253.031
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.51014e-05
PHY-3002 : Step(90): len = 305181, overlap = 225.406
PHY-3002 : Step(91): len = 316592, overlap = 208.25
PHY-3002 : Step(92): len = 323615, overlap = 189.844
PHY-3002 : Step(93): len = 329185, overlap = 183.062
PHY-3002 : Step(94): len = 334844, overlap = 191.5
PHY-3002 : Step(95): len = 338359, overlap = 182.188
PHY-3002 : Step(96): len = 336343, overlap = 175.188
PHY-3002 : Step(97): len = 335583, overlap = 164.281
PHY-3002 : Step(98): len = 335298, overlap = 173.594
PHY-3002 : Step(99): len = 334994, overlap = 181.906
PHY-3002 : Step(100): len = 334271, overlap = 197.125
PHY-3002 : Step(101): len = 334416, overlap = 197.562
PHY-3002 : Step(102): len = 333931, overlap = 199.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000110203
PHY-3002 : Step(103): len = 346987, overlap = 175.719
PHY-3002 : Step(104): len = 356664, overlap = 153.156
PHY-3002 : Step(105): len = 359299, overlap = 133.094
PHY-3002 : Step(106): len = 361168, overlap = 124.5
PHY-3002 : Step(107): len = 364599, overlap = 118.969
PHY-3002 : Step(108): len = 366860, overlap = 123.625
PHY-3002 : Step(109): len = 365296, overlap = 119.75
PHY-3002 : Step(110): len = 365334, overlap = 119.844
PHY-3002 : Step(111): len = 366228, overlap = 115.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000220406
PHY-3002 : Step(112): len = 375738, overlap = 108.5
PHY-3002 : Step(113): len = 385908, overlap = 83.9062
PHY-3002 : Step(114): len = 387904, overlap = 78.4375
PHY-3002 : Step(115): len = 389565, overlap = 77.6875
PHY-3002 : Step(116): len = 391799, overlap = 73.3125
PHY-3002 : Step(117): len = 393676, overlap = 75.0625
PHY-3002 : Step(118): len = 393111, overlap = 73.2812
PHY-3002 : Step(119): len = 393270, overlap = 77
PHY-3002 : Step(120): len = 397095, overlap = 69.9062
PHY-3002 : Step(121): len = 400365, overlap = 84.0625
PHY-3002 : Step(122): len = 397290, overlap = 82.9062
PHY-3002 : Step(123): len = 396795, overlap = 82.2812
PHY-3002 : Step(124): len = 398805, overlap = 93.9062
PHY-3002 : Step(125): len = 399887, overlap = 101.031
PHY-3002 : Step(126): len = 396963, overlap = 107.625
PHY-3002 : Step(127): len = 395827, overlap = 108.594
PHY-3002 : Step(128): len = 396879, overlap = 96.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000428523
PHY-3002 : Step(129): len = 402654, overlap = 99
PHY-3002 : Step(130): len = 407410, overlap = 96.0625
PHY-3002 : Step(131): len = 408374, overlap = 92.5312
PHY-3002 : Step(132): len = 409237, overlap = 88.3125
PHY-3002 : Step(133): len = 411598, overlap = 83.2812
PHY-3002 : Step(134): len = 413288, overlap = 87.0938
PHY-3002 : Step(135): len = 412501, overlap = 88.9688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000694184
PHY-3002 : Step(136): len = 416130, overlap = 80.0625
PHY-3002 : Step(137): len = 420969, overlap = 77.1562
PHY-3002 : Step(138): len = 422013, overlap = 81.2812
PHY-3002 : Step(139): len = 423680, overlap = 85.0312
PHY-3002 : Step(140): len = 426949, overlap = 78.7812
PHY-3002 : Step(141): len = 429297, overlap = 78.4688
PHY-3002 : Step(142): len = 428229, overlap = 81.4062
PHY-3002 : Step(143): len = 427987, overlap = 79.9062
PHY-3002 : Step(144): len = 429634, overlap = 78.9688
PHY-3002 : Step(145): len = 430496, overlap = 75.4062
PHY-3002 : Step(146): len = 429276, overlap = 73.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018980s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11707.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 544976, over cnt = 1328(3%), over = 7527, worst = 32
PHY-1001 : End global iterations;  0.302425s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (25.8%)

PHY-1001 : Congestion index: top1 = 81.96, top5 = 62.30, top10 = 52.44, top15 = 46.16.
PHY-3001 : End congestion estimation;  0.428601s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (47.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11705 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.401102s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000131894
PHY-3002 : Step(147): len = 453489, overlap = 22.6875
PHY-3002 : Step(148): len = 456459, overlap = 21.875
PHY-3002 : Step(149): len = 455835, overlap = 20.6875
PHY-3002 : Step(150): len = 454254, overlap = 18.7812
PHY-3002 : Step(151): len = 455510, overlap = 17.9688
PHY-3002 : Step(152): len = 456278, overlap = 17.625
PHY-3002 : Step(153): len = 455282, overlap = 17.3125
PHY-3002 : Step(154): len = 454371, overlap = 18.0938
PHY-3002 : Step(155): len = 454266, overlap = 19.625
PHY-3002 : Step(156): len = 452369, overlap = 17.375
PHY-3002 : Step(157): len = 450278, overlap = 15.4062
PHY-3002 : Step(158): len = 448748, overlap = 16.125
PHY-3002 : Step(159): len = 447534, overlap = 17.0312
PHY-3002 : Step(160): len = 446449, overlap = 18.0938
PHY-3002 : Step(161): len = 445745, overlap = 18.375
PHY-3002 : Step(162): len = 444380, overlap = 18.3438
PHY-3002 : Step(163): len = 443533, overlap = 17.875
PHY-3002 : Step(164): len = 443383, overlap = 19.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000263788
PHY-3002 : Step(165): len = 444757, overlap = 19.375
PHY-3002 : Step(166): len = 449151, overlap = 19.75
PHY-3002 : Step(167): len = 451031, overlap = 20.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000527576
PHY-3002 : Step(168): len = 455596, overlap = 17.2812
PHY-3002 : Step(169): len = 464859, overlap = 17.0312
PHY-3002 : Step(170): len = 473644, overlap = 18.3438
PHY-3002 : Step(171): len = 477238, overlap = 21.25
PHY-3002 : Step(172): len = 479735, overlap = 20.4375
PHY-3002 : Step(173): len = 482211, overlap = 18.7188
PHY-3002 : Step(174): len = 483018, overlap = 17.625
PHY-3002 : Step(175): len = 483298, overlap = 17.2812
PHY-3002 : Step(176): len = 483839, overlap = 15.1562
PHY-3002 : Step(177): len = 483713, overlap = 13.5938
PHY-3002 : Step(178): len = 482746, overlap = 14
PHY-3002 : Step(179): len = 480382, overlap = 14.375
PHY-3002 : Step(180): len = 478355, overlap = 13.75
PHY-3002 : Step(181): len = 477516, overlap = 11.5625
PHY-3002 : Step(182): len = 477600, overlap = 11.5625
PHY-3002 : Step(183): len = 477925, overlap = 9.25
PHY-3002 : Step(184): len = 477763, overlap = 8.28125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00105515
PHY-3002 : Step(185): len = 478472, overlap = 8.40625
PHY-3002 : Step(186): len = 480459, overlap = 8.96875
PHY-3002 : Step(187): len = 481559, overlap = 9.9375
PHY-3002 : Step(188): len = 485183, overlap = 10.8125
PHY-3002 : Step(189): len = 489505, overlap = 12.0938
PHY-3002 : Step(190): len = 492664, overlap = 13.1562
PHY-3002 : Step(191): len = 495433, overlap = 13.5625
PHY-3002 : Step(192): len = 496073, overlap = 15.1562
PHY-3002 : Step(193): len = 496372, overlap = 19.75
PHY-3002 : Step(194): len = 497810, overlap = 20.4688
PHY-3002 : Step(195): len = 498074, overlap = 18.4375
PHY-3002 : Step(196): len = 497893, overlap = 17.7812
PHY-3002 : Step(197): len = 498484, overlap = 13.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00211031
PHY-3002 : Step(198): len = 499550, overlap = 12.875
PHY-3002 : Step(199): len = 500477, overlap = 11.2188
PHY-3002 : Step(200): len = 505059, overlap = 10.5625
PHY-3002 : Step(201): len = 508654, overlap = 9.125
PHY-3002 : Step(202): len = 509151, overlap = 10.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00422061
PHY-3002 : Step(203): len = 509366, overlap = 10.375
PHY-3002 : Step(204): len = 510741, overlap = 10.7812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 48/11707.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609872, over cnt = 1902(5%), over = 7850, worst = 51
PHY-1001 : End global iterations;  0.383741s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (52.9%)

PHY-1001 : Congestion index: top1 = 77.05, top5 = 58.13, top10 = 50.33, top15 = 45.41.
PHY-3001 : End congestion estimation;  0.512820s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (51.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11705 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.413296s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (75.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000188397
PHY-3002 : Step(205): len = 510932, overlap = 96.9688
PHY-3002 : Step(206): len = 506505, overlap = 81.6875
PHY-3002 : Step(207): len = 500075, overlap = 74.6875
PHY-3002 : Step(208): len = 493704, overlap = 77.7188
PHY-3002 : Step(209): len = 488348, overlap = 79.5312
PHY-3002 : Step(210): len = 482958, overlap = 74
PHY-3002 : Step(211): len = 477488, overlap = 68.875
PHY-3002 : Step(212): len = 473315, overlap = 66.8125
PHY-3002 : Step(213): len = 469810, overlap = 69.7812
PHY-3002 : Step(214): len = 465393, overlap = 75.125
PHY-3002 : Step(215): len = 462134, overlap = 75.0938
PHY-3002 : Step(216): len = 459234, overlap = 77.6562
PHY-3002 : Step(217): len = 456243, overlap = 75.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000376793
PHY-3002 : Step(218): len = 456387, overlap = 70.125
PHY-3002 : Step(219): len = 459634, overlap = 61.875
PHY-3002 : Step(220): len = 461090, overlap = 60.5938
PHY-3002 : Step(221): len = 462898, overlap = 56.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000753586
PHY-3002 : Step(222): len = 464157, overlap = 52.0625
PHY-3002 : Step(223): len = 470437, overlap = 47.0312
PHY-3002 : Step(224): len = 472727, overlap = 44.1562
PHY-3002 : Step(225): len = 474197, overlap = 43.875
PHY-3002 : Step(226): len = 475325, overlap = 43.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49862, tnet num: 11705, tinst num: 10473, tnode num: 60974, tedge num: 81626.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 281.19 peak overflow 3.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 306/11707.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 583336, over cnt = 1964(5%), over = 6433, worst = 29
PHY-1001 : End global iterations;  0.446801s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (90.9%)

PHY-1001 : Congestion index: top1 = 61.53, top5 = 49.40, top10 = 44.14, top15 = 40.98.
PHY-1001 : End incremental global routing;  0.579020s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (78.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11705 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.431169s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.6%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10364 has valid locations, 47 needs to be replaced
PHY-3001 : design contains 10515 instances, 6227 luts, 3345 seqs, 804 slices, 150 macros(804 instances: 534 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 478876
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9853/11749.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586856, over cnt = 1960(5%), over = 6450, worst = 29
PHY-1001 : End global iterations;  0.073917s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 61.62, top5 = 49.59, top10 = 44.28, top15 = 41.10.
PHY-3001 : End congestion estimation;  0.226617s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50030, tnet num: 11747, tinst num: 10515, tnode num: 61259, tedge num: 81878.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.220249s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (84.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(227): len = 478735, overlap = 0
PHY-3002 : Step(228): len = 478735, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9879/11749.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586424, over cnt = 1956(5%), over = 6457, worst = 29
PHY-1001 : End global iterations;  0.066271s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.7%)

PHY-1001 : Congestion index: top1 = 61.70, top5 = 49.61, top10 = 44.29, top15 = 41.13.
PHY-3001 : End congestion estimation;  0.217615s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (86.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.435362s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (82.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000697522
PHY-3002 : Step(229): len = 478648, overlap = 43.4375
PHY-3002 : Step(230): len = 478724, overlap = 43.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00139504
PHY-3002 : Step(231): len = 478846, overlap = 43.3125
PHY-3002 : Step(232): len = 478846, overlap = 43.3125
PHY-3001 : Final: Len = 478846, Over = 43.3125
PHY-3001 : End incremental placement;  2.400725s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (82.0%)

OPT-1001 : Total overflow 281.59 peak overflow 3.53
OPT-1001 : End high-fanout net optimization;  3.667390s wall, 2.609375s user + 0.093750s system = 2.703125s CPU (73.7%)

OPT-1001 : Current memory(MB): used = 521, reserve = 504, peak = 526.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9868/11749.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 586320, over cnt = 1948(5%), over = 6370, worst = 29
PHY-1002 : len = 616400, over cnt = 1218(3%), over = 3008, worst = 20
PHY-1002 : len = 637736, over cnt = 467(1%), over = 989, worst = 14
PHY-1002 : len = 644560, over cnt = 113(0%), over = 225, worst = 7
PHY-1002 : len = 646848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.739266s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (67.6%)

PHY-1001 : Congestion index: top1 = 51.62, top5 = 44.60, top10 = 41.06, top15 = 38.82.
OPT-1001 : End congestion update;  0.899296s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (64.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11747 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373716s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (29.3%)

OPT-0007 : Start: WNS -2861 TNS -31033 NUM_FEPS 25
OPT-0007 : Iter 1: improved WNS -2861 TNS -30933 NUM_FEPS 25 with 20 cells processed and 134 slack improved
OPT-0007 : Iter 2: improved WNS -2861 TNS -30933 NUM_FEPS 25 with 6 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.296171s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (56.7%)

OPT-1001 : Current memory(MB): used = 519, reserve = 502, peak = 526.
OPT-1001 : End physical optimization;  5.995733s wall, 3.968750s user + 0.140625s system = 4.109375s CPU (68.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6227 LUT to BLE ...
SYN-4008 : Packed 6227 LUT and 1159 SEQ to BLE.
SYN-4003 : Packing 2186 remaining SEQ's ...
SYN-4005 : Packed 1628 SEQ with LUT/SLICE
SYN-4006 : 3577 single LUT's are left
SYN-4006 : 558 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6785/8160 primitive instances ...
PHY-3001 : End packing;  0.448332s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (66.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4698 instances
RUN-1001 : 2278 mslices, 2279 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10789 nets
RUN-1001 : 5669 nets have 2 pins
RUN-1001 : 3675 nets have [3 - 5] pins
RUN-1001 : 883 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 4696 instances, 4557 slices, 150 macros(804 instances: 534 mslices 270 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 496044, Over = 96
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5529/10789.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642704, over cnt = 1222(3%), over = 1920, worst = 9
PHY-1002 : len = 647320, over cnt = 758(2%), over = 1056, worst = 6
PHY-1002 : len = 653712, over cnt = 362(1%), over = 514, worst = 5
PHY-1002 : len = 658552, over cnt = 177(0%), over = 249, worst = 4
PHY-1002 : len = 661688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.782834s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 53.17, top5 = 45.50, top10 = 42.00, top15 = 39.58.
PHY-3001 : End congestion estimation;  0.989510s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (67.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46954, tnet num: 10787, tinst num: 4696, tnode num: 55730, tedge num: 79330.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.340876s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (62.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.79956e-05
PHY-3002 : Step(233): len = 486186, overlap = 95
PHY-3002 : Step(234): len = 480789, overlap = 102
PHY-3002 : Step(235): len = 476717, overlap = 118.5
PHY-3002 : Step(236): len = 474090, overlap = 120.75
PHY-3002 : Step(237): len = 472464, overlap = 126.25
PHY-3002 : Step(238): len = 470422, overlap = 129.25
PHY-3002 : Step(239): len = 469014, overlap = 129.25
PHY-3002 : Step(240): len = 468011, overlap = 126.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135991
PHY-3002 : Step(241): len = 472661, overlap = 120.75
PHY-3002 : Step(242): len = 478554, overlap = 107
PHY-3002 : Step(243): len = 478593, overlap = 105.25
PHY-3002 : Step(244): len = 479304, overlap = 104.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000261257
PHY-3002 : Step(245): len = 485611, overlap = 92.5
PHY-3002 : Step(246): len = 491856, overlap = 82.75
PHY-3002 : Step(247): len = 497582, overlap = 80.25
PHY-3002 : Step(248): len = 500411, overlap = 68.75
PHY-3002 : Step(249): len = 499079, overlap = 70.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.925741s wall, 0.093750s user + 0.375000s system = 0.468750s CPU (50.6%)

PHY-3001 : Trial Legalized: Len = 538391
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 785/10789.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662408, over cnt = 1545(4%), over = 2561, worst = 7
PHY-1002 : len = 673032, over cnt = 802(2%), over = 1146, worst = 7
PHY-1002 : len = 681792, over cnt = 305(0%), over = 418, worst = 5
PHY-1002 : len = 686232, over cnt = 47(0%), over = 53, worst = 2
PHY-1002 : len = 687144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.976929s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (59.2%)

PHY-1001 : Congestion index: top1 = 53.25, top5 = 46.70, top10 = 42.84, top15 = 40.26.
PHY-3001 : End congestion estimation;  1.209585s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (51.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.436032s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (75.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165902
PHY-3002 : Step(250): len = 523636, overlap = 13.5
PHY-3002 : Step(251): len = 514556, overlap = 25
PHY-3002 : Step(252): len = 507460, overlap = 33
PHY-3002 : Step(253): len = 502560, overlap = 42.5
PHY-3002 : Step(254): len = 499367, overlap = 50.5
PHY-3002 : Step(255): len = 497314, overlap = 54.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000331804
PHY-3002 : Step(256): len = 503623, overlap = 48.5
PHY-3002 : Step(257): len = 506896, overlap = 42
PHY-3002 : Step(258): len = 507792, overlap = 42.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000641252
PHY-3002 : Step(259): len = 513692, overlap = 37.5
PHY-3002 : Step(260): len = 520649, overlap = 35.75
PHY-3002 : Step(261): len = 524003, overlap = 35.75
PHY-3002 : Step(262): len = 525292, overlap = 36.75
PHY-3002 : Step(263): len = 526136, overlap = 37.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 538747, Over = 0
PHY-3001 : Spreading special nets. 44 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029605s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.6%)

PHY-3001 : 62 instances has been re-located, deltaX = 4, deltaY = 42, maxDist = 1.
PHY-3001 : Final: Len = 539379, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46954, tnet num: 10787, tinst num: 4696, tnode num: 55730, tedge num: 79330.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.084439s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (56.2%)

RUN-1004 : used memory is 489 MB, reserved memory is 478 MB, peak memory is 538 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2635/10789.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 672856, over cnt = 1432(4%), over = 2209, worst = 7
PHY-1002 : len = 680200, over cnt = 773(2%), over = 1091, worst = 5
PHY-1002 : len = 689736, over cnt = 182(0%), over = 236, worst = 4
PHY-1002 : len = 692056, over cnt = 36(0%), over = 43, worst = 3
PHY-1002 : len = 692616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.978234s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (49.5%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.39, top10 = 40.92, top15 = 38.67.
PHY-1001 : End incremental global routing;  1.191555s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (51.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10787 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.452552s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4590 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 4701 instances, 4562 slices, 150 macros(804 instances: 534 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 541443
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9910/10794.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 694472, over cnt = 25(0%), over = 29, worst = 3
PHY-1002 : len = 694496, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 694624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270518s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (63.5%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.41, top10 = 41.00, top15 = 38.75.
PHY-3001 : End congestion estimation;  0.483423s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (58.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47016, tnet num: 10792, tinst num: 4701, tnode num: 55807, tedge num: 79422.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.043779s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (73.4%)

RUN-1004 : used memory is 514 MB, reserved memory is 504 MB, peak memory is 543 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.502062s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (64.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(264): len = 540269, overlap = 0
PHY-3002 : Step(265): len = 540164, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9897/10794.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693064, over cnt = 20(0%), over = 28, worst = 3
PHY-1002 : len = 693208, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 693232, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 693256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.353303s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (84.0%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 44.38, top10 = 40.94, top15 = 38.70.
PHY-3001 : End congestion estimation;  0.558634s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (78.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454480s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (82.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000257859
PHY-3002 : Step(266): len = 539974, overlap = 0
PHY-3002 : Step(267): len = 540066, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 540146, Over = 0
PHY-3001 : End spreading;  0.029828s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.4%)

PHY-3001 : Final: Len = 540146, Over = 0
PHY-3001 : End incremental placement;  3.277762s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (69.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.189831s wall, 3.375000s user + 0.015625s system = 3.390625s CPU (65.3%)

OPT-1001 : Current memory(MB): used = 549, reserve = 534, peak = 551.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9897/10794.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693296, over cnt = 16(0%), over = 21, worst = 3
PHY-1002 : len = 693376, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 693440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.278141s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (61.8%)

PHY-1001 : Congestion index: top1 = 50.56, top5 = 44.41, top10 = 40.93, top15 = 38.69.
OPT-1001 : End congestion update;  0.481582s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (71.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.375579s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (74.9%)

OPT-0007 : Start: WNS -2877 TNS -27903 NUM_FEPS 20
OPT-0007 : Iter 1: improved WNS -2877 TNS -27903 NUM_FEPS 20 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.876915s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (73.1%)

OPT-1001 : Current memory(MB): used = 549, reserve = 534, peak = 551.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348164s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9917/10794.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.077801s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (80.3%)

PHY-1001 : Congestion index: top1 = 50.56, top5 = 44.41, top10 = 40.93, top15 = 38.69.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349422s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (89.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2877 TNS -27903 NUM_FEPS 20
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2877ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2855ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10794 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10794 nets
OPT-1001 : End physical optimization;  8.324903s wall, 5.546875s user + 0.031250s system = 5.578125s CPU (67.0%)

RUN-1003 : finish command "place" in  29.581625s wall, 15.921875s user + 1.171875s system = 17.093750s CPU (57.8%)

RUN-1004 : used memory is 486 MB, reserved memory is 467 MB, peak memory is 551 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.190578s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (110.2%)

RUN-1004 : used memory is 487 MB, reserved memory is 468 MB, peak memory is 551 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4703 instances
RUN-1001 : 2278 mslices, 2284 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10794 nets
RUN-1001 : 5658 nets have 2 pins
RUN-1001 : 3687 nets have [3 - 5] pins
RUN-1001 : 884 nets have [6 - 10] pins
RUN-1001 : 314 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47016, tnet num: 10792, tinst num: 4701, tnode num: 55807, tedge num: 79422.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2278 mslices, 2284 lslices, 101 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 659464, over cnt = 1472(4%), over = 2450, worst = 8
PHY-1002 : len = 669120, over cnt = 803(2%), over = 1165, worst = 6
PHY-1002 : len = 679184, over cnt = 257(0%), over = 355, worst = 6
PHY-1002 : len = 683168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.791286s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (49.4%)

PHY-1001 : Congestion index: top1 = 50.88, top5 = 44.40, top10 = 40.81, top15 = 38.50.
PHY-1001 : End global routing;  0.979570s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (51.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 553, reserve = 538, peak = 553.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 806, reserve = 792, peak = 806.
PHY-1001 : End build detailed router design. 2.759943s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (75.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 131488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.493408s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (77.4%)

PHY-1001 : Current memory(MB): used = 841, reserve = 828, peak = 841.
PHY-1001 : End phase 1; 1.498959s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (77.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.86867e+06, over cnt = 642(0%), over = 648, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 846, reserve = 832, peak = 846.
PHY-1001 : End initial routed; 14.745256s wall, 10.078125s user + 0.093750s system = 10.171875s CPU (69.0%)

PHY-1001 : Update timing.....
PHY-1001 : 114/10092(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.222   |  -92.411  |  65   
RUN-1001 :   Hold   |  -1.637   |  -24.568  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.699496s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (81.8%)

PHY-1001 : Current memory(MB): used = 852, reserve = 838, peak = 852.
PHY-1001 : End phase 2; 16.444813s wall, 11.468750s user + 0.093750s system = 11.562500s CPU (70.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.222ns STNS -87.360ns FEP 59.
PHY-1001 : End OPT Iter 1; 0.132071s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (71.0%)

PHY-1022 : len = 1.86882e+06, over cnt = 645(0%), over = 651, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.257715s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (78.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84808e+06, over cnt = 210(0%), over = 210, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.922019s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (98.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84512e+06, over cnt = 62(0%), over = 62, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.276751s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (107.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84502e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.189953s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (74.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84503e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.121338s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.4%)

PHY-1001 : Update timing.....
PHY-1001 : 109/10092(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.222   |  -87.360  |  59   
RUN-1001 :   Hold   |  -1.637   |  -24.568  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.780087s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (79.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 197 feed throughs used by 144 nets
PHY-1001 : End commit to database; 1.750525s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (61.6%)

PHY-1001 : Current memory(MB): used = 923, reserve = 912, peak = 923.
PHY-1001 : End phase 3; 5.502635s wall, 4.250000s user + 0.031250s system = 4.281250s CPU (77.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 10 pins with SWNS -3.222ns STNS -87.238ns FEP 59.
PHY-1001 : End OPT Iter 1; 0.107673s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.0%)

PHY-1022 : len = 1.84503e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End optimize timing; 0.231988s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (74.1%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.222ns, -87.238ns, 59}
PHY-1001 : Update timing.....
PHY-1001 : 109/10092(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.222   |  -87.238  |  59   
RUN-1001 :   Hold   |  -1.637   |  -24.568  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.645797s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (85.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 198 feed throughs used by 145 nets
PHY-1001 : End commit to database; 1.217813s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (88.5%)

PHY-1001 : Current memory(MB): used = 928, reserve = 918, peak = 928.
PHY-1001 : End phase 4; 3.106065s wall, 2.671875s user + 0.000000s system = 2.671875s CPU (86.0%)

PHY-1003 : Routed, final wirelength = 1.84503e+06
PHY-1001 : Current memory(MB): used = 930, reserve = 920, peak = 930.
PHY-1001 : End export database. 0.029512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  29.587902s wall, 21.796875s user + 0.140625s system = 21.937500s CPU (74.1%)

RUN-1003 : finish command "route" in  31.983211s wall, 23.250000s user + 0.171875s system = 23.421875s CPU (73.2%)

RUN-1004 : used memory is 875 MB, reserved memory is 864 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8218   out of  19600   41.93%
#reg                     3479   out of  19600   17.75%
#le                      8771
  #lut only              5292   out of   8771   60.34%
  #reg only               553   out of   8771    6.30%
  #lut&reg               2926   out of   8771   33.36%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1634
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    268
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               248
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    198
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 79
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8771   |7414    |804     |3495    |32      |3       |
|  ISP                               |AHBISP                                        |1199   |613     |317     |703     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |585    |283     |145     |338     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |74     |34      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |10     |6       |0       |10      |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |69     |32      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |63     |34      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |70     |31      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|    u_bypass                        |bypass                                        |126    |86      |40      |39      |0       |0       |
|    u_demosaic                      |demosaic                                      |400    |161     |132     |275     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |104    |30      |30      |76      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |67     |28      |23      |45      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |86     |33      |29      |55      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |85     |42      |33      |66      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |20      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |16     |16      |0       |11      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |10     |10      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |6      |6       |0       |2       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |6      |6       |0       |4       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |4      |4       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |7      |7       |0       |4       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |29     |29      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |7      |7       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |5      |5       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |3      |3       |0       |3       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |26     |26      |0       |11      |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |148    |105     |18      |116     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |15     |12      |0       |15      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |29      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |34      |0       |36      |0       |0       |
|  sd_reader                         |sd_reader                                     |605    |484     |100     |265     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |289    |247     |34      |141     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |817    |627     |118     |398     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |403    |261     |72      |273     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |149    |85      |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |12     |12      |0       |12      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |43     |26      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |30     |22      |0       |30      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |169    |115     |30      |127     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |31     |24      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |30      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |29      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |414    |366     |46      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |61     |49      |12      |26      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |77     |77      |0       |15      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |48     |42      |4       |25      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |138    |120     |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |90     |78      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |4917   |4845    |51      |1380    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |157    |86      |65      |33      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |794    |534     |129     |523     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |794    |534     |129     |523     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |371    |250     |0       |365     |0       |0       |
|        reg_inst                    |register                                      |371    |250     |0       |365     |0       |0       |
|      trigger_inst                  |trigger                                       |423    |284     |129     |158     |0       |0       |
|        bus_inst                    |bus_top                                       |205    |133     |72      |71      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |44     |26      |18      |11      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |52     |34      |18      |16      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                       |53     |35      |18      |20      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                       |50     |32      |18      |18      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |107    |78      |29      |52      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5612  
    #2          2       2109  
    #3          3       951   
    #4          4       627   
    #5        5-10      934   
    #6        11-50     489   
    #7       51-100      14   
    #8       101-500     4    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.418655s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (117.8%)

RUN-1004 : used memory is 876 MB, reserved memory is 866 MB, peak memory is 932 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47016, tnet num: 10792, tinst num: 4701, tnode num: 55807, tedge num: 79422.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10792 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: e019e8fd3ba3bfafd5252c6c42fdc554199292290d1308180b6fd2443d583aad -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4701
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10794, pip num: 122557
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 198
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3140 valid insts, and 330320 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110111000001000000111011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.065799s wall, 79.515625s user + 0.640625s system = 80.156250s CPU (469.7%)

RUN-1004 : used memory is 937 MB, reserved memory is 938 MB, peak memory is 1103 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_143030.log"
