strict digraph "" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fcdcdf46cd0>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcdf46e90>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcdf72490>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcdcdf724d0>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcdcdf46ed0>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcdcdf46f90>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcdf46fd0>",
		fillcolor=turquoise,
		label="30:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdcdf72050>]",
		style=filled,
		typ=Block];
	"28:IF" -> "30:BL"	[cond="['in']",
		label="!((in == 1))",
		lineno=28];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcdf72210>",
		fillcolor=turquoise,
		label="28:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdcdf72250>]",
		style=filled,
		typ=Block];
	"28:IF" -> "28:BL"	[cond="['in']",
		label="(in == 1)",
		lineno=28];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcdf726d0>",
		fillcolor=turquoise,
		label="22:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdcdf72710>]",
		style=filled,
		typ=Block];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"22:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"30:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcdf72510>",
		fillcolor=turquoise,
		label="24:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdcdf72550>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"22:IF" -> "22:BL"	[cond="['in']",
		label="(in == 1)",
		lineno=22];
	"22:IF" -> "24:BL"	[cond="['in']",
		label="!((in == 1))",
		lineno=22];
	"21:IF" -> "21:BL"	[cond="['present_state']",
		label="(present_state == 0)",
		lineno=21];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcdf46f50>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF" -> "27:BL"	[cond="['present_state']",
		label="!((present_state == 0))",
		lineno=21];
	"27:BL" -> "28:IF"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
}
