<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | VLSI & Computer Architecture</title>
    <link rel="icon" href="data:image/svg+xml,<svg xmlns='http://www.w3.org/2000/svg' viewBox='0 0 100 100'><path fill='%23d38a5c' d='M25,25h50v50h-50z'/><path fill='%23020c1b' d='M30,30h40v40h-40z'/><path fill='%23d38a5c' d='M5,45h15v10h-15z M80,45h15v10h-15z M45,5h10v15h-10z M45,80h10v15h-10z'/></svg>">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=DM+Sans:wght@400;500;700&family=Roboto+Mono:wght@400;500&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">
    <link rel="stylesheet" href="style.css">
</head>
<body>

    <div id="loader"><div class="loader-text">Booting Silicon...</div></div>
    <div id="interactive-bg"></div>

    <header class="main-header">
        <nav class="main-nav">
            <a href="#hero" class="nav-logo">Edidi Sai Anant</a>
            <ul class="nav-links">
                <li><a href="#about" data-section="about">About</a></li>
                <li><a href="#experience" data-section="experience">Experience</a></li>
                <li><a href="#projects" data-section="projects">Projects</a></li>
                <li><a href="#education" data-section="education">Education</a></li>
                <li><a href="#contact" data-section="contact">Contact</a></li>
            </ul>
        </nav>
    </header>

    <main class="main-container">
        <section id="hero" class="section">
            <div class="section-container">
                <p class="hero-intro fade-in">Hi, my name is</p>
                <h1 class="hero-title fade-in">Edidi Sai Anant.</h1>
                <h2 class="hero-subtitle fade-in">I architect the future of hardware.</h2>
                <p class="hero-description fade-in">As a specialist in VLSI design and computer architecture, I transform complex computational challenges into efficient, high-performance silicon, driving the next generation of technology from the foundational level.</p>
            </div>
        </section>

        <section id="about" class="section">
            <div class="section-container fade-in">
                <h2 class="section-title">About Me</h2>
                <div class="about-content">
                    <p>I am a recent Master of Science graduate in Electrical Engineering from the National University of Singapore (NUS), specializing in Nanoelectronics, Embedded Systems, and Digital Design[1]. My academic journey culminated in a strong foundation of practical and research experience in VLSI and semiconductor technology[1].</p>
                    <p>Driven by innovation and collaboration, I am eager to contribute to advanced projects in the semiconductor and embedded systems industries, bringing both theoretical knowledge and hands-on skills to solve complex engineering challenges[1].</p>
                </div>
            </div>
        </section>
        
        <section id="experience" class="section">
            <div class="section-container fade-in">
                <h2 class="section-title">Professional Experience</h2>
                <div class="experience-tabs">
                    <div class="tab-list"><button class="tab-button active" data-tab="1">Maven Silicon</button><button class="tab-button" data-tab="2">Sandeepani</button></div>
                    <div class="tab-panels">
                        <div class="tab-panel active" data-panel="1">
                            <h3>Project Intern <span class="panel-company">@ Maven Silicon</span></h3><p class="panel-date">Dec 2022 – Jan 2023</p>
                            <ul class="panel-duties">
                                <li>Designed and implemented a synthesizable AHB to APB bridge for seamless bus protocol communication[1].</li>
                                <li>Advanced proficiency in Verilog and RTL design by decomposing complex architectures into efficient, modular components[1].</li>
                                <li>Successfully synthesized and integrated modules into a unified system, ensuring robust performance and timing closure[1].</li>
                            </ul>
                        </div>
                        <div class="tab-panel" data-panel="2">
                            <h3>Intern <span class="panel-company">@ Sandeepani</span></h3><p class="panel-date">Jun 2022 – Jul 2022</p>
                            <ul class="panel-duties">
                                <li>Developed and verified a complete UART communication protocol using Verilog HDL from scratch[1].</li>
                                <li>Performed rigorous functional verification of a Half Adder using SystemVerilog and advanced UVM concepts in QuestaSim[1].</li>
                                <li>Conducted functional coverage analysis to identify and close verification gaps, ensuring design correctness[1].</li>
                            </ul>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section id="projects" class="section">
            <div class="section-container fade-in">
                <h2 class="section-title">Featured Projects</h2>
                 <div class="card-grid-three-col">
                    <div class="card project-card"><div class="card-glow"></div><div class="card-content"><h4>VLSI Interconnect Modelling</h4><p>Optimised processor interconnects using Elmore RC models and Cadence Virtuoso at 45nm[1].</p><ul class="tech-list"><li>Cadence</li><li>Spice</li></ul></div></div>
                    <div class="card project-card"><div class="card-glow"></div><div class="card-content"><h4>Standard Cell IP Development</h4><p>Created a ring oscillator Standard Cell IP in Cadence Virtuoso, targeting 40nm technology[1].</p><ul class="tech-list"><li>40nm</li><li>DRC/LVS</li></ul></div></div>
                    <div class="card project-card"><div class="card-glow"></div><div class="card-content"><h4>FPGA Hardware Accelerator</h4><p>Developed an accelerator on a Xilinx Zynq-7000 FPGA to improve MLP neural network inference[1].</p><ul class="tech-list"><li>FPGA</li><li>HLS</li><li>Verilog</li></ul></div></div>
                    <div class="card project-card"><div class="card-glow"></div><div class="card-content"><h4>In-Memory Compute Circuit</h4><p>Designed an in-memory compute circuit with NeuroSim to accelerate neural computations[1].</p><ul class="tech-list"><li>NeuroSim</li><li>PyTorch</li></ul></div></div>
                    <div class="card project-card"><div class="card-glow"></div><div class="card-content"><h4>Elmore Delay Modelling</h4><p>Developed a Python-based simulator for modeling Elmore delay in RC interconnects for VLSI[1].</p><ul class="tech-list"><li>Python</li><li>Timing Analysis</li></ul></div></div>
                    <div class="card project-card"><div class="card-glow"></div><div class="card-content"><h4>Autonomous Navigation Robot</h4><p>Built an autonomous robot with Raspberry Pi and ROS for real-time pathfinding[1].</p><ul class="tech-list"><li>ROS</li><li>Raspberry Pi</li></ul></div></div>
                </div>
            </div>
        </section>
        
        <section id="education" class="section">
            <div class="section-container fade-in">
                <h2 class="section-title">Education & Credentials</h2>
                <div class="education-grid">
                    <div class="education-card">
                        <h3>Master of Science, Electrical Engineering</h3>
                        <p class="education-institution">National University of Singapore</p>
                        <p class="education-date">2023 – 2025[1]</p>
                    </div>
                    <div class="education-card">
                        <h3>Bachelor of Technology, ECE</h3>
                        <p class="education-institution">SRM Institute of Science and Technology</p>
                        <p class="education-date">2019 – 2023[1]</p>
                    </div>
                </div>
                <div class="certifications-list">
                    <h4>Key Certifications</h4>
                    <p>Building a RISC-V CPU Core (Linux Foundation)<span> • </span>Embedded Systems Essentials (Arm)<span> • </span>Python for Data Science (IBM)<span> • </span>Introduction to IoT (Cisco)[1]</p>
                </div>
                 <div class="publications-list">
                    <h4>Publications & Patents</h4>
                    <p><strong>Paper:</strong> Improving Data Integrity with Reversible Logic-based EDC on AHB-APB Bridge (IEEE, 2023)[1]</p>
                    <p><strong>Patent:</strong> A System for Controlling an Autonomous Vehicle and a Method Thereof (Filed 2025)[1]</p>
                </div>
            </div>
        </section>

        <section id="contact" class="section">
            <div class="section-container text-center fade-in">
                <h3 class="contact-lead">What's Next?</h3>
                <h2 class="contact-title">Get In Touch</h2>
                <p class="contact-description">I'm actively seeking innovative roles where I can apply my skills to solve complex challenges. If you're building something remarkable, I'd love to connect.</p>
                <div class="contact-buttons"><a href="mailto:esanant@u.nus.edu" class="button">Say Hello</a><a href="resume.pdf" target="_blank" class="button button-outline">Download Resume</a></div>
            </div>
        </section>
    </main>

    <div class="social-sidebar">
        <a href="https://github.com/ESAnant" target="_blank"><i class="fab fa-github"></i></a>
        <a href="https://www.linkedin.com/in/sai-anant/" target="_blank"><i class="fab fa-linkedin-in"></i></a>
        <div class="sidebar-line"></div>
    </div>
    
    <script src="https://cdn.jsdelivr.net/particles.js/2.0.0/particles.min.js"></script>
    <script src="script.js"></script>
</body>
</html>
