

================================================================
== Vitis HLS Report for 'uniform_ap_fixed_16_6_5_3_0_ap_ufixed_16_0_5_3_0_config2_s'
================================================================
* Date:           Tue Feb 18 18:36:39 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  0.785 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.78>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%input_24_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_24_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 2 'read' 'input_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%input_23_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_23_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 3 'read' 'input_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_22_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_22_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 4 'read' 'input_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_21_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_21_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 5 'read' 'input_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_20_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_20_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 6 'read' 'input_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_19_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_19_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 7 'read' 'input_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_18_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_18_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 8 'read' 'input_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_17_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_17_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 9 'read' 'input_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_16_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_16_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 10 'read' 'input_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_15_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_15_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 11 'read' 'input_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_14_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_14_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 12 'read' 'input_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_13_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_13_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 13 'read' 'input_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_12_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_12_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 14 'read' 'input_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_11_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_11_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 15 'read' 'input_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_10_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_10_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 16 'read' 'input_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_9_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_9_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 17 'read' 'input_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_8_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_8_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 18 'read' 'input_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_7_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_7_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 19 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_6_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_6_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 20 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_5_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_5_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 21 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_4_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_4_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 22 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_3_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_3_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 23 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_2_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_2_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 24 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_1_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_1_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 25 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_0_val_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %input_0_val" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 26 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i58 %input_0_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 27 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln91 = add i16 %shl_ln, i16 12567" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 29 'add' 'add_ln91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_0_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln91_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_s, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 31 'bitconcatenate' 'shl_ln91_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln91_1 = add i16 %shl_ln91_1, i16 39051" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 32 'add' 'add_ln91_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_0_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln91_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_1, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 34 'bitconcatenate' 'shl_ln91_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln91_2 = add i16 %shl_ln91_2, i16 19525" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 35 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_0_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 36 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln91_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_2, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 37 'bitconcatenate' 'shl_ln91_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln91_3 = add i16 %shl_ln91_3, i16 42530" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 38 'add' 'add_ln91_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln91_1 = trunc i58 %input_1_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 39 'trunc' 'trunc_ln91_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln91_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_1, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 40 'bitconcatenate' 'shl_ln91_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln91_4 = add i16 %shl_ln91_4, i16 30908" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 41 'add' 'add_ln91_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_1_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 42 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln91_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_3, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 43 'bitconcatenate' 'shl_ln91_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln91_5 = add i16 %shl_ln91_5, i16 15454" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 44 'add' 'add_ln91_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_1_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 45 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln91_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_4, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 46 'bitconcatenate' 'shl_ln91_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln91_6 = add i16 %shl_ln91_6, i16 40495" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 47 'add' 'add_ln91_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_1_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 48 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln91_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_5, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 49 'bitconcatenate' 'shl_ln91_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln91_7 = add i16 %shl_ln91_7, i16 20247" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 50 'add' 'add_ln91_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln91_2 = trunc i58 %input_2_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 51 'trunc' 'trunc_ln91_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln91_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_2, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 52 'bitconcatenate' 'shl_ln91_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%add_ln91_8 = add i16 %shl_ln91_8, i16 5389" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 53 'add' 'add_ln91_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_2_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 54 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln91_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_6, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 55 'bitconcatenate' 'shl_ln91_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln91_9 = add i16 %shl_ln91_9, i16 35462" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 56 'add' 'add_ln91_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_2_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 57 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln91_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_7, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 58 'bitconcatenate' 'shl_ln91_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln91_10 = add i16 %shl_ln91_s, i16 50499" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 59 'add' 'add_ln91_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_2_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 60 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln91_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_8, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 61 'bitconcatenate' 'shl_ln91_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln91_11 = add i16 %shl_ln91_10, i16 25249" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 62 'add' 'add_ln91_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln91_3 = trunc i58 %input_3_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 63 'trunc' 'trunc_ln91_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln91_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_3, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 64 'bitconcatenate' 'shl_ln91_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln91_12 = add i16 %shl_ln91_11, i16 63392" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 65 'add' 'add_ln91_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_3_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 66 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln91_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_9, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 67 'bitconcatenate' 'shl_ln91_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln91_13 = add i16 %shl_ln91_12, i16 64464" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 68 'add' 'add_ln91_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_3_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 69 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln91_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_10, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 70 'bitconcatenate' 'shl_ln91_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln91_14 = add i16 %shl_ln91_13, i16 65000" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 71 'add' 'add_ln91_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_3_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 72 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln91_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_11, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 73 'bitconcatenate' 'shl_ln91_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln91_15 = add i16 %shl_ln91_14, i16 32500" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 74 'add' 'add_ln91_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln91_4 = trunc i58 %input_4_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 75 'trunc' 'trunc_ln91_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln91_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_4, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 76 'bitconcatenate' 'shl_ln91_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln91_16 = add i16 %shl_ln91_15, i16 61789" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 77 'add' 'add_ln91_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_4_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 78 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln91_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_12, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 79 'bitconcatenate' 'shl_ln91_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.78ns)   --->   "%add_ln91_17 = add i16 %shl_ln91_16, i16 63662" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 80 'add' 'add_ln91_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_4_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 81 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln91_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_13, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 82 'bitconcatenate' 'shl_ln91_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln91_18 = add i16 %shl_ln91_17, i16 64599" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 83 'add' 'add_ln91_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_4_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 84 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln91_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_14, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 85 'bitconcatenate' 'shl_ln91_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln91_19 = add i16 %shl_ln91_18, i16 33017" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 86 'add' 'add_ln91_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln91_5 = trunc i58 %input_5_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 87 'trunc' 'trunc_ln91_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln91_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_5, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 88 'bitconcatenate' 'shl_ln91_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln91_20 = add i16 %shl_ln91_19, i16 16508" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 89 'add' 'add_ln91_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_5_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 90 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln91_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_15, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 91 'bitconcatenate' 'shl_ln91_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln91_21 = add i16 %shl_ln91_20, i16 41022" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 92 'add' 'add_ln91_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_5_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 93 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln91_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_16, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 94 'bitconcatenate' 'shl_ln91_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%add_ln91_22 = add i16 %shl_ln91_21, i16 50838" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 95 'add' 'add_ln91_22' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_5_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 96 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln91_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_17, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 97 'bitconcatenate' 'shl_ln91_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln91_23 = add i16 %shl_ln91_22, i16 58187" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 98 'add' 'add_ln91_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln91_6 = trunc i58 %input_6_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 99 'trunc' 'trunc_ln91_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln91_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_6, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 100 'bitconcatenate' 'shl_ln91_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.78ns)   --->   "%add_ln91_24 = add i16 %shl_ln91_23, i16 61861" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 101 'add' 'add_ln91_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_6_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 102 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln91_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_18, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 103 'bitconcatenate' 'shl_ln91_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln91_25 = add i16 %shl_ln91_24, i16 17846" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 104 'add' 'add_ln91_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_6_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 105 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln91_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_19, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 106 'bitconcatenate' 'shl_ln91_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln91_26 = add i16 %shl_ln91_25, i16 41691" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 107 'add' 'add_ln91_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_6_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 108 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln91_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_20, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 109 'bitconcatenate' 'shl_ln91_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.78ns)   --->   "%add_ln91_27 = add i16 %shl_ln91_26, i16 53613" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 110 'add' 'add_ln91_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln91_7 = trunc i58 %input_7_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 111 'trunc' 'trunc_ln91_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln91_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_7, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 112 'bitconcatenate' 'shl_ln91_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.78ns)   --->   "%add_ln91_28 = add i16 %shl_ln91_27, i16 59957" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 113 'add' 'add_ln91_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_7_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 114 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln91_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_21, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 115 'bitconcatenate' 'shl_ln91_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln91_29 = add i16 %shl_ln91_28, i16 62746" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 116 'add' 'add_ln91_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_7_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 117 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln91_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_22, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 118 'bitconcatenate' 'shl_ln91_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln91_30 = add i16 %shl_ln91_29, i16 64141" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 119 'add' 'add_ln91_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_7_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 120 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln91_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_23, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 121 'bitconcatenate' 'shl_ln91_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln91_31 = add i16 %shl_ln91_30, i16 11189" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 122 'add' 'add_ln91_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln91_8 = trunc i58 %input_8_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 123 'trunc' 'trunc_ln91_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln91_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_8, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 124 'bitconcatenate' 'shl_ln91_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln91_32 = add i16 %shl_ln91_31, i16 38362" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 125 'add' 'add_ln91_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_8_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 126 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln91_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_24, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 127 'bitconcatenate' 'shl_ln91_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln91_33 = add i16 %shl_ln91_32, i16 51949" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 128 'add' 'add_ln91_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_8_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 129 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln91_33 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_25, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 130 'bitconcatenate' 'shl_ln91_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.78ns)   --->   "%add_ln91_34 = add i16 %shl_ln91_33, i16 36000" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 131 'add' 'add_ln91_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_8_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 132 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln91_34 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_26, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 133 'bitconcatenate' 'shl_ln91_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln91_35 = add i16 %shl_ln91_34, i16 18000" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 134 'add' 'add_ln91_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln91_9 = trunc i58 %input_9_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 135 'trunc' 'trunc_ln91_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln91_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_9, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 136 'bitconcatenate' 'shl_ln91_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.78ns)   --->   "%add_ln91_36 = add i16 %shl_ln91_35, i16 9000" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 137 'add' 'add_ln91_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_9_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 138 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln91_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_27, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 139 'bitconcatenate' 'shl_ln91_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.78ns)   --->   "%add_ln91_37 = add i16 %shl_ln91_36, i16 52133" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 140 'add' 'add_ln91_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_9_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 141 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln91_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_28, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 142 'bitconcatenate' 'shl_ln91_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.78ns)   --->   "%add_ln91_38 = add i16 %shl_ln91_37, i16 58834" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 143 'add' 'add_ln91_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_9_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 144 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln91_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_29, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 145 'bitconcatenate' 'shl_ln91_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln91_39 = add i16 %shl_ln91_38, i16 62185" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 146 'add' 'add_ln91_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln91_10 = trunc i58 %input_10_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 147 'trunc' 'trunc_ln91_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln91_39 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_10, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 148 'bitconcatenate' 'shl_ln91_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.78ns)   --->   "%add_ln91_40 = add i16 %shl_ln91_39, i16 43910" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 149 'add' 'add_ln91_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_10_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 150 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln91_40 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_30, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 151 'bitconcatenate' 'shl_ln91_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.78ns)   --->   "%add_ln91_41 = add i16 %shl_ln91_40, i16 54723" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 152 'add' 'add_ln91_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_10_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 153 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln91_41 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_31, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 154 'bitconcatenate' 'shl_ln91_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.78ns)   --->   "%add_ln91_42 = add i16 %shl_ln91_41, i16 60129" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 155 'add' 'add_ln91_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_10_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 156 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln91_42 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_32, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 157 'bitconcatenate' 'shl_ln91_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.78ns)   --->   "%add_ln91_43 = add i16 %shl_ln91_42, i16 48697" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 158 'add' 'add_ln91_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln91_11 = trunc i58 %input_11_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 159 'trunc' 'trunc_ln91_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln91_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_11, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 160 'bitconcatenate' 'shl_ln91_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.78ns)   --->   "%add_ln91_44 = add i16 %shl_ln91_43, i16 57116" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 161 'add' 'add_ln91_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_11_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 162 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln91_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_33, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 163 'bitconcatenate' 'shl_ln91_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.78ns)   --->   "%add_ln91_45 = add i16 %shl_ln91_44, i16 28558" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 164 'add' 'add_ln91_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_11_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 165 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln91_45 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_34, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 166 'bitconcatenate' 'shl_ln91_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.78ns)   --->   "%add_ln91_46 = add i16 %shl_ln91_45, i16 37007" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 167 'add' 'add_ln91_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_11_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 168 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln91_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_35, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 169 'bitconcatenate' 'shl_ln91_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln91_47 = add i16 %shl_ln91_46, i16 18503" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 170 'add' 'add_ln91_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln91_12 = trunc i58 %input_12_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 171 'trunc' 'trunc_ln91_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln91_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_12, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 172 'bitconcatenate' 'shl_ln91_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns)   --->   "%add_ln91_48 = add i16 %shl_ln91_47, i16 9251" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 173 'add' 'add_ln91_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_12_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 174 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln91_48 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_36, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 175 'bitconcatenate' 'shl_ln91_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.78ns)   --->   "%add_ln91_49 = add i16 %shl_ln91_48, i16 63888" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 176 'add' 'add_ln91_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_12_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 177 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln91_49 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_37, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 178 'bitconcatenate' 'shl_ln91_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns)   --->   "%add_ln91_50 = add i16 %shl_ln91_49, i16 64712" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 179 'add' 'add_ln91_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_12_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 180 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln91_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_38, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 181 'bitconcatenate' 'shl_ln91_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.78ns)   --->   "%add_ln91_51 = add i16 %shl_ln91_50, i16 32356" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 182 'add' 'add_ln91_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln91_13 = trunc i58 %input_13_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 183 'trunc' 'trunc_ln91_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln91_51 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_13, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 184 'bitconcatenate' 'shl_ln91_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.78ns)   --->   "%add_ln91_52 = add i16 %shl_ln91_51, i16 8065" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 185 'add' 'add_ln91_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_13_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 186 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln91_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_39, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 187 'bitconcatenate' 'shl_ln91_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln91_53 = add i16 %shl_ln91_52, i16 4032" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 188 'add' 'add_ln91_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_13_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 189 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln91_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_40, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 190 'bitconcatenate' 'shl_ln91_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.78ns)   --->   "%add_ln91_54 = add i16 %shl_ln91_53, i16 2016" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 191 'add' 'add_ln91_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_13_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 192 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln91_54 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_41, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 193 'bitconcatenate' 'shl_ln91_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns)   --->   "%add_ln91_55 = add i16 %shl_ln91_54, i16 64816" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 194 'add' 'add_ln91_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln91_14 = trunc i58 %input_14_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 195 'trunc' 'trunc_ln91_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln91_55 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_14, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 196 'bitconcatenate' 'shl_ln91_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.78ns)   --->   "%add_ln91_56 = add i16 %shl_ln91_55, i16 65176" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 197 'add' 'add_ln91_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_14_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 198 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln91_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_42, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 199 'bitconcatenate' 'shl_ln91_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.78ns)   --->   "%add_ln91_57 = add i16 %shl_ln91_56, i16 32588" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 200 'add' 'add_ln91_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_14_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 201 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln91_57 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_43, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 202 'bitconcatenate' 'shl_ln91_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.78ns)   --->   "%add_ln91_58 = add i16 %shl_ln91_57, i16 7329" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 203 'add' 'add_ln91_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_14_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 204 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln91_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_44, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 205 'bitconcatenate' 'shl_ln91_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.78ns)   --->   "%add_ln91_59 = add i16 %shl_ln91_58, i16 3664" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 206 'add' 'add_ln91_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln91_15 = trunc i58 %input_15_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 207 'trunc' 'trunc_ln91_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln91_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_15, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 208 'bitconcatenate' 'shl_ln91_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.78ns)   --->   "%add_ln91_60 = add i16 %shl_ln91_59, i16 1832" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 209 'add' 'add_ln91_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_15_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 210 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln91_60 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_45, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 211 'bitconcatenate' 'shl_ln91_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.78ns)   --->   "%add_ln91_61 = add i16 %shl_ln91_60, i16 34988" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 212 'add' 'add_ln91_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_15_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 213 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln91_61 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_46, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 214 'bitconcatenate' 'shl_ln91_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.78ns)   --->   "%add_ln91_62 = add i16 %shl_ln91_61, i16 50262" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 215 'add' 'add_ln91_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_15_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 216 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln91_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_47, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 217 'bitconcatenate' 'shl_ln91_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.78ns)   --->   "%add_ln91_63 = add i16 %shl_ln91_62, i16 57899" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 218 'add' 'add_ln91_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln91_16 = trunc i58 %input_16_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 219 'trunc' 'trunc_ln91_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln91_63 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_16, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 220 'bitconcatenate' 'shl_ln91_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.78ns)   --->   "%add_ln91_64 = add i16 %shl_ln91_63, i16 57639" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 221 'add' 'add_ln91_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_16_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 222 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln91_64 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_48, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 223 'bitconcatenate' 'shl_ln91_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.78ns)   --->   "%add_ln91_65 = add i16 %shl_ln91_64, i16 28819" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 224 'add' 'add_ln91_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_16_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 225 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln91_65 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_49, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 226 'bitconcatenate' 'shl_ln91_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.78ns)   --->   "%add_ln91_66 = add i16 %shl_ln91_65, i16 47177" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 227 'add' 'add_ln91_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_16_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 228 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln91_66 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_50, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 229 'bitconcatenate' 'shl_ln91_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.78ns)   --->   "%add_ln91_67 = add i16 %shl_ln91_66, i16 15184" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 230 'add' 'add_ln91_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln91_17 = trunc i58 %input_17_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 231 'trunc' 'trunc_ln91_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln91_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_17, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 232 'bitconcatenate' 'shl_ln91_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln91_68 = add i16 %shl_ln91_67, i16 40360" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 233 'add' 'add_ln91_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_17_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 234 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln91_68 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_51, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 235 'bitconcatenate' 'shl_ln91_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns)   --->   "%add_ln91_69 = add i16 %shl_ln91_68, i16 20180" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 236 'add' 'add_ln91_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_17_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 237 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln91_69 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_52, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 238 'bitconcatenate' 'shl_ln91_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.78ns)   --->   "%add_ln91_70 = add i16 %shl_ln91_69, i16 42995" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 239 'add' 'add_ln91_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_17_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 240 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln91_70 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_53, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 241 'bitconcatenate' 'shl_ln91_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln91_71 = add i16 %shl_ln91_70, i16 21497" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 242 'add' 'add_ln91_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln91_18 = trunc i58 %input_18_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 243 'trunc' 'trunc_ln91_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln91_71 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_18, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 244 'bitconcatenate' 'shl_ln91_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.78ns)   --->   "%add_ln91_72 = add i16 %shl_ln91_71, i16 43516" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 245 'add' 'add_ln91_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_18_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 246 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln91_72 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_54, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 247 'bitconcatenate' 'shl_ln91_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.78ns)   --->   "%add_ln91_73 = add i16 %shl_ln91_72, i16 8294" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 248 'add' 'add_ln91_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_18_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 249 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln91_73 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_55, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 250 'bitconcatenate' 'shl_ln91_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.78ns)   --->   "%add_ln91_74 = add i16 %shl_ln91_73, i16 36915" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 251 'add' 'add_ln91_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_18_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 252 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln91_74 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_56, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 253 'bitconcatenate' 'shl_ln91_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.78ns)   --->   "%add_ln91_75 = add i16 %shl_ln91_74, i16 51225" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 254 'add' 'add_ln91_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln91_19 = trunc i58 %input_19_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 255 'trunc' 'trunc_ln91_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln91_75 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_19, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 256 'bitconcatenate' 'shl_ln91_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.78ns)   --->   "%add_ln91_76 = add i16 %shl_ln91_75, i16 24667" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 257 'add' 'add_ln91_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_19_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 258 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln91_76 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_57, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 259 'bitconcatenate' 'shl_ln91_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.78ns)   --->   "%add_ln91_77 = add i16 %shl_ln91_76, i16 45101" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 260 'add' 'add_ln91_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_19_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 261 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln91_77 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_58, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 262 'bitconcatenate' 'shl_ln91_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.78ns)   --->   "%add_ln91_78 = add i16 %shl_ln91_77, i16 55318" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 263 'add' 'add_ln91_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_19_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 264 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln91_78 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_59, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 265 'bitconcatenate' 'shl_ln91_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.78ns)   --->   "%add_ln91_79 = add i16 %shl_ln91_78, i16 1817" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 266 'add' 'add_ln91_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln91_20 = trunc i58 %input_20_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 267 'trunc' 'trunc_ln91_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln91_79 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_20, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 268 'bitconcatenate' 'shl_ln91_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.78ns)   --->   "%add_ln91_80 = add i16 %shl_ln91_79, i16 908" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 269 'add' 'add_ln91_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_20_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 270 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln91_80 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_60, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 271 'bitconcatenate' 'shl_ln91_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.78ns)   --->   "%add_ln91_81 = add i16 %shl_ln91_80, i16 33222" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 272 'add' 'add_ln91_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_20_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 273 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln91_81 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_61, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 274 'bitconcatenate' 'shl_ln91_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.78ns)   --->   "%add_ln91_82 = add i16 %shl_ln91_81, i16 20260" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 275 'add' 'add_ln91_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_20_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 276 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln91_82 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_62, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 277 'bitconcatenate' 'shl_ln91_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.78ns)   --->   "%add_ln91_83 = add i16 %shl_ln91_82, i16 10130" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 278 'add' 'add_ln91_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln91_21 = trunc i58 %input_21_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 279 'trunc' 'trunc_ln91_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln91_83 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_21, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 280 'bitconcatenate' 'shl_ln91_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.78ns)   --->   "%add_ln91_84 = add i16 %shl_ln91_83, i16 37833" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 281 'add' 'add_ln91_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_21_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 282 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln91_84 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_63, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 283 'bitconcatenate' 'shl_ln91_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.78ns)   --->   "%add_ln91_85 = add i16 %shl_ln91_84, i16 35555" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 284 'add' 'add_ln91_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_21_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 285 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln91_85 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_64, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 286 'bitconcatenate' 'shl_ln91_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.78ns)   --->   "%add_ln91_86 = add i16 %shl_ln91_85, i16 17777" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 287 'add' 'add_ln91_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_21_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 288 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln91_86 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_65, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 289 'bitconcatenate' 'shl_ln91_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.78ns)   --->   "%add_ln91_87 = add i16 %shl_ln91_86, i16 41656" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 290 'add' 'add_ln91_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln91_22 = trunc i58 %input_22_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 291 'trunc' 'trunc_ln91_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln91_87 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_22, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 292 'bitconcatenate' 'shl_ln91_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.78ns)   --->   "%add_ln91_88 = add i16 %shl_ln91_87, i16 42020" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 293 'add' 'add_ln91_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_22_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 294 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln91_88 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_66, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 295 'bitconcatenate' 'shl_ln91_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.78ns)   --->   "%add_ln91_89 = add i16 %shl_ln91_88, i16 21010" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 296 'add' 'add_ln91_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_22_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 297 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln91_89 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_67, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 298 'bitconcatenate' 'shl_ln91_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.78ns)   --->   "%add_ln91_90 = add i16 %shl_ln91_89, i16 10505" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 299 'add' 'add_ln91_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_22_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 300 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln91_90 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_68, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 301 'bitconcatenate' 'shl_ln91_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.78ns)   --->   "%add_ln91_91 = add i16 %shl_ln91_90, i16 63045" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 302 'add' 'add_ln91_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln91_23 = trunc i58 %input_23_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 303 'trunc' 'trunc_ln91_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln91_91 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_23, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 304 'bitconcatenate' 'shl_ln91_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.78ns)   --->   "%add_ln91_92 = add i16 %shl_ln91_91, i16 31522" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 305 'add' 'add_ln91_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_23_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 306 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%shl_ln91_92 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_69, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 307 'bitconcatenate' 'shl_ln91_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.78ns)   --->   "%add_ln91_93 = add i16 %shl_ln91_92, i16 15761" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 308 'add' 'add_ln91_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_23_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 309 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln91_93 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_70, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 310 'bitconcatenate' 'shl_ln91_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.78ns)   --->   "%add_ln91_94 = add i16 %shl_ln91_93, i16 30021" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 311 'add' 'add_ln91_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_23_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 312 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln91_94 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_71, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 313 'bitconcatenate' 'shl_ln91_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.78ns)   --->   "%add_ln91_95 = add i16 %shl_ln91_94, i16 15010" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 314 'add' 'add_ln91_95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln91_24 = trunc i58 %input_24_val_read" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 315 'trunc' 'trunc_ln91_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln91_95 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln91_24, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 316 'bitconcatenate' 'shl_ln91_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.78ns)   --->   "%add_ln91_96 = add i16 %shl_ln91_95, i16 7505" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 317 'add' 'add_ln91_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_24_val_read, i32 16, i32 25" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 318 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln91_96 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_72, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 319 'bitconcatenate' 'shl_ln91_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.78ns)   --->   "%add_ln91_97 = add i16 %shl_ln91_96, i16 46801" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 320 'add' 'add_ln91_97' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_24_val_read, i32 32, i32 41" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 321 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln91_97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_73, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 322 'bitconcatenate' 'shl_ln91_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.78ns)   --->   "%add_ln91_98 = add i16 %shl_ln91_97, i16 23400" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 323 'add' 'add_ln91_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i10 @_ssdm_op_PartSelect.i10.i58.i32.i32, i58 %input_24_val_read, i32 48, i32 57" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 324 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln91_98 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_74, i6 0" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 325 'bitconcatenate' 'shl_ln91_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.78ns)   --->   "%add_ln91_99 = add i16 %shl_ln91_98, i16 11700" [firmware/nnet_utils/nnet_random.h:91]   --->   Operation 326 'add' 'add_ln91_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1600 <undef>, i16 %add_ln91" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 327 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1600 %mrv, i16 %add_ln91_1" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 328 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1600 %mrv_1, i16 %add_ln91_2" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 329 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1600 %mrv_2, i16 %add_ln91_3" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 330 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1600 %mrv_3, i16 %add_ln91_4" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 331 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1600 %mrv_4, i16 %add_ln91_5" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 332 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1600 %mrv_5, i16 %add_ln91_6" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 333 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1600 %mrv_6, i16 %add_ln91_7" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 334 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1600 %mrv_7, i16 %add_ln91_8" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 335 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1600 %mrv_8, i16 %add_ln91_9" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 336 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1600 %mrv_9, i16 %add_ln91_10" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 337 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1600 %mrv_s, i16 %add_ln91_11" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 338 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1600 %mrv_10, i16 %add_ln91_12" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 339 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1600 %mrv_11, i16 %add_ln91_13" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 340 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1600 %mrv_12, i16 %add_ln91_14" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 341 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1600 %mrv_13, i16 %add_ln91_15" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 342 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1600 %mrv_14, i16 %add_ln91_16" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 343 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1600 %mrv_15, i16 %add_ln91_17" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 344 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1600 %mrv_16, i16 %add_ln91_18" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 345 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1600 %mrv_17, i16 %add_ln91_19" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 346 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1600 %mrv_18, i16 %add_ln91_20" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 347 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1600 %mrv_19, i16 %add_ln91_21" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 348 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1600 %mrv_20, i16 %add_ln91_22" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 349 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1600 %mrv_21, i16 %add_ln91_23" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 350 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1600 %mrv_22, i16 %add_ln91_24" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 351 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1600 %mrv_23, i16 %add_ln91_25" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 352 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1600 %mrv_24, i16 %add_ln91_26" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 353 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1600 %mrv_25, i16 %add_ln91_27" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 354 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1600 %mrv_26, i16 %add_ln91_28" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 355 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1600 %mrv_27, i16 %add_ln91_29" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 356 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1600 %mrv_28, i16 %add_ln91_30" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 357 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1600 %mrv_29, i16 %add_ln91_31" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 358 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1600 %mrv_30, i16 %add_ln91_32" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 359 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1600 %mrv_31, i16 %add_ln91_33" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 360 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1600 %mrv_32, i16 %add_ln91_34" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 361 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1600 %mrv_33, i16 %add_ln91_35" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 362 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1600 %mrv_34, i16 %add_ln91_36" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 363 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1600 %mrv_35, i16 %add_ln91_37" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 364 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1600 %mrv_36, i16 %add_ln91_38" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 365 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1600 %mrv_37, i16 %add_ln91_39" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 366 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1600 %mrv_38, i16 %add_ln91_40" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 367 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1600 %mrv_39, i16 %add_ln91_41" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 368 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1600 %mrv_40, i16 %add_ln91_42" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 369 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1600 %mrv_41, i16 %add_ln91_43" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 370 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1600 %mrv_42, i16 %add_ln91_44" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 371 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1600 %mrv_43, i16 %add_ln91_45" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 372 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1600 %mrv_44, i16 %add_ln91_46" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 373 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1600 %mrv_45, i16 %add_ln91_47" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 374 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1600 %mrv_46, i16 %add_ln91_48" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 375 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i1600 %mrv_47, i16 %add_ln91_49" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 376 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i1600 %mrv_48, i16 %add_ln91_50" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 377 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i1600 %mrv_49, i16 %add_ln91_51" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 378 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i1600 %mrv_50, i16 %add_ln91_52" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 379 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i1600 %mrv_51, i16 %add_ln91_53" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 380 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i1600 %mrv_52, i16 %add_ln91_54" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 381 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i1600 %mrv_53, i16 %add_ln91_55" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 382 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i1600 %mrv_54, i16 %add_ln91_56" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 383 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i1600 %mrv_55, i16 %add_ln91_57" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 384 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i1600 %mrv_56, i16 %add_ln91_58" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 385 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i1600 %mrv_57, i16 %add_ln91_59" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 386 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i1600 %mrv_58, i16 %add_ln91_60" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 387 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i1600 %mrv_59, i16 %add_ln91_61" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 388 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i1600 %mrv_60, i16 %add_ln91_62" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 389 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i1600 %mrv_61, i16 %add_ln91_63" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 390 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i1600 %mrv_62, i16 %add_ln91_64" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 391 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%mrv_64 = insertvalue i1600 %mrv_63, i16 %add_ln91_65" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 392 'insertvalue' 'mrv_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%mrv_65 = insertvalue i1600 %mrv_64, i16 %add_ln91_66" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 393 'insertvalue' 'mrv_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%mrv_66 = insertvalue i1600 %mrv_65, i16 %add_ln91_67" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 394 'insertvalue' 'mrv_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mrv_67 = insertvalue i1600 %mrv_66, i16 %add_ln91_68" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 395 'insertvalue' 'mrv_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%mrv_68 = insertvalue i1600 %mrv_67, i16 %add_ln91_69" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 396 'insertvalue' 'mrv_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%mrv_69 = insertvalue i1600 %mrv_68, i16 %add_ln91_70" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 397 'insertvalue' 'mrv_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%mrv_70 = insertvalue i1600 %mrv_69, i16 %add_ln91_71" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 398 'insertvalue' 'mrv_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%mrv_71 = insertvalue i1600 %mrv_70, i16 %add_ln91_72" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 399 'insertvalue' 'mrv_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%mrv_72 = insertvalue i1600 %mrv_71, i16 %add_ln91_73" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 400 'insertvalue' 'mrv_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%mrv_73 = insertvalue i1600 %mrv_72, i16 %add_ln91_74" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 401 'insertvalue' 'mrv_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%mrv_74 = insertvalue i1600 %mrv_73, i16 %add_ln91_75" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 402 'insertvalue' 'mrv_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%mrv_75 = insertvalue i1600 %mrv_74, i16 %add_ln91_76" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 403 'insertvalue' 'mrv_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%mrv_76 = insertvalue i1600 %mrv_75, i16 %add_ln91_77" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 404 'insertvalue' 'mrv_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%mrv_77 = insertvalue i1600 %mrv_76, i16 %add_ln91_78" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 405 'insertvalue' 'mrv_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%mrv_78 = insertvalue i1600 %mrv_77, i16 %add_ln91_79" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 406 'insertvalue' 'mrv_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%mrv_79 = insertvalue i1600 %mrv_78, i16 %add_ln91_80" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 407 'insertvalue' 'mrv_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%mrv_80 = insertvalue i1600 %mrv_79, i16 %add_ln91_81" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 408 'insertvalue' 'mrv_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%mrv_81 = insertvalue i1600 %mrv_80, i16 %add_ln91_82" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 409 'insertvalue' 'mrv_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%mrv_82 = insertvalue i1600 %mrv_81, i16 %add_ln91_83" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 410 'insertvalue' 'mrv_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%mrv_83 = insertvalue i1600 %mrv_82, i16 %add_ln91_84" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 411 'insertvalue' 'mrv_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%mrv_84 = insertvalue i1600 %mrv_83, i16 %add_ln91_85" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 412 'insertvalue' 'mrv_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%mrv_85 = insertvalue i1600 %mrv_84, i16 %add_ln91_86" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 413 'insertvalue' 'mrv_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%mrv_86 = insertvalue i1600 %mrv_85, i16 %add_ln91_87" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 414 'insertvalue' 'mrv_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%mrv_87 = insertvalue i1600 %mrv_86, i16 %add_ln91_88" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 415 'insertvalue' 'mrv_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%mrv_88 = insertvalue i1600 %mrv_87, i16 %add_ln91_89" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 416 'insertvalue' 'mrv_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%mrv_89 = insertvalue i1600 %mrv_88, i16 %add_ln91_90" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 417 'insertvalue' 'mrv_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mrv_90 = insertvalue i1600 %mrv_89, i16 %add_ln91_91" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 418 'insertvalue' 'mrv_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%mrv_91 = insertvalue i1600 %mrv_90, i16 %add_ln91_92" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 419 'insertvalue' 'mrv_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%mrv_92 = insertvalue i1600 %mrv_91, i16 %add_ln91_93" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 420 'insertvalue' 'mrv_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%mrv_93 = insertvalue i1600 %mrv_92, i16 %add_ln91_94" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 421 'insertvalue' 'mrv_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%mrv_94 = insertvalue i1600 %mrv_93, i16 %add_ln91_95" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 422 'insertvalue' 'mrv_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%mrv_95 = insertvalue i1600 %mrv_94, i16 %add_ln91_96" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 423 'insertvalue' 'mrv_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mrv_96 = insertvalue i1600 %mrv_95, i16 %add_ln91_97" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 424 'insertvalue' 'mrv_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%mrv_97 = insertvalue i1600 %mrv_96, i16 %add_ln91_98" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 425 'insertvalue' 'mrv_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%mrv_98 = insertvalue i1600 %mrv_97, i16 %add_ln91_99" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 426 'insertvalue' 'mrv_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%ret_ln95 = ret i1600 %mrv_98" [firmware/nnet_utils/nnet_random.h:95]   --->   Operation 427 'ret' 'ret_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.785ns
The critical path consists of the following:
	wire read operation ('input_0_val_read', firmware/nnet_utils/nnet_random.h:91) on port 'input_0_val' (firmware/nnet_utils/nnet_random.h:91) [50]  (0.000 ns)
	'add' operation 16 bit ('add_ln91', firmware/nnet_utils/nnet_random.h:91) [53]  (0.785 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
