$date
	Sat Sep 05 22:01:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var wire 2 ' Q [1:0] $end
$var wire 2 ( D [1:0] $end
$scope module U1 $end
$var wire 4 ) D [3:0] $end
$var wire 1 $ clk $end
$var wire 1 * reset $end
$var wire 1 % set $end
$var reg 4 + Q [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
x*
b0x )
bx (
bx '
x&
x%
0$
x#
x"
x!
$end
#1
0!
b0x '
b0x +
1$
#2
0$
#3
b11 '
b1111 +
0*
b0 (
1$
b0 )
0&
0#
0"
1%
#4
0$
0%
#5
b0 '
b0 +
1$
#6
1*
b1 (
0$
1"
#7
1$
1#
#8
0$
0#
#9
1$
#10
0$
#11
1$
#12
0$
#13
1$
#14
0$
#15
1$
#16
0$
#17
1$
#18
0$
#19
1$
#20
0$
#21
1$
#22
0$
#23
1$
#24
0$
#25
1$
#26
0$
#27
1$
#28
0$
#29
1$
#30
0$
#31
1$
#32
0$
#33
1$
#34
0$
#35
1$
#36
0$
#37
1$
#38
0$
#39
1$
#40
0$
#41
1$
#42
0$
#43
1$
#44
0$
#45
1$
#46
0$
#47
1$
#48
0$
#49
1$
#50
0$
#51
1$
#52
0$
#53
1$
#54
0$
#55
1$
#56
0$
#57
1$
#58
0$
#59
1$
#60
0$
