#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Nov 17 17:38:31 2016
# Process ID: 6104
# Log file: D:/Study/THU/2016Autumn/CPU/THINPAD2/planAhead_run_1/planAhead.log
# Journal file: D:/Study/THU/2016Autumn/CPU/THINPAD2/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Study/THU/2016Autumn/CPU/THINPAD2/pa.fromNetlist.tcl
# create_project -name THINPAD2 -dir "D:/Study/THU/2016Autumn/CPU/THINPAD2/planAhead_run_1" -part xc3s1200efg320-4
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 467.004 ; gain = 59.543
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Study/THU/2016Autumn/CPU/THINPAD2/Main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Study/THU/2016Autumn/CPU/THINPAD2} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Main.ucf" [current_fileset -constrset]
Adding file 'D:/Study/THU/2016Autumn/CPU/THINPAD2/Main.ucf' to fileset 'constrs_1'
# add_files [list {Main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Main.ngc ...
WARNING:NetListWriters:298 - No output is written to Main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Main.edif ...
ngc2edif: Total memory usage is 86184 kilobytes

Parsing EDIF File [./planAhead_run_1/THINPAD2.data/cache/Main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/THINPAD2.data/cache/Main_ngc_zx.edif]
ERROR: [Designutils 20-1353] No cell is specified in file './Main.ngc'. The design is empty.  This error may be caused by insufficient disk space.

    while executing
"link_design"
    (file "D:/Study/THU/2016Autumn/CPU/THINPAD2/pa.fromNetlist.tcl" line 11)
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Study/THU/2016Autumn/CPU/THINPAD2\planAhead_pid6104.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 17 17:50:43 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
