./nitro cores:1:  cycle:340  throughoutput 5273572
./nitro cores:2:  cycle:359  throughoutput 10382001
./nitro cores:3:  cycle:511  throughoutput 10990607
./nitro cores:4:  cycle:707  throughoutput 10311606
./nitro cores:5:  cycle:908  throughoutput 10237542
./nitro cores:6:  cycle:1114  throughoutput 9729011
./nitro cores:7:  cycle:1312  throughoutput 9690235
./nitro cores:8:  cycle:1354  throughoutput 10611849
./nitro cores:9:  cycle:1625  throughoutput 9985132
./nitro cores:10:  cycle:1717  throughoutput 10453610
./um cores:1:  cycle:423  throughoutput 4239378
./um cores:2:  cycle:541  throughoutput 6838031
./um cores:3:  cycle:585  throughoutput 9275659
./um cores:4:  cycle:601  throughoutput 12161846
./um cores:5:  cycle:628  throughoutput 14432164
./um cores:6:  cycle:632  throughoutput 17305400
./um cores:7:  cycle:659  throughoutput 19271917
./um cores:8:  cycle:669  throughoutput 21786669
./um cores:9:  cycle:706  throughoutput 23175831
./um cores:10:  cycle:716  throughoutput 25273328
./skv2 cores:1:  cycle:856  throughoutput 2096009
./skv2 cores:2:  cycle:891  throughoutput 4052257
./skv2 cores:3:  cycle:979  throughoutput 5521324
./skv2 cores:4:  cycle:1015  throughoutput 7105996
./skv2 cores:5:  cycle:1054  throughoutput 8570229
./skv2 cores:6:  cycle:1068  throughoutput 10159297
./skv2 cores:7:  cycle:1126  throughoutput 11244354
./skv2 cores:8:  cycle:1159  throughoutput 12516349
./skv2 cores:9:  cycle:1230  throughoutput 13326874
./skv2 cores:10:  cycle:1271  throughoutput 14359766
./es cores:1:  cycle:339  throughoutput 5282842
./es cores:2:  cycle:274  throughoutput 13987932
./es cores:3:  cycle:299  throughoutput 19218549
./es cores:4:  cycle:284  throughoutput 26989794
./es cores:5:  cycle:300  throughoutput 31885767
./es cores:6:  cycle:297  throughoutput 38010147
./es cores:7:  cycle:312  throughoutput 42793141
./es cores:8:  cycle:312  throughoutput 48081660
./es cores:9:  cycle:351  throughoutput 47711147
./es cores:10:  cycle:356  throughoutput 51478866
./fr cores:1:  cycle:372  throughoutput 4821619
./fr cores:2:  cycle:302  throughoutput 12518255
./fr cores:3:  cycle:331  throughoutput 17142218
./fr cores:4:  cycle:310  throughoutput 24448848
./fr cores:5:  cycle:335  throughoutput 28177055
./fr cores:6:  cycle:327  throughoutput 34460636
./fr cores:7:  cycle:353  throughoutput 36983011
./fr cores:8:  cycle:348  throughoutput 43233414
./fr cores:9:  cycle:382  throughoutput 43949135
./fr cores:10:  cycle:383  throughoutput 48163106
./cbf cores:1:  cycle:293  throughoutput 6113727
./cbf cores:2:  cycle:351  throughoutput 11005658
./cbf cores:3:  cycle:380  throughoutput 14558388
./cbf cores:4:  cycle:384  throughoutput 19829949
./cbf cores:5:  cycle:401  throughoutput 23076413
./cbf cores:6:  cycle:400  throughoutput 28308036
./cbf cores:7:  cycle:420  throughoutput 30971379
./cbf cores:8:  cycle:426  throughoutput 34858334
./cbf cores:9:  cycle:449  throughoutput 36993677
./cbf cores:10:  cycle:447  throughoutput 41317137
./cm cores:1:  cycle:343  throughoutput 5225310
./cm cores:2:  cycle:506  throughoutput 7232347
./cm cores:3:  cycle:545  throughoutput 9879526
./cm cores:4:  cycle:567  throughoutput 12711446
./cm cores:5:  cycle:584  throughoutput 15362921
./cm cores:6:  cycle:592  throughoutput 18204432
./cm cores:7:  cycle:609  throughoutput 20652189
./cm cores:8:  cycle:623  throughoutput 23064749
./cm cores:9:  cycle:646  throughoutput 25059884
./cm cores:10:  cycle:649  throughoutput 27685356
./cs cores:1:  cycle:338  throughoutput 5313878
./cs cores:2:  cycle:402  throughoutput 9174149
./cs cores:3:  cycle:444  throughoutput 12139125
./cs cores:4:  cycle:454  throughoutput 15972132
./cs cores:5:  cycle:475  throughoutput 18934341
./cs cores:6:  cycle:479  throughoutput 22621472
./cs cores:7:  cycle:494  throughoutput 25480660
./cs cores:8:  cycle:500  throughoutput 28888742
./cs cores:9:  cycle:522  throughoutput 31118398
./cs cores:10:  cycle:529  throughoutput 34099547
