{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1534521783355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534521783372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 11:03:03 2018 " "Processing started: Fri Aug 17 11:03:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534521783372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521783372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521783372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1534521784104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1534521784104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_zurek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_zurek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prueba-FSM " "Found design unit 1: Prueba-FSM" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534521795116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prueba " "Found entity 1: Prueba" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1534521795116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prueba " "Elaborating entity \"Prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset contador_zurek.vhd(98) " "VHDL Process Statement warning at contador_zurek.vhd(98): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(118) " "VHDL Process Statement warning at contador_zurek.vhd(118): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(118) " "VHDL Process Statement warning at contador_zurek.vhd(118): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(118) " "VHDL Process Statement warning at contador_zurek.vhd(118): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(120) " "VHDL Process Statement warning at contador_zurek.vhd(120): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(120) " "VHDL Process Statement warning at contador_zurek.vhd(120): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(120) " "VHDL Process Statement warning at contador_zurek.vhd(120): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(122) " "VHDL Process Statement warning at contador_zurek.vhd(122): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(122) " "VHDL Process Statement warning at contador_zurek.vhd(122): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(122) " "VHDL Process Statement warning at contador_zurek.vhd(122): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(124) " "VHDL Process Statement warning at contador_zurek.vhd(124): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(124) " "VHDL Process Statement warning at contador_zurek.vhd(124): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(124) " "VHDL Process Statement warning at contador_zurek.vhd(124): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc1 contador_zurek.vhd(125) " "VHDL Process Statement warning at contador_zurek.vhd(125): signal \"pinInc1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc2 contador_zurek.vhd(125) " "VHDL Process Statement warning at contador_zurek.vhd(125): signal \"pinInc2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pinInc3 contador_zurek.vhd(125) " "VHDL Process Statement warning at contador_zurek.vhd(125): signal \"pinInc3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc contador_zurek.vhd(95) " "VHDL Process Statement warning at contador_zurek.vhd(95): inferring latch(es) for signal or variable \"inc\", which holds its previous value in one or more paths through the process" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 contador_zurek.vhd(137) " "VHDL Process Statement warning at contador_zurek.vhd(137): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador contador_zurek.vhd(138) " "VHDL Process Statement warning at contador_zurek.vhd(138): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador contador_zurek.vhd(139) " "VHDL Process Statement warning at contador_zurek.vhd(139): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg1 contador_zurek.vhd(132) " "VHDL Process Statement warning at contador_zurek.vhd(132): inferring latch(es) for signal or variable \"seg1\", which holds its previous value in one or more paths through the process" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg2 contador_zurek.vhd(132) " "VHDL Process Statement warning at contador_zurek.vhd(132): inferring latch(es) for signal or variable \"seg2\", which holds its previous value in one or more paths through the process" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] contador_zurek.vhd(132) " "Inferred latch for \"seg2\[0\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] contador_zurek.vhd(132) " "Inferred latch for \"seg2\[1\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] contador_zurek.vhd(132) " "Inferred latch for \"seg2\[2\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] contador_zurek.vhd(132) " "Inferred latch for \"seg2\[3\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] contador_zurek.vhd(132) " "Inferred latch for \"seg2\[4\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] contador_zurek.vhd(132) " "Inferred latch for \"seg2\[5\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] contador_zurek.vhd(132) " "Inferred latch for \"seg2\[6\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] contador_zurek.vhd(132) " "Inferred latch for \"seg1\[0\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] contador_zurek.vhd(132) " "Inferred latch for \"seg1\[1\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] contador_zurek.vhd(132) " "Inferred latch for \"seg1\[2\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] contador_zurek.vhd(132) " "Inferred latch for \"seg1\[3\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] contador_zurek.vhd(132) " "Inferred latch for \"seg1\[4\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] contador_zurek.vhd(132) " "Inferred latch for \"seg1\[5\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] contador_zurek.vhd(132) " "Inferred latch for \"seg1\[6\]\" at contador_zurek.vhd(132)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[0\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[0\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[1\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[1\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[2\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[2\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[3\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[3\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[4\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[4\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[5\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[5\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[6\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[6\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[7\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[7\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[8\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[8\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[9\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[9\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[10\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[10\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[11\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[11\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[12\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[12\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[13\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[13\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[14\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[14\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[15\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[15\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[16\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[16\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[17\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[17\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[18\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[18\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[19\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[19\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[20\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[20\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[21\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[21\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[22\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[22\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[23\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[23\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[24\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[24\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[25\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[25\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[26\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[26\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[27\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[27\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[28\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[28\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[29\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[29\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[30\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[30\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc\[31\] contador_zurek.vhd(95) " "Inferred latch for \"inc\[31\]\" at contador_zurek.vhd(95)" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521795179 "|Prueba"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1534521795718 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1534521796015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1534521796153 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1534521796153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1534521796325 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1534521796325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1534521796325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1534521796325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534521796356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 11:03:16 2018 " "Processing ended: Fri Aug 17 11:03:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534521796356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534521796356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534521796356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1534521796356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1534521799499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534521799515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 11:03:18 2018 " "Processing started: Fri Aug 17 11:03:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534521799515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1534521799515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Prueba -c Prueba " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Prueba -c Prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1534521799515 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1534521799936 ""}
{ "Info" "0" "" "Project  = Prueba" {  } {  } 0 0 "Project  = Prueba" 0 0 "Fitter" 0 0 1534521799936 ""}
{ "Info" "0" "" "Revision = Prueba" {  } {  } 0 0 "Revision = Prueba" 0 0 "Fitter" 0 0 1534521799936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1534521800015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1534521800015 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Prueba EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Prueba\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1534521800046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534521800112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1534521800112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1534521800425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1534521800440 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1534521800753 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1534521800753 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534521800753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1534521800753 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1534521800753 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1534521800753 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1534521801585 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Prueba.sdc " "Synopsys Design Constraints File file not found: 'Prueba.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1534521801585 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1534521801585 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1534521801585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1534521801585 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1534521801585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock50mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock50mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1534521801601 ""}  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534521801601 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "c2  " "Automatically promoted node c2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1534521801601 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "c2~7 " "Destination node c2~7" {  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1534521801601 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1534521801601 ""}  } { { "contador_zurek.vhd" "" { Text "C:/Users/Administrador/Downloads/AlteraCounter-master/contador_zurek.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1534521801601 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1534521801804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1534521801820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1534521801820 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1534521801820 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534521801851 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1534521801851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1534521804096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534521804205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1534521804236 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1534521808674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534521808674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1534521808845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/Administrador/Downloads/AlteraCounter-master/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1534521811909 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1534521811909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1534521813050 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1534521813050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534521813050 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1534521813159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534521813159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534521813362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1534521813362 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1534521813518 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1534521813815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrador/Downloads/AlteraCounter-master/output_files/Prueba.fit.smsg " "Generated suppressed messages file C:/Users/Administrador/Downloads/AlteraCounter-master/output_files/Prueba.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1534521814128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5743 " "Peak virtual memory: 5743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534521814440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 11:03:34 2018 " "Processing ended: Fri Aug 17 11:03:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534521814440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534521814440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534521814440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1534521814440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1534521817049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534521817065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 11:03:36 2018 " "Processing started: Fri Aug 17 11:03:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534521817065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1534521817065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Prueba -c Prueba " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Prueba -c Prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1534521817065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1534521817596 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1534521820095 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1534521820210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534521820573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 11:03:40 2018 " "Processing ended: Fri Aug 17 11:03:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534521820573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534521820573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534521820573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1534521820573 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1534521821347 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1534521823546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1534521823562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 17 11:03:42 2018 " "Processing started: Fri Aug 17 11:03:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1534521823562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521823562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Prueba -c Prueba " "Command: quartus_sta Prueba -c Prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521823562 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1534521824018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824754 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Prueba.sdc " "Synopsys Design Constraints File file not found: 'Prueba.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name c2 c2 " "create_clock -period 1.000 -name c2 c2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1534521824769 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock50mhz clock50mhz " "create_clock -period 1.000 -name clock50mhz clock50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1534521824769 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824769 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824769 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1534521824769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534521824801 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534521824816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.349 " "Worst-case setup slack is -4.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.349            -116.332 clock50mhz  " "   -4.349            -116.332 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526             -40.502 c2  " "   -2.526             -40.502 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.637 " "Worst-case hold slack is 0.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637               0.000 c2  " "    0.637               0.000 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 clock50mhz  " "    0.657               0.000 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clock50mhz  " "   -3.000             -45.405 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 c2  " "   -1.285             -20.560 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521824832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824832 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534521824863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521824879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825118 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534521825118 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.871 " "Worst-case setup slack is -3.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.871            -104.360 clock50mhz  " "   -3.871            -104.360 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.164             -33.331 c2  " "   -2.164             -33.331 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.583 " "Worst-case hold slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 c2  " "    0.583               0.000 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 clock50mhz  " "    0.601               0.000 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clock50mhz  " "   -3.000             -45.405 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 c2  " "   -1.285             -20.560 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825180 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1534521825227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1534521825297 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.705 " "Worst-case setup slack is -1.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705             -39.611 clock50mhz  " "   -1.705             -39.611 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159             -13.538 c2  " "   -1.159             -13.538 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 c2  " "    0.273               0.000 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock50mhz  " "    0.300               0.000 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.027 clock50mhz  " "   -3.000             -38.027 clock50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 c2  " "   -1.000             -16.000 c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1534521825361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1534521825841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 17 11:03:45 2018 " "Processing ended: Fri Aug 17 11:03:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1534521825841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1534521825841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1534521825841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521825841 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1534521826596 ""}
