/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:50 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HIF_CPUBIUARCH_H__
#define BCHP_HIF_CPUBIUARCH_H__

/***************************************************************************
 *HIF_CPUBIUARCH - CPU BIU ARCH registers
 ***************************************************************************/
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_ULIMIT 0x00442200 /* [RW] CPU ARCH ULIMIT Region0 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_LLIMIT 0x00442204 /* [RW] CPU ARCH ULIMIT Region0 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0   0x00442208 /* [RW] CPU Region0 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0 0x0044220c /* [RW] CPU Region0 Control Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_ULIMIT 0x00442210 /* [RW] CPU ARCH ULIMIT Region1 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_LLIMIT 0x00442214 /* [RW] CPU ARCH ULIMIT Region1 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1   0x00442218 /* [RW] CPU Region1 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1 0x0044221c /* [RW] CPU Region1 Control Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_ULIMIT 0x00442220 /* [RW] CPU ARCH ULIMIT Region2 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_LLIMIT 0x00442224 /* [RW] CPU ARCH ULIMIT Region2 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2   0x00442228 /* [RW] CPU Region2 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2 0x0044222c /* [RW] CPU Region2 Control Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_ULIMIT 0x00442230 /* [RW] CPU ARCH ULIMIT Region3 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_LLIMIT 0x00442234 /* [RW] CPU ARCH ULIMIT Region3 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3   0x00442238 /* [RW] CPU Region3 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3 0x0044223c /* [RW] CPU Region3 Control Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_ULIMIT 0x00442240 /* [RW] CPU ARCH ULIMIT Region4 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_LLIMIT 0x00442244 /* [RW] CPU ARCH ULIMIT Region4 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4   0x00442248 /* [RW] CPU Region4 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4 0x0044224c /* [RW] CPU Region4 Control Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_ULIMIT 0x00442250 /* [RW] CPU ARCH ULIMIT Region5 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_LLIMIT 0x00442254 /* [RW] CPU ARCH ULIMIT Region5 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5   0x00442258 /* [RW] CPU Region5 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5 0x0044225c /* [RW] CPU Region5 Control Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_ULIMIT 0x00442260 /* [RW] CPU ARCH ULIMIT Region6 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_LLIMIT 0x00442264 /* [RW] CPU ARCH ULIMIT Region6 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6   0x00442268 /* [RW] CPU Region6 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6 0x0044226c /* [RW] CPU Region6 Control Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_ULIMIT 0x00442270 /* [RW] CPU ARCH ULIMIT Region7 Register */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_LLIMIT 0x00442274 /* [RW] CPU ARCH ULIMIT Region7 Register */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7   0x00442278 /* [RW] CPU Region7 Access Rights Read-Write Permissions Register */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7 0x0044227c /* [RW] CPU Region7 Control Register */
#define BCHP_HIF_CPUBIUARCH_ARCH_SCRATCH_REG     0x004423fc /* [RW] Scratch Register */

/***************************************************************************
 *ADDRESS_RANGE0_ULIMIT - CPU ARCH ULIMIT Region0 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE0_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE0_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE0_LLIMIT - CPU ARCH ULIMIT Region0 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE0_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE0_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE0_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE0 - CPU Region0 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE0 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE0_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE0 - CPU Region0 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE0 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE0 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE0 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE0_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_RANGE1_ULIMIT - CPU ARCH ULIMIT Region1 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE1_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE1_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE1_LLIMIT - CPU ARCH ULIMIT Region1 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE1_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE1_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE1_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE1 - CPU Region1 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE1 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE1_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE1 - CPU Region1 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE1 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE1 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE1 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE1_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_RANGE2_ULIMIT - CPU ARCH ULIMIT Region2 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE2_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE2_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE2_LLIMIT - CPU ARCH ULIMIT Region2 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE2_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE2_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE2_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE2 - CPU Region2 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE2 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE2_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE2 - CPU Region2 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE2 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE2 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE2 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE2_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_RANGE3_ULIMIT - CPU ARCH ULIMIT Region3 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE3_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE3_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE3_LLIMIT - CPU ARCH ULIMIT Region3 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE3_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE3_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE3_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE3 - CPU Region3 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE3 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE3_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE3 - CPU Region3 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE3 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE3 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE3 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE3_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_RANGE4_ULIMIT - CPU ARCH ULIMIT Region4 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE4_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE4_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE4_LLIMIT - CPU ARCH ULIMIT Region4 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE4_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE4_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE4_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE4 - CPU Region4 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE4 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE4_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE4 - CPU Region4 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE4 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE4 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE4 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE4_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_RANGE5_ULIMIT - CPU ARCH ULIMIT Region5 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE5_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE5_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE5_LLIMIT - CPU ARCH ULIMIT Region5 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE5_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE5_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE5_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE5 - CPU Region5 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE5 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE5_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE5 - CPU Region5 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE5 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE5 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE5 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE5_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_RANGE6_ULIMIT - CPU ARCH ULIMIT Region6 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE6_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE6_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE6_LLIMIT - CPU ARCH ULIMIT Region6 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE6_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE6_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE6_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE6 - CPU Region6 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE6 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE6_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE6 - CPU Region6 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE6 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE6 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE6 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE6_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_RANGE7_ULIMIT - CPU ARCH ULIMIT Region7 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE7_ULIMIT :: ULIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_ULIMIT_ULIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_ULIMIT_ULIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_ULIMIT_ULIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE7_ULIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_ULIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_ULIMIT_reserved0_SHIFT  0

/***************************************************************************
 *ADDRESS_RANGE7_LLIMIT - CPU ARCH ULIMIT Region7 Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ADDRESS_RANGE7_LLIMIT :: LLIMIT [31:04] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_LLIMIT_LLIMIT_MASK      0xfffffff0
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_LLIMIT_LLIMIT_SHIFT     4
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_LLIMIT_LLIMIT_DEFAULT   0x00000000

/* HIF_CPUBIUARCH :: ADDRESS_RANGE7_LLIMIT :: reserved0 [03:00] */
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_LLIMIT_reserved0_MASK   0x0000000f
#define BCHP_HIF_CPUBIUARCH_ADDRESS_RANGE7_LLIMIT_reserved0_SHIFT  0

/***************************************************************************
 *PERMISSIONS_RANGE7 - CPU Region7 Access Rights Read-Write Permissions Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: reserved0 [31:07] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_reserved0_MASK      0xffffff80
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_reserved0_SHIFT     7

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: S_BIT [06:06] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_S_BIT_MASK          0x00000040
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_S_BIT_SHIFT         6
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_S_BIT_DEFAULT       0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: WEB_EN_S_Bit [05:05] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_WEB_EN_S_Bit_MASK   0x00000020
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_WEB_EN_S_Bit_SHIFT  5
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_WEB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: STB_EN_S_Bit [04:04] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_STB_EN_S_Bit_MASK   0x00000010
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_STB_EN_S_Bit_SHIFT  4
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_STB_EN_S_Bit_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: TBD1_FIELD [03:03] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_TBD1_FIELD_MASK     0x00000008
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_TBD1_FIELD_SHIFT    3
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_TBD1_FIELD_DEFAULT  0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: WEBCORES_ENABLE [02:02] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_WEBCORES_ENABLE_MASK 0x00000004
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_WEBCORES_ENABLE_SHIFT 2
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_WEBCORES_ENABLE_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: TBD0_FIELD [01:01] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_TBD0_FIELD_MASK     0x00000002
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_TBD0_FIELD_SHIFT    1
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_TBD0_FIELD_DEFAULT  0x00000001

/* HIF_CPUBIUARCH :: PERMISSIONS_RANGE7 :: STBCORES_ENABLE [00:00] */
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_STBCORES_ENABLE_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_STBCORES_ENABLE_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_PERMISSIONS_RANGE7_STBCORES_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *ACCESS_RIGHTS_CONTROL_RANGE7 - CPU Region7 Control Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE7 :: reserved0 [31:02] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_reserved0_MASK 0xfffffffc
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_reserved0_SHIFT 2

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE7 :: TBD_field [01:01] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_TBD_field_MASK 0x00000002
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_TBD_field_SHIFT 1
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_TBD_field_DEFAULT 0x00000000

/* HIF_CPUBIUARCH :: ACCESS_RIGHTS_CONTROL_RANGE7 :: ARCH_EN [00:00] */
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_ARCH_EN_MASK 0x00000001
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_ARCH_EN_SHIFT 0
#define BCHP_HIF_CPUBIUARCH_ACCESS_RIGHTS_CONTROL_RANGE7_ARCH_EN_DEFAULT 0x00000000

/***************************************************************************
 *ARCH_SCRATCH_REG - Scratch Register
 ***************************************************************************/
/* HIF_CPUBIUARCH :: ARCH_SCRATCH_REG :: scratch [31:00] */
#define BCHP_HIF_CPUBIUARCH_ARCH_SCRATCH_REG_scratch_MASK          0xffffffff
#define BCHP_HIF_CPUBIUARCH_ARCH_SCRATCH_REG_scratch_SHIFT         0
#define BCHP_HIF_CPUBIUARCH_ARCH_SCRATCH_REG_scratch_DEFAULT       0x00000000

#endif /* #ifndef BCHP_HIF_CPUBIUARCH_H__ */

/* End of File */
