

================================================================
== Vivado HLS Report for 'ex3'
================================================================
* Date:           Fri May 12 17:48:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Exercise3_int
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.749 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36| 0.360 us | 0.360 us |   36|   36|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|      85|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     394|     238|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     169|    -|
|Register         |        -|      -|      69|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     463|     492|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |ex3_sdiv_32s_32nsbkb_U1  |ex3_sdiv_32s_32nsbkb  |        0|      0|  394|  238|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  394|  238|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |y_fu_41_p2    |     *    |      3|  0|  21|          32|          32|
    |c             |     +    |      0|  0|  32|          32|          32|
    |z_fu_45_p2    |     -    |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      3|  0|  85|          96|          96|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  169|         38|    1|         38|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  37|   0|   37|          0|
    |x_reg_69   |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  69|   0|   69|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      ex3     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      ex3     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      ex3     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      ex3     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      ex3     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      ex3     | return value |
|a         |  in |   32|   ap_none  |       a      |    scalar    |
|b         |  in |   32|   ap_none  |       b      |    scalar    |
|c         | out |   32|   ap_vld   |       c      |    pointer   |
|c_ap_vld  | out |    1|   ap_vld   |       c      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind" [ex3int.c:4]   --->   Operation 38 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind" [ex3int.c:4]   --->   Operation 39 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [36/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 40 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 41 [35/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 41 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 42 [34/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 42 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 43 [33/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 43 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 44 [32/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 44 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.26>
ST_6 : Operation 45 [31/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 45 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 46 [30/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 46 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 47 [29/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 47 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 48 [28/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 48 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 49 [27/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 49 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.26>
ST_11 : Operation 50 [26/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 50 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 51 [25/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 51 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.26>
ST_13 : Operation 52 [24/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 52 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.26>
ST_14 : Operation 53 [23/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 53 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.26>
ST_15 : Operation 54 [22/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 54 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.26>
ST_16 : Operation 55 [21/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 55 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.26>
ST_17 : Operation 56 [20/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 56 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.26>
ST_18 : Operation 57 [19/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 57 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.26>
ST_19 : Operation 58 [18/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 58 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.26>
ST_20 : Operation 59 [17/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 59 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.26>
ST_21 : Operation 60 [16/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 60 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.26>
ST_22 : Operation 61 [15/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 61 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.26>
ST_23 : Operation 62 [14/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 62 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.26>
ST_24 : Operation 63 [13/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 63 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.26>
ST_25 : Operation 64 [12/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 64 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.26>
ST_26 : Operation 65 [11/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 65 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.26>
ST_27 : Operation 66 [10/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 66 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.26>
ST_28 : Operation 67 [9/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 67 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.26>
ST_29 : Operation 68 [8/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 68 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.26>
ST_30 : Operation 69 [7/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 69 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.26>
ST_31 : Operation 70 [6/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 70 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.26>
ST_32 : Operation 71 [5/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 71 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.26>
ST_33 : Operation 72 [4/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 72 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.26>
ST_34 : Operation 73 [3/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 73 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.26>
ST_35 : Operation 74 [2/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 74 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.26>
ST_36 : Operation 75 [1/36] (2.26ns)   --->   "%x = sdiv i32 %a_read, %b_read" [ex3int.c:9]   --->   Operation 75 'sdiv' 'x' <Predicate = true> <Delay = 2.26> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.26> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.74>
ST_37 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !7"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !13"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !17"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ex3_str) nounwind"   --->   Operation 79 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 80 [1/1] (5.49ns)   --->   "%y = mul nsw i32 %x, %a_read" [ex3int.c:10]   --->   Operation 80 'mul' 'y' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%z = sub i32 %b_read, %a_read" [ex3int.c:11]   --->   Operation 81 'sub' 'z' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 82 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%add_ln12 = add i32 %z, %y" [ex3int.c:12]   --->   Operation 82 'add' 'add_ln12' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 83 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %c, i32 %add_ln12) nounwind" [ex3int.c:12]   --->   Operation 83 'write' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [ex3int.c:13]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read            (read         ) [ 00111111111111111111111111111111111111]
a_read            (read         ) [ 00111111111111111111111111111111111111]
x                 (sdiv         ) [ 00000000000000000000000000000000000001]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000000000000000000000000]
y                 (mul          ) [ 00000000000000000000000000000000000000]
z                 (sub          ) [ 00000000000000000000000000000000000000]
add_ln12          (add          ) [ 00000000000000000000000000000000000000]
write_ln12        (write        ) [ 00000000000000000000000000000000000000]
ret_ln13          (ret          ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ex3_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="b_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="a_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="write_ln12_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/37 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="0"/>
<pin id="38" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="y_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="1"/>
<pin id="43" dir="0" index="1" bw="32" slack="36"/>
<pin id="44" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y/37 "/>
</bind>
</comp>

<comp id="45" class="1004" name="z_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="32" slack="36"/>
<pin id="47" dir="0" index="1" bw="32" slack="36"/>
<pin id="48" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z/37 "/>
</bind>
</comp>

<comp id="49" class="1004" name="add_ln12_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/37 "/>
</bind>
</comp>

<comp id="56" class="1005" name="b_read_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="62" class="1005" name="a_read_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="69" class="1005" name="x_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="22" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="16" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="53"><net_src comp="45" pin="2"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="41" pin="2"/><net_sink comp="49" pin=1"/></net>

<net id="55"><net_src comp="49" pin="2"/><net_sink comp="28" pin=2"/></net>

<net id="59"><net_src comp="16" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="61"><net_src comp="56" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="65"><net_src comp="22" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="67"><net_src comp="62" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="68"><net_src comp="62" pin="1"/><net_sink comp="45" pin=1"/></net>

<net id="72"><net_src comp="35" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="73"><net_src comp="69" pin="1"/><net_sink comp="41" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {37 }
 - Input state : 
	Port: ex3 : a | {1 }
	Port: ex3 : b | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		add_ln12 : 1
		write_ln12 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |        grp_fu_35       |    0    |   394   |   238   |
|----------|------------------------|---------|---------|---------|
|    sub   |         z_fu_45        |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln12_fu_49     |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    mul   |         y_fu_41        |    3    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|   read   |    b_read_read_fu_16   |    0    |    0    |    0    |
|          |    a_read_read_fu_22   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln12_write_fu_28 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |   394   |   323   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|a_read_reg_62|   32   |
|b_read_reg_56|   32   |
|   x_reg_69  |   32   |
+-------------+--------+
|    Total    |   96   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_35 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_35 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  1.744  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   394  |   323  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   490  |   341  |
+-----------+--------+--------+--------+--------+
