 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: Q-2019.12
Date   : Thu Mar 17 16:32:15 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: mode[0] (input port clocked by clk)
  Endpoint: match_array_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  mode[0] (in)                             0.07       5.57 r
  U347/Y (INVX12)                          0.05       5.62 f
  U431/Y (OAI32X2)                         0.30       5.92 r
  U343/Y (INVX4)                           0.12       6.04 f
  U413/Y (BUFX16)                          0.17       6.20 f
  U444/Y (OAI33X4)                         0.51       6.71 r
  U452/Y (AO21X4)                          0.22       6.94 r
  U409/Y (NAND2X4)                         0.14       7.08 f
  U492/Y (XOR3X4)                          0.41       7.48 r
  U355/CO (ACHCINX2)                       0.33       7.81 r
  U354/Y (INVX4)                           0.10       7.91 f
  U359/CON (ACHCONX2)                      0.26       8.17 r
  U353/Y (CLKXOR2X8)                       0.30       8.47 f
  U787/Y (XNOR2X4)                         0.14       8.60 f
  U416/Y (OAI2BB2X4)                       0.19       8.79 f
  U789/Y (OAI222X2)                        0.35       9.15 r
  U782/Y (NAND4BX4)                        0.28       9.43 f
  U340/Y (CLKINVX8)                        0.13       9.55 r
  U405/Y (NAND4X2)                         0.14       9.70 f
  U630/Y (AND2X2)                          0.24       9.93 f
  U629/Y (CLKMX2X2)                        0.23      10.16 r
  match_array_reg[1]/D (DFFRX1)            0.00      10.16 r
  data arrival time                                  10.16

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  match_array_reg[1]/CK (DFFRX1)           0.00      10.40 r
  library setup time                      -0.23      10.17
  data required time                                 10.17
  -----------------------------------------------------------
  data required time                                 10.17
  data arrival time                                 -10.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
