<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2267</identifier><datestamp>2013-11-07T11:25:10Z</datestamp><dc:title>An ultra low-energy DAC for successive approximation ADCs</dc:title><dc:creator>GOPAL, HV</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:description>An ultra low-energy successive approximation (SA) Analog-to-Digital Converter (ADC) is presented. The proposed ADC uses an energy-efficient unit capacitor array having a new switching arrangement in DAC for passive charge re-distribution. Reference levels are generated sequentially to get successive bits. The proposed method is analyzed theoretically and compared with other methods. Mathematical analysis shows that energy dissipation per bit can be reduced to the minimum possible normalized level, which is approximately 200 times lower than reported theoretical values. Simulation results of the proposed DAC in 90nm UMC MM CMOS process are also presented.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T08:52:39Z</dc:date><dc:date>2011-12-15T09:11:45Z</dc:date><dc:date>2011-10-25T08:52:39Z</dc:date><dc:date>2011-12-15T09:11:45Z</dc:date><dc:date>2010</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS,3349-3352</dc:identifier><dc:identifier>978-1-4244-5309-2</dc:identifier><dc:identifier>0271-4302</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15665</dc:identifier><dc:identifier>http://hdl.handle.net/100/2267</dc:identifier><dc:source>International Symposium on Circuits and Systems Nano-Bio Circuit Fabrics and Systems (ISCAS 2010),Paris, FRANCE,MAY 30-JUN 02, 2010</dc:source><dc:language>English</dc:language></oai_dc:dc>