$date
	Sun Oct 23 10:10:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#805006
b11010 &
b11010 %
1$
b11010 !
1"
#805007
0"
#805010
b1101 &
b1101 %
#805014
b101000 &
b101000 %
#805018
b10100 &
b10100 %
#805022
b1010 &
b1010 %
#805026
b101 &
b101 %
#805030
b10000 &
b10000 %
#805034
b1000 &
b1000 %
#805038
b100 &
b100 %
#805042
b10 &
b10 %
#805046
b1 &
1#
b1 %
#805050
b0 &
b0 %
0#
0$
#1873989
b10101 !
1"
#1873990
b10101 &
b10101 %
1$
#1873991
0"
#1873994
b1000000 &
b1000000 %
#1873998
b100000 &
b100000 %
#1874002
b10000 &
b10000 %
#1874006
b1000 &
b1000 %
#1874010
b100 &
b100 %
#1874014
b10 &
b10 %
#1874018
b1 &
b1 %
1#
#1874022
b0 &
0#
b0 %
0$
#2808838
b11010 &
b11010 %
1$
b11010 !
1"
#2808839
0"
#2808842
b1101 &
b1101 %
#2808846
b101000 &
b101000 %
#2808850
b10100 &
b10100 %
#2808854
b1010 &
b1010 %
#2808858
b101 &
b101 %
#2808862
b10000 &
b10000 %
#2808866
b1000 &
b1000 %
#2808870
b100 &
b100 %
#2808874
b10 &
b10 %
#2808878
b1 &
1#
b1 %
#2808882
b0 &
b0 %
0#
0$
#4500012
