`define SRAMCTRL_ALB_MSS_MEM0_SIZE_4KB	0
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_8KB	1
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_16KB	2
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_32KB	3
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_64KB	4
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_128KB	5
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_256KB	6
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_512KB	7
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_1MB	8
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_2MB	9
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_4MB	10
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_8MB	11
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_16MB	12
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_32MB	13
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_64MB	14
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_128MB	15
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_256MB	16
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_512MB	17
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_1GB	18
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_2GB	19
`define SRAMCTRL_ALB_MSS_MEM0_SIZE_4GB	20
`define SRAMCTRL_ALB_MSS_MEM0_ATTR_READ_ONLY	0
`define SRAMCTRL_ALB_MSS_MEM0_ATTR_WRITE_ONLY	1
`define SRAMCTRL_ALB_MSS_MEM0_ATTR_READ_WRITE	2
`define SRAMCTRL_ALB_MSS_MEM0_SECURE_NON_SECURE	0
`define SRAMCTRL_ALB_MSS_MEM0_SECURE_SECURE	1
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_4KB	0
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_8KB	1
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_16KB	2
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_32KB	3
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_64KB	4
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_128KB	5
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_256KB	6
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_512KB	7
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_1MB	8
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_2MB	9
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_4MB	10
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_8MB	11
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_16MB	12
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_32MB	13
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_64MB	14
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_128MB	15
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_256MB	16
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_512MB	17
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_1GB	18
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_2GB	19
`define SRAMCTRL_ALB_MSS_MEM1_SIZE_4GB	20
`define SRAMCTRL_ALB_MSS_MEM1_ATTR_READ_ONLY	0
`define SRAMCTRL_ALB_MSS_MEM1_ATTR_WRITE_ONLY	1
`define SRAMCTRL_ALB_MSS_MEM1_ATTR_READ_WRITE	2
`define SRAMCTRL_ALB_MSS_MEM1_SECURE_NON_SECURE	0
`define SRAMCTRL_ALB_MSS_MEM1_SECURE_SECURE	1
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_4KB	0
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_8KB	1
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_16KB	2
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_32KB	3
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_64KB	4
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_128KB	5
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_256KB	6
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_512KB	7
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_1MB	8
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_2MB	9
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_4MB	10
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_8MB	11
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_16MB	12
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_32MB	13
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_64MB	14
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_128MB	15
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_256MB	16
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_512MB	17
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_1GB	18
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_2GB	19
`define SRAMCTRL_ALB_MSS_MEM2_SIZE_4GB	20
`define SRAMCTRL_ALB_MSS_MEM2_ATTR_READ_ONLY	0
`define SRAMCTRL_ALB_MSS_MEM2_ATTR_WRITE_ONLY	1
`define SRAMCTRL_ALB_MSS_MEM2_ATTR_READ_WRITE	2
`define SRAMCTRL_ALB_MSS_MEM2_SECURE_NON_SECURE	0
`define SRAMCTRL_ALB_MSS_MEM2_SECURE_SECURE	1
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_4KB	0
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_8KB	1
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_16KB	2
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_32KB	3
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_64KB	4
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_128KB	5
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_256KB	6
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_512KB	7
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_1MB	8
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_2MB	9
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_4MB	10
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_8MB	11
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_16MB	12
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_32MB	13
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_64MB	14
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_128MB	15
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_256MB	16
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_512MB	17
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_1GB	18
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_2GB	19
`define SRAMCTRL_ALB_MSS_MEM3_SIZE_4GB	20
`define SRAMCTRL_ALB_MSS_MEM3_ATTR_READ_ONLY	0
`define SRAMCTRL_ALB_MSS_MEM3_ATTR_WRITE_ONLY	1
`define SRAMCTRL_ALB_MSS_MEM3_ATTR_READ_WRITE	2
`define SRAMCTRL_ALB_MSS_MEM3_SECURE_NON_SECURE	0
`define SRAMCTRL_ALB_MSS_MEM3_SECURE_SECURE	1
`define ALB_MSS_MEM_REGION_NUM	1
`define ALB_MSS_MEM0_BASE_ADDR	0
`define ALB_MSS_MEM0_SIZE	`SRAMCTRL_ALB_MSS_MEM0_SIZE_2GB
`define ALB_MSS_MEM0_ATTR	`SRAMCTRL_ALB_MSS_MEM0_ATTR_READ_WRITE
`define ALB_MSS_MEM0_SECURE	`SRAMCTRL_ALB_MSS_MEM0_SECURE_NON_SECURE
`define ALB_MSS_MEM0_LAT	1024
`define ALB_MSS_MEM0_DEF_LAT	0
`define ALB_MSS_MEM0_LAT_RD	0
`define ALB_MSS_MEM0_DEF_LAT_RD	0
`define ALB_MSS_MEM0_LAT_WR	0
`define ALB_MSS_MEM0_DEF_LAT_WR	0
`define ALB_MSS_MEM1_BASE_ADDR	1048576
`define ALB_MSS_MEM1_SIZE	`SRAMCTRL_ALB_MSS_MEM1_SIZE_1MB
`define ALB_MSS_MEM1_ATTR	`SRAMCTRL_ALB_MSS_MEM1_ATTR_READ_WRITE
`define ALB_MSS_MEM1_SECURE	`SRAMCTRL_ALB_MSS_MEM1_SECURE_NON_SECURE
`define ALB_MSS_MEM1_LAT	0
`define ALB_MSS_MEM1_DEF_LAT	0
`define ALB_MSS_MEM1_LAT_RD	0
`define ALB_MSS_MEM1_DEF_LAT_RD	0
`define ALB_MSS_MEM1_LAT_WR	0
`define ALB_MSS_MEM1_DEF_LAT_WR	0
`define ALB_MSS_MEM2_BASE_ADDR	1048576
`define ALB_MSS_MEM2_SIZE	`SRAMCTRL_ALB_MSS_MEM2_SIZE_1MB
`define ALB_MSS_MEM2_ATTR	`SRAMCTRL_ALB_MSS_MEM2_ATTR_READ_WRITE
`define ALB_MSS_MEM2_SECURE	`SRAMCTRL_ALB_MSS_MEM2_SECURE_NON_SECURE
`define ALB_MSS_MEM2_LAT	0
`define ALB_MSS_MEM2_DEF_LAT	0
`define ALB_MSS_MEM2_LAT_RD	0
`define ALB_MSS_MEM2_DEF_LAT_RD	0
`define ALB_MSS_MEM2_LAT_WR	0
`define ALB_MSS_MEM2_DEF_LAT_WR	0
`define ALB_MSS_MEM3_BASE_ADDR	1048576
`define ALB_MSS_MEM3_SIZE	`SRAMCTRL_ALB_MSS_MEM3_SIZE_1MB
`define ALB_MSS_MEM3_ATTR	`SRAMCTRL_ALB_MSS_MEM3_ATTR_READ_WRITE
`define ALB_MSS_MEM3_SECURE	`SRAMCTRL_ALB_MSS_MEM3_SECURE_NON_SECURE
`define ALB_MSS_MEM3_LAT	0
`define ALB_MSS_MEM3_DEF_LAT	0
`define ALB_MSS_MEM3_LAT_RD	0
`define ALB_MSS_MEM3_DEF_LAT_RD	0
`define ALB_MSS_MEM3_LAT_WR	0
`define ALB_MSS_MEM3_DEF_LAT_WR	0
`define ALB_MSS_MEM_IS_DEFAULT_SLAVE	1
`define ALB_MSS_MEM_DEFAULT_SPACE	32
`define ALB_MSS_MEM_WR_RSP_AHEAD	0
`define ALB_MSS_MEM_CONFLICT_FREE	0
`define PSS_RUNTIME_DEBUG	0
`define PSS_MSG_ADDR	0
`define PSS_PRINT_ADDR	0
`define ALB_MSS_MEM_DATA_WIDTH	128


