EFM8BB3 Data Sheet
Electrical Specifications




|Parameter|Symbol|Test Condition|Min|Typ|Max|Unit|
|---|---|---|---|---|---|---|
|Negative Hysteresis<br>Mode 3 (CPMD = 11)|HYS<br>CP-|CPHYN = 00|—|-1.5|—|mV|
|Negative Hysteresis<br>Mode 3 (CPMD = 11)|HYS<br>CP-|CPHYN = 01|—|-4|—|mV|
|Negative Hysteresis<br>Mode 3 (CPMD = 11)|HYS<br>CP-|CPHYN = 10|—|-8|—|mV|
|Negative Hysteresis<br>Mode 3 (CPMD = 11)|HYS<br>CP-|CPHYN = 11|—|-16|—|mV|
|Input Range (CP+ or CP-)|V<br>IN||-0.25|—|V +0.25<br>IO|V|
|Input Pin Capacitance|C<br>CP||—|7.5|—|pF|
|Internal Reference DAC Resolution|N<br>bits||6|6|6|bits|
|Common-Mode Rejection Ratio|CMRR<br>CP||—|70|—|dB|
|Power Supply Rejection Ratio|PSRR<br>CP||—|72|—|dB|
|Input Offset Voltage|V<br>OFF|T = 25 °C<br>A|-10|0|10|mV|
|Input Offset Tempco|TC<br>OFF||—|3.5|—|μV/°|


**4.1.15 Configurable Logic**

**Table 4.15. Configurable Logic**




|Parameter|Symbol|Test Condition|Min|Typ|Max|Unit|
|---|---|---|---|---|---|---|
|Propagation Delay|t<br>DLY|Through single CLU<br>Using an external pin|—|—|35.3|ns|
|Propagation Delay|t<br>DLY|Through single CLU<br>Using an internal connection|—|3|—|ns|
|Clocking Frequency|F<br>CLK|1 or 2 CLUs Cascaded|—|—|73.5|MHz|
|Clocking Frequency|F<br>CLK|3 or 4 CLUs Cascaded|—|—|36.75|MHz|


**silabs.com** | Building a more connected world. Rev. 1.5 | 33



EFM8BB3 Data Sheet

Electrical Specifications

Parameter

Test Condition

Min

Max

Uni

Symbol

Typ

Negative Hysteresis

HYScp-

CPHYN = 00

1.5

mV

Mode 3 (CPMD = 11)

CPHYN = 01

4

mV

CPHYN = 10

-8

mV

_—

CPHYN = 11

-16

mV

Input Range (CP+ or CP-)

Vin

-0.25

Vio+0.25

Vv

7.5

_—

Input Pin Capacitance

Ccp

pF

Internal Reference DAC Resolution | Npits

bits

70

dB

Common-Mode Rejection Ratio

CMRRcp

Power Supply Rejection Ratio

PSRRcp

72

dB

-10

10

mV

Input Offset Voltage

VorF

Ta= 25°C

Input Offset Tempco

TCorr

3.5

pvr

4.1.15 Configurable Logic

Table 4.15. Configurable Logic

Parameter

Symbol

Test Condition

Min

Typ

Max

Unit

Propagation Delay

toLy

Through single CLU

35.3

ns

Using an external pin

Through single CLU

ns

Using an internal connection

1 or 2 CLUs Cascaded

73.5

MHz

Clocking Frequency

Feuk

3 or 4 CLUs Cascaded

36.75,

MHz

silabs.com | Building a more connected world.

Rev. 1.5 | 33

EFM8BB3 Data Sheet
Electrical Specifications
Parameter Test Condition Min Max Uni Symbol Typ
Negative Hysteresis HYScp- CPHYN = 00 1.5 mV
Mode 3 (CPMD = 11) CPHYN = 01 4 mV
CPHYN = 10 -8 mV
_— CPHYN = 11 -16 mV
Input Range (CP+ or CP-) Vin -0.25 Vio+0.25 Vv
7.5 _— Input Pin Capacitance Ccp pF
Internal Reference DAC Resolution | Npits bits
70 dB Common-Mode Rejection Ratio CMRRcp
Power Supply Rejection Ratio PSRRcp 72 dB
-10 10 mV Input Offset Voltage VorF Ta= 25°C
Input Offset Tempco TCorr 3.5 pvr
4.1.15 Configurable Logic
Table 4.15. Configurable Logic
Parameter Symbol Test Condition Min Typ Max Unit
Propagation Delay toLy Through single CLU 35.3 ns
Using an external pin
Through single CLU ns
Using an internal connection
1 or 2 CLUs Cascaded 73.5 MHz Clocking Frequency Feuk
3 or 4 CLUs Cascaded 36.75, MHz
silabs.com | Building a more connected world. Rev. 1.5 | 33


---Page 33 

