Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  6 14:18:55 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_Clk_div_10hz/r_clk_10hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.408        0.000                      0                   70        0.276        0.000                      0                   70        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.408        0.000                      0                   70        0.276        0.000                      0                   70        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.051ns (24.385%)  route 3.259ns (75.615%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 f  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.880     6.446    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.296     6.742 r  U_Clk_div_10hz/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.714     7.456    U_Clk_div_10hz/r_counter[23]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.580 r  U_Clk_div_10hz/r_counter[23]_i_3/O
                         net (fo=16, routed)          1.043     8.623    U_Clk_div_10hz/r_counter[23]_i_3_n_0
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.153     8.776 r  U_Clk_div_10hz/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.621     9.397    U_Clk_div_10hz/r_counter[21]_i_1_n_0
    SLICE_X54Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.448    14.789    U_Clk_div_10hz/CLK
    SLICE_X54Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[21]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y12         FDCE (Setup_fdce_C_D)       -0.223    14.805    U_Clk_div_10hz/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.363ns (30.632%)  route 3.087ns (69.368%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.880     6.446    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.296     6.742 f  U_Clk_div_10hz/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.714     7.456    U_Clk_div_10hz/r_counter[23]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.580 f  U_Clk_div_10hz/r_counter[23]_i_3/O
                         net (fo=16, routed)          0.482     8.062    U_Clk_div_10hz/r_counter[23]_i_3_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.117     8.179 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           1.010     9.189    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I2_O)        0.348     9.537 r  U_Clk_div_10hz/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.537    U_Clk_div_10hz/r_counter[11]_i_1_n_0
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.449    14.790    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[11]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDCE (Setup_fdce_C_D)        0.077    15.106    U_Clk_div_10hz/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.363ns (30.687%)  route 3.079ns (69.313%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.880     6.446    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.296     6.742 f  U_Clk_div_10hz/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.714     7.456    U_Clk_div_10hz/r_counter[23]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.580 f  U_Clk_div_10hz/r_counter[23]_i_3/O
                         net (fo=16, routed)          0.482     8.062    U_Clk_div_10hz/r_counter[23]_i_3_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.117     8.179 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           1.002     9.181    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I2_O)        0.348     9.529 r  U_Clk_div_10hz/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.529    U_Clk_div_10hz/r_counter[8]_i_1_n_0
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.449    14.790    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[8]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDCE (Setup_fdce_C_D)        0.081    15.110    U_Clk_div_10hz/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 1.385ns (30.973%)  route 3.087ns (69.027%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.880     6.446    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.296     6.742 f  U_Clk_div_10hz/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.714     7.456    U_Clk_div_10hz/r_counter[23]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.580 f  U_Clk_div_10hz/r_counter[23]_i_3/O
                         net (fo=16, routed)          0.482     8.062    U_Clk_div_10hz/r_counter[23]_i_3_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.117     8.179 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           1.010     9.189    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I2_O)        0.370     9.559 r  U_Clk_div_10hz/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.559    U_Clk_div_10hz/r_counter[6]_i_1_n_0
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.449    14.790    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDCE (Setup_fdce_C_D)        0.118    15.147    U_Clk_div_10hz/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.391ns (31.121%)  route 3.079ns (68.879%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.880     6.446    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.296     6.742 f  U_Clk_div_10hz/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.714     7.456    U_Clk_div_10hz/r_counter[23]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.580 f  U_Clk_div_10hz/r_counter[23]_i_3/O
                         net (fo=16, routed)          0.482     8.062    U_Clk_div_10hz/r_counter[23]_i_3_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.117     8.179 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           1.002     9.181    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X54Y11         LUT3 (Prop_lut3_I2_O)        0.376     9.557 r  U_Clk_div_10hz/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.557    U_Clk_div_10hz/r_counter[9]_i_1_n_0
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.449    14.790    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[9]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X54Y11         FDCE (Setup_fdce_C_D)        0.118    15.147    U_Clk_div_10hz/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.363ns (31.668%)  route 2.941ns (68.332%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.880     6.446    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.296     6.742 f  U_Clk_div_10hz/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.714     7.456    U_Clk_div_10hz/r_counter[23]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.580 f  U_Clk_div_10hz/r_counter[23]_i_3/O
                         net (fo=16, routed)          0.482     8.062    U_Clk_div_10hz/r_counter[23]_i_3_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.117     8.179 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.864     9.043    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X54Y13         LUT3 (Prop_lut3_I2_O)        0.348     9.391 r  U_Clk_div_10hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.391    U_Clk_div_10hz/r_counter[18]_i_1_n_0
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[18]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.079    15.131    U_Clk_div_10hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.392ns (32.125%)  route 2.941ns (67.875%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.880     6.446    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.296     6.742 f  U_Clk_div_10hz/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.714     7.456    U_Clk_div_10hz/r_counter[23]_i_7_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.580 f  U_Clk_div_10hz/r_counter[23]_i_3/O
                         net (fo=16, routed)          0.482     8.062    U_Clk_div_10hz/r_counter[23]_i_3_n_0
    SLICE_X56Y12         LUT3 (Prop_lut3_I1_O)        0.117     8.179 r  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.864     9.043    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X54Y13         LUT3 (Prop_lut3_I2_O)        0.377     9.420 r  U_Clk_div_10hz/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.420    U_Clk_div_10hz/r_counter[22]_i_1_n_0
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.118    15.170    U_Clk_div_10hz/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 2.189ns (52.538%)  route 1.977ns (47.462%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.569     5.090    U_Clk_div_10hz/CLK
    SLICE_X56Y9          FDCE                                         r  U_Clk_div_10hz/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  U_Clk_div_10hz/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     6.247    U_Clk_div_10hz/r_counter[2]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.921 r  U_Clk_div_10hz/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.921    U_Clk_div_10hz/r_counter0_carry_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  U_Clk_div_10hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    U_Clk_div_10hz/r_counter0_carry__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  U_Clk_div_10hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.149    U_Clk_div_10hz/r_counter0_carry__1_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  U_Clk_div_10hz/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.263    U_Clk_div_10hz/r_counter0_carry__2_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  U_Clk_div_10hz/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.377    U_Clk_div_10hz/r_counter0_carry__3_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.616 r  U_Clk_div_10hz/r_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.959     8.576    U_Clk_div_10hz/data0[23]
    SLICE_X56Y12         LUT5 (Prop_lut5_I4_O)        0.302     8.878 r  U_Clk_div_10hz/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.379     9.257    U_Clk_div_10hz/r_counter[23]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.449    14.790    U_Clk_div_10hz/CLK
    SLICE_X56Y12         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[23]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)       -0.016    15.012    U_Clk_div_10hz/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.146ns (28.092%)  route 2.933ns (71.908%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.861     6.427    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.296     6.723 r  U_Clk_div_10hz/r_counter[23]_i_8/O
                         net (fo=1, routed)           0.442     7.165    U_Clk_div_10hz/r_counter[23]_i_8_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I0_O)        0.124     7.289 r  U_Clk_div_10hz/r_counter[23]_i_4/O
                         net (fo=16, routed)          0.808     8.097    U_Clk_div_10hz/r_counter[23]_i_4_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.221 r  U_Clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           0.822     9.043    U_Clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.124     9.167 r  U_Clk_div_10hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.167    U_Clk_div_10hz/r_counter[14]_i_1_n_0
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[14]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.077    15.129    U_Clk_div_10hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.168ns (28.478%)  route 2.933ns (71.522%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.566     5.087    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y13         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Clk_div_10hz/r_counter_reg[22]/Q
                         net (fo=3, routed)           0.861     6.427    U_Clk_div_10hz/r_counter[22]
    SLICE_X56Y12         LUT6 (Prop_lut6_I2_O)        0.296     6.723 r  U_Clk_div_10hz/r_counter[23]_i_8/O
                         net (fo=1, routed)           0.442     7.165    U_Clk_div_10hz/r_counter[23]_i_8_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I0_O)        0.124     7.289 r  U_Clk_div_10hz/r_counter[23]_i_4/O
                         net (fo=16, routed)          0.808     8.097    U_Clk_div_10hz/r_counter[23]_i_4_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.124     8.221 r  U_Clk_div_10hz/r_counter[22]_i_2/O
                         net (fo=9, routed)           0.822     9.043    U_Clk_div_10hz/r_counter[22]_i_2_n_0
    SLICE_X54Y13         LUT3 (Prop_lut3_I1_O)        0.146     9.189 r  U_Clk_div_10hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.189    U_Clk_div_10hz/r_counter[19]_i_1_n_0
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.447    14.788    U_Clk_div_10hz/CLK
    SLICE_X54Y13         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[19]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X54Y13         FDCE (Setup_fdce_C_D)        0.118    15.170    U_Clk_div_10hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_clk_10hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.565     1.448    U_Clk_div_10hz/CLK
    SLICE_X57Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  U_Clk_div_10hz/r_clk_10hz_reg/Q
                         net (fo=15, routed)          0.181     1.770    U_Clk_div_10hz/r_clk_10hz_reg_0
    SLICE_X57Y12         LUT5 (Prop_lut5_I4_O)        0.045     1.815 r  U_Clk_div_10hz/r_clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     1.815    U_Clk_div_10hz/r_clk_10hz_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.833     1.960    U_Clk_div_10hz/CLK
    SLICE_X57Y12         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y12         FDRE (Hold_fdre_C_D)         0.091     1.539    U_Clk_div_10hz/r_clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ConTrol_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.185ns (44.556%)  route 0.230ns (55.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.566     1.449    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDPE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDPE (Prop_fdpe_C_Q)         0.141     1.590 r  U_ConTrol_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.230     1.820    U_ConTrol_unit/state[0]
    SLICE_X57Y11         LUT3 (Prop_lut3_I0_O)        0.044     1.864 r  U_ConTrol_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    U_ConTrol_unit/next[2]
    SLICE_X57Y11         FDCE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDCE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.107     1.556    U_ConTrol_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.246ns (55.087%)  route 0.201ns (44.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.201     1.796    U_Clk_div_10hz/r_counter[6]
    SLICE_X54Y10         LUT5 (Prop_lut5_I2_O)        0.098     1.894 r  U_Clk_div_10hz/r_counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.894    U_Clk_div_10hz/r_counter[7]_i_1__1_n_0
    SLICE_X54Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_Clk_div_10hz/CLK
    SLICE_X54Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[7]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X54Y10         FDCE (Hold_fdce_C_D)         0.121     1.584    U_Clk_div_10hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.246ns (54.842%)  route 0.203ns (45.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.203     1.798    U_Clk_div_10hz/r_counter[6]
    SLICE_X54Y10         LUT5 (Prop_lut5_I2_O)        0.098     1.896 r  U_Clk_div_10hz/r_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.896    U_Clk_div_10hz/r_counter[5]_i_1__1_n_0
    SLICE_X54Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_Clk_div_10hz/CLK
    SLICE_X54Y10         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[5]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X54Y10         FDCE (Hold_fdce_C_D)         0.120     1.583    U_Clk_div_10hz/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.536%)  route 0.176ns (55.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.566     1.449    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDCE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_ConTrol_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=27, routed)          0.176     1.766    U_Clk_div_10hz/Q[0]
    SLICE_X56Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_Clk_div_10hz/CLK
    SLICE_X56Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[12]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y11         FDCE (Hold_fdce_C_CE)       -0.016     1.446    U_Clk_div_10hz/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ConTrol_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.566     1.449    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDPE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDPE (Prop_fdpe_C_Q)         0.141     1.590 f  U_ConTrol_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.230     1.820    U_ConTrol_unit/state[0]
    SLICE_X57Y11         LUT4 (Prop_lut4_I0_O)        0.045     1.865 r  U_ConTrol_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U_ConTrol_unit/next[0]
    SLICE_X57Y11         FDPE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDPE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDPE (Hold_fdpe_C_D)         0.092     1.541    U_ConTrol_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ConTrol_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.566     1.449    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDPE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDPE (Prop_fdpe_C_Q)         0.141     1.590 r  U_ConTrol_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.230     1.820    U_ConTrol_unit/state[0]
    SLICE_X57Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.865 r  U_ConTrol_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U_ConTrol_unit/next[1]
    SLICE_X57Y11         FDCE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDCE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.091     1.540    U_ConTrol_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.246ns (54.718%)  route 0.204ns (45.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.204     1.799    U_Clk_div_10hz/r_counter[6]
    SLICE_X54Y11         LUT5 (Prop_lut5_I2_O)        0.098     1.897 r  U_Clk_div_10hz/r_counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.897    U_Clk_div_10hz/r_counter[10]_i_1__1_n_0
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y11         FDCE (Hold_fdce_C_D)         0.121     1.568    U_Clk_div_10hz/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.254ns (51.528%)  route 0.239ns (48.472%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.564     1.447    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  U_Clk_div_10hz/r_counter_reg[10]/Q
                         net (fo=3, routed)           0.171     1.782    U_Clk_div_10hz/r_counter[10]
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  U_Clk_div_10hz/r_counter[23]_i_4/O
                         net (fo=16, routed)          0.068     1.895    U_Clk_div_10hz/r_counter[23]_i_4_n_0
    SLICE_X56Y11         LUT5 (Prop_lut5_I3_O)        0.045     1.940 r  U_Clk_div_10hz/r_counter[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.940    U_Clk_div_10hz/r_counter[12]_i_1__1_n_0
    SLICE_X56Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_Clk_div_10hz/CLK
    SLICE_X56Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[12]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y11         FDCE (Hold_fdce_C_D)         0.120     1.604    U_Clk_div_10hz/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U_ConTrol_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.149%)  route 0.219ns (60.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.566     1.449    U_ConTrol_unit/CLK
    SLICE_X57Y11         FDCE                                         r  U_ConTrol_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_ConTrol_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=27, routed)          0.219     1.809    U_Clk_div_10hz/Q[0]
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.835     1.962    U_Clk_div_10hz/CLK
    SLICE_X54Y11         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[10]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X54Y11         FDCE (Hold_fdce_C_CE)       -0.016     1.468    U_Clk_div_10hz/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y12   U_Clk_div_10hz/r_clk_10hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y9    U_Clk_div_10hz/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   U_Clk_div_10hz/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   U_Clk_div_10hz/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   U_Clk_div_10hz/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Clk_div_10hz/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   U_Clk_div_10hz/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Clk_div_10hz/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Clk_div_10hz/r_clk_10hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_div_10hz/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Clk_div_10hz/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Clk_div_10hz/r_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_Clk_div_10hz/r_clk_10hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_Clk_div_10hz/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_Clk_div_10hz/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   U_Clk_div_10hz/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   U_Clk_div_10hz/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_div_10hz/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Clk_div_10hz/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   U_Clk_div_10hz/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y9    U_Clk_div_10hz/r_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_ConTrol_unit/FSM_onehot_state_reg[0]/C



