import registry from "../components/blocks/helpers/BlockRegistry.jsx";

class SystemVerilogGenerator {
  constructor(flowGraphJson) {
    const { nodes, edges, moduleName, hierarchicalBlocks } = flowGraphJson;
    this.nodes = nodes;
    this.edges = edges;
    this.moduleName = moduleName;
    this.hierarchicalBlocks = hierarchicalBlocks;
    this.files = {};
    this.usedWireNames = new Set();
  }

  generateModuleHeader() {
    const inputPorts = this.nodes
      .filter((node) => node.data.config.type === "inport")
      .map((node) => {
        const portConfig = node.data.config.ports.outputs.out;
        // Use instanceName if available, otherwise fallback to name
        const portName = node.data.instanceName || node.data.name;
        return `input ${this.getPortDeclaration(portConfig)} ${portName}`;
      });

    const outputPorts = this.nodes
      .filter((node) => node.data.config.type === "outport")
      .map((node) => {
        const portConfig = node.data.config.ports.inputs.in;
        // Use instanceName if available, otherwise fallback to name
        const portName = node.data.instanceName || node.data.name;
        return `output ${this.getPortDeclaration(portConfig)} ${portName}`;
      });

    inputPorts.unshift("input logic clk");

    return `module ${this.moduleName} (\n    ${[
      ...inputPorts,
      ...outputPorts,
    ].join(",\n    ")}\n);`;
  }

  generateWireNameForConnection(
    sourceId,
    sourceHandle,
    targetId,
    targetHandle
  ) {
    const sourceNode = this.nodes.find((n) => n.id === sourceId);
    const targetNode = this.nodes.find((n) => n.id === targetId);

    // Use instanceName if available, otherwise fallback to name
    const sourceName = sourceNode.data.instanceName || sourceNode.data.name;
    const targetName = targetNode.data.instanceName || targetNode.data.name;

    return `wire_${sourceName}_${sourceHandle}_to_${targetName}_${targetHandle}`;
  }

  getPortDeclaration(portConfig) {
    const width =
      typeof portConfig.width === "number"
        ? portConfig.width
        : portConfig.width?.default || 32;
    const signed =
      typeof portConfig.signed === "boolean"
        ? portConfig.signed
        : portConfig.signed?.default || false;

    const signType = signed ? "signed" : "logic";
    return `${signType} [${width - 1}:0]`;
  }

  generateWireDeclarations() {
    const wireDeclarations = new Set();
    const assignDeclarations = new Set();
    const connections = this.findWiringConnections();
    console.log(connections);
    connections.forEach((connection) => {
      const width =
        typeof connection.sourcePort.width === "number"
          ? connection.sourcePort.width
          : connection.sourcePort.width?.default || 32;

      const signed =
        typeof connection.sourcePort.signed === "boolean"
          ? connection.sourcePort.signed
          : connection.sourcePort.signed?.default || false;

      const wireName = this.generateWireNameForConnection(
        connection.source,
        connection.sourceHandle,
        connection.target,
        connection.targetHandle
      );

      const wireDecl = `logic ${signed ? "signed " : ""}[${
        width - 1
      }:0] ${wireName};`;
      wireDeclarations.add(wireDecl);

      if (connection.sourceType === "inport") {
        assignDeclarations.add(
          `assign ${wireName} = ${connection.sourceName};`
        );
      }
    });

    return `// Wire declarations\n${Array.from(wireDeclarations).join("\n")}
  
// Assign declarations\n${Array.from(assignDeclarations).join("\n")}`;
  }

  findWiringConnections() {
    const connections = [];
    this.edges.forEach((edge) => {
      const sourceNode = this.nodes.find((n) => n.id === edge.source);
      const targetNode = this.nodes.find((n) => n.id === edge.target);

      if (sourceNode && targetNode) {
        const sourcePort =
          sourceNode.data.config.ports.outputs[edge.sourceHandle];
        const width =
          typeof sourcePort.width === "number"
            ? sourcePort.width
            : sourcePort.width?.default || 32;

        const signed =
          typeof sourcePort.signed === "boolean"
            ? sourcePort.signed
            : sourcePort.signed?.default || false;

        connections.push({
          source: edge.source,
          target: edge.target,
          sourceName: sourceNode.data.instanceName || "unnamed_source",
          targetName: targetNode.data.instanceName || "unnamed_target",
          sourcePort: {
            ...sourcePort,
            width,
            signed,
          },
          sourceHandle: edge.sourceHandle,
          targetHandle: edge.targetHandle,
          sourceType: sourceNode.data.config.type,
          targetType: targetNode.data.config.type,
        });
      }
    });
    return connections;
  }

  generateBlockInstances() {
    return this.nodes
      .filter(
        (node) =>
          node.data.config.type !== "inport" &&
          node.data.config.type !== "outport"
      )
      .map((node) => {
        // Use config.name for module name instead of type
        const moduleName = node.data.config.name.toLowerCase();
        // Use instanceName for the specific instance
        const instanceName = node.data.instanceName || node.data.name;

        const portParams = [];
        Object.entries(node.data.config.ports.inputs || {}).forEach(
          ([portName, port]) => {
            const width =
              typeof port.width === "number"
                ? port.width
                : port.width?.default || 32;
            portParams.push(`    .${portName.toUpperCase()}_WIDTH(${width})`);
          }
        );

        Object.entries(node.data.config.ports.outputs || {}).forEach(
          ([portName, port]) => {
            const width =
              typeof port.width === "number"
                ? port.width
                : port.width?.default || 32;
            portParams.push(`    .${portName.toUpperCase()}_WIDTH(${width})`);
          }
        );

        Object.entries(node.data.params || {}).forEach(([paramName, value]) => {
          const formattedValue =
            typeof value === "boolean" ? (value ? "1" : "0") : value;
          portParams.push(`    .${paramName}(${formattedValue})`);
        });

        const parameterList =
          portParams.length > 0 ? ` #(\n${portParams.join(",\n")}\n    )` : "";

        const portMappings = Object.entries(node.data.config.ports).flatMap(
          ([portType, ports]) =>
            Object.entries(ports).map(([portId, port]) => {
              const connection = this.edges.find(
                (edge) =>
                  (edge.source === node.id && edge.sourceHandle === portId) ||
                  (edge.target === node.id && edge.targetHandle === portId)
              );

              if (connection) {
                const wireName = this.generateWireNameForConnection(
                  connection.source,
                  connection.sourceHandle,
                  connection.target,
                  connection.targetHandle
                );
                return `        .${portId}(${wireName})`;
              }
              return `        .${portId}()`;
            })
        );

        if (node.data.config.synchronous) {
          portMappings.push("        .clk(clk)");
        }

        return `${moduleName}${parameterList} u_${instanceName} (\n${portMappings.join(
          ",\n"
        )}\n    );`;
      })
      .join("\n\n");
  }

  generateBlockModules() {
    const processedModules = new Set();

    this.nodes.forEach((node) => {
      if (
        node.data.config.type !== "inport" &&
        node.data.config.type !== "outport"
      ) {
        // Use config.name for module name
        const moduleName = node.data.config.name.toLowerCase();

        if (!processedModules.has(moduleName)) {
          processedModules.add(moduleName);

          const generateVerilog = registry.getGenerateVerilog(moduleName);

          if (generateVerilog) {
            this.files[`${moduleName}.sv`] = generateVerilog({
              ports: node.data.config.ports,
              params: node.data.params || {},
            });
          }
        }
      }
    });
  }

  generate() {
    this.usedWireNames.clear();

    const declarations = this.generateWireDeclarations();
    const moduleInstances = this.generateBlockInstances();

    this.files[`${this.moduleName}.sv`] = `${this.generateModuleHeader()}

${declarations}

// Module instances
${moduleInstances}

endmodule`;

    this.generateBlockModules();
    return this.files;
  }
}

export default SystemVerilogGenerator;
