{
  "design": {
    "design_info": {
      "boundary_crc": "0x32A78F8EE20D6C58",
      "device": "xczu9eg-ffvb1156-2-i-es2",
      "name": "AXIS_SUB",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "c_addsub_0": "",
      "axis_control_0": ""
    },
    "interface_ports": {
      "s_axis_b_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AXIS_SUB_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "s_axis_a_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AXIS_SUB_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "m_axis_result_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "AXIS_SUB_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        }
      }
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_b_0:s_axis_a_0:m_axis_result_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "AXIS_SUB_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_n_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "AXIS_SUB_c_addsub_0_0",
        "parameters": {
          "A_Width": {
            "value": "32"
          },
          "Add_Mode": {
            "value": "Subtract"
          },
          "B_Value": {
            "value": "00000000000000000000000000000000"
          },
          "B_Width": {
            "value": "32"
          },
          "CE": {
            "value": "false"
          },
          "Implementation": {
            "value": "DSP48"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "32"
          }
        }
      },
      "axis_control_0": {
        "vlnv": "xilinx.com:module_ref:axis_control:1.0",
        "xci_name": "AXIS_SUB_axis_control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_result": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "AXIS_SUB_clk_0",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_result_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_result_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_result_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_result_tready",
                "direction": "I"
              }
            }
          },
          "s_axis_a": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "AXIS_SUB_clk_0",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "user_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_a_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_a_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_a_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_a_tready",
                "direction": "O"
              }
            }
          },
          "s_axis_b": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "AXIS_SUB_clk_0",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "user_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_b_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_b_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_b_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_b_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_result:s_axis_a:s_axis_b",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "AXIS_SUB_clk_0",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "S": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 32}",
                "value_src": "ip_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axis_control_0_m_axis_result": {
        "interface_ports": [
          "m_axis_result_0",
          "axis_control_0/m_axis_result"
        ]
      },
      "s_axis_b_0_1": {
        "interface_ports": [
          "s_axis_b_0",
          "axis_control_0/s_axis_b"
        ]
      },
      "s_axis_a_0_1": {
        "interface_ports": [
          "s_axis_a_0",
          "axis_control_0/s_axis_a"
        ]
      }
    },
    "nets": {
      "axis_control_0_A": {
        "ports": [
          "axis_control_0/A",
          "c_addsub_0/A"
        ]
      },
      "axis_control_0_B": {
        "ports": [
          "axis_control_0/B",
          "c_addsub_0/B"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "axis_control_0/S"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk_0",
          "axis_control_0/clk"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n_0",
          "axis_control_0/rst_n"
        ]
      }
    }
  }
}