module d_register (D, Clk, Q);
	always @(posedge clk)
		Q <= D;
endmodule