;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SPL 200, #310
	SUB 96, 800
	DAT <-90, #2
	SUB -207, <-120
	SUB -207, <-120
	CMP 121, 0
	SUB @121, 103
	JMP 121, 18
	JMZ 121, 18
	ADD #1, <-60
	JMN @1, @-66
	SUB <900, <24
	JMN @1, @-66
	SUB 200, 311
	DJN -361, @-60
	JMN @1, @-66
	JMP 121, 18
	MOV #1, <-66
	SPL <121, 106
	SUB @121, 106
	SUB #-90, 2
	JMP 121, 18
	ADD @121, 18
	SPL <121, 106
	SUB @121, 18
	SUB 210, 182
	MOV #1, <-66
	SPL 200, #311
	MOV #1, <-66
	CMP -207, <-120
	SPL 200, #311
	ADD 270, 60
	SPL 200, #311
	JMN @1, @-66
	ADD 210, 30
	ADD 270, 60
	CMP -207, <-120
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SPL 0, <-22
	CMP -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	SUB <900, <24
	SUB @-127, 100
	SPL 200, #310
	SUB 96, 800
	DAT <-90, #2
	SUB -207, <-120
	CMP 121, 0
	SUB @121, 103
	CMP -207, <-120
	ADD -1, <-20
	ADD -0, @6
