// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "qca955x_dlink_dap-2xxx.dtsi"

/ {
	compatible = "dlink,dap-2695-a1", "qca,qca9558";
	model = "D-link DAP-2695-A1";

	aliases {
		led-boot = &led_power_red;
		led-failsafe = &led_power_red;
		led-running = &led_power_green;
		led-upgrade = &led_power_red;
	};

	leds {
		compatible = "gpio-leds";

		led_power_green: power_green {
			label = "green:power";
			gpios = <&gpio 23 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		led_power_red: power_red {
			label = "red:power";
			gpios = <&gpio 14 GPIO_ACTIVE_LOW>;
		};

		wifi2g {
			label = "green:wifi2g";
			gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy1tpt";
		};
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
		};
	};
};

&partitions {
	partition@70000 {
		label = "firmware";
		reg = <0x070000 0xf00000>;
		compatible = "wrg";
	};

	partition@f70000 {
		label = "captival";
		reg = <0xf70000 0x070000>;
		read-only;
	};

	partition@fe0000 {
		label = "certificate";
		reg = <0xfe0000 0x010000>;
		read-only;
	};

	art: partition@ff0000 {
		label = "art";
		reg = <0xff0000 0x010000>;
		read-only;
	};
};

&mdio0 {
	status = "okay";

	switch0@10 {
		compatible = "qca,qca8337";
		#address-cells = <1>;
		#size-cells = <0>;

		reg = <0>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				label = "cpu";
				ethernet = <&eth0>;
				phy-mode = "rgmii-id";

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			port@2 {
				reg = <2>;
				label = "lan";
				phy-mode = "internal";
				phy-handle = <&phy_port2>;
			};

			port@3 {
				reg = <3>;
				label = "wan";
				phy-mode = "internal";
				phy-handle = <&phy_port3>;
			};

			port@6 {
				reg = <6>;
				label = "cpu";
				ethernet = <&eth1>;
				phy-mode = "sgmii";
				qca,sgmii-rxclk-falling-edge;

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};
		};

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;

			phy_port2: phy@1 {
				reg = <1>;
			};

			phy_port3: phy@2 {
				reg = <2>;
			};
		};
	};
};

&eth0 {
	status = "okay";

	pll-data = <0x56000000 0x00000101 0x00001616>;

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&eth1 {
	status = "okay";

	phy-mask = <0>;
	pll-data = <0x03000101 0x00000101 0x00001616>;

	fixed-link {
		speed = <1000>;
		full-duplex;
	};
};

&pcie0 {
	status = "okay";
};
