Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2474a42af75643a69d6cd389373321d7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot adder_8_test_behav xil_defaultlib.adder_8_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.adder_8 [adder_8_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_8_test
Built simulation snapshot adder_8_test_behav
