--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf top_module.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
p1_down     |    1.639(R)|    0.503(R)|clk_BUFGP         |   0.000|
p1_up       |    1.372(R)|    0.920(R)|clk_BUFGP         |   0.000|
p2_down     |    1.094(R)|    1.141(R)|clk_BUFGP         |   0.000|
p2_up       |    0.688(R)|    1.127(R)|clk_BUFGP         |   0.000|
rst         |    3.097(R)|   -1.199(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
anode_sel<0>   |   10.181(R)|clk_BUFGP         |   0.000|
anode_sel<1>   |   10.494(R)|clk_BUFGP         |   0.000|
anode_sel<2>   |   10.725(R)|clk_BUFGP         |   0.000|
anode_sel<3>   |   11.043(R)|clk_BUFGP         |   0.000|
color_out<2>   |    8.378(R)|clk_BUFGP         |   0.000|
color_out<3>   |    8.832(R)|clk_BUFGP         |   0.000|
color_out<4>   |    9.056(R)|clk_BUFGP         |   0.000|
color_out<5>   |    8.947(R)|clk_BUFGP         |   0.000|
color_out<6>   |    9.168(R)|clk_BUFGP         |   0.000|
color_out<7>   |    9.385(R)|clk_BUFGP         |   0.000|
segments_out<0>|   11.971(R)|clk_BUFGP         |   0.000|
segments_out<1>|   15.009(R)|clk_BUFGP         |   0.000|
segments_out<2>|   15.313(R)|clk_BUFGP         |   0.000|
segments_out<3>|   15.596(R)|clk_BUFGP         |   0.000|
segments_out<4>|   15.204(R)|clk_BUFGP         |   0.000|
segments_out<5>|   15.561(R)|clk_BUFGP         |   0.000|
segments_out<6>|   14.631(R)|clk_BUFGP         |   0.000|
segments_out<7>|   15.313(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.749|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |segments_out<0>|    7.611|
rst            |segments_out<1>|    8.128|
rst            |segments_out<2>|    8.682|
rst            |segments_out<3>|    8.108|
rst            |segments_out<4>|    8.385|
rst            |segments_out<5>|    8.073|
rst            |segments_out<6>|    7.580|
rst            |segments_out<7>|    8.682|
---------------+---------------+---------+


Analysis completed Fri Dec 29 21:45:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 339 MB



