
stm32_servo_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f24  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  080060b4  080060b4  000160b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006358  08006358  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006358  08006358  00016358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006360  08006360  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006360  08006360  00016360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006364  08006364  00016364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006368  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000c0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000130  20000130  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000df7c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001d65  00000000  00000000  0002e01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce0  00000000  00000000  0002fd88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c28  00000000  00000000  00030a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021be5  00000000  00000000  00031690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e59e  00000000  00000000  00053275  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc6c5  00000000  00000000  00061813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012ded8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000043cc  00000000  00000000  0012df28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800609c 	.word	0x0800609c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800609c 	.word	0x0800609c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2uiz>:
 8000a3c:	004a      	lsls	r2, r1, #1
 8000a3e:	d211      	bcs.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a44:	d211      	bcs.n	8000a6a <__aeabi_d2uiz+0x2e>
 8000a46:	d50d      	bpl.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d40e      	bmi.n	8000a70 <__aeabi_d2uiz+0x34>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_d2uiz+0x3a>
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <moveRobotArmJoint>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_UART4_Init(void);
/* USER CODE BEGIN PFP */
static void moveRobotArmJoint(uint32_t angle, CCR_Register ccr_register) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	70fb      	strb	r3, [r7, #3]

	uint32_t CCR = (uint32_t)((angle / 180.0) * 2000 + 2000);
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff fbc9 	bl	8000524 <__aeabi_ui2d>
 8000d92:	f04f 0200 	mov.w	r2, #0
 8000d96:	4b23      	ldr	r3, [pc, #140]	; (8000e24 <moveRobotArmJoint+0xa4>)
 8000d98:	f7ff fd68 	bl	800086c <__aeabi_ddiv>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	460b      	mov	r3, r1
 8000da0:	4610      	mov	r0, r2
 8000da2:	4619      	mov	r1, r3
 8000da4:	f04f 0200 	mov.w	r2, #0
 8000da8:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <moveRobotArmJoint+0xa8>)
 8000daa:	f7ff fc35 	bl	8000618 <__aeabi_dmul>
 8000dae:	4602      	mov	r2, r0
 8000db0:	460b      	mov	r3, r1
 8000db2:	4610      	mov	r0, r2
 8000db4:	4619      	mov	r1, r3
 8000db6:	f04f 0200 	mov.w	r2, #0
 8000dba:	4b1b      	ldr	r3, [pc, #108]	; (8000e28 <moveRobotArmJoint+0xa8>)
 8000dbc:	f7ff fa76 	bl	80002ac <__adddf3>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	f7ff fe38 	bl	8000a3c <__aeabi_d2uiz>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	60fb      	str	r3, [r7, #12]

	  switch (ccr_register) {
 8000dd0:	78fb      	ldrb	r3, [r7, #3]
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d018      	beq.n	8000e08 <moveRobotArmJoint+0x88>
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	dc1f      	bgt.n	8000e1a <moveRobotArmJoint+0x9a>
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d002      	beq.n	8000de4 <moveRobotArmJoint+0x64>
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d009      	beq.n	8000df6 <moveRobotArmJoint+0x76>
		  htim2.Instance->CCR3 = CCR;
		  HAL_Delay(600);
		  break;
	    default:
	      // handle error case
	      break;
 8000de2:	e01a      	b.n	8000e1a <moveRobotArmJoint+0x9a>
	      htim2.Instance->CCR1 = CCR;
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <moveRobotArmJoint+0xac>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	68fa      	ldr	r2, [r7, #12]
 8000dea:	635a      	str	r2, [r3, #52]	; 0x34
	      HAL_Delay(600);
 8000dec:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000df0:	f000 fd5c 	bl	80018ac <HAL_Delay>
	      break;
 8000df4:	e012      	b.n	8000e1c <moveRobotArmJoint+0x9c>
	      htim2.Instance->CCR2 = CCR;
 8000df6:	4b0d      	ldr	r3, [pc, #52]	; (8000e2c <moveRobotArmJoint+0xac>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	68fa      	ldr	r2, [r7, #12]
 8000dfc:	639a      	str	r2, [r3, #56]	; 0x38
	      HAL_Delay(600);
 8000dfe:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000e02:	f000 fd53 	bl	80018ac <HAL_Delay>
	      break;
 8000e06:	e009      	b.n	8000e1c <moveRobotArmJoint+0x9c>
		  htim2.Instance->CCR3 = CCR;
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <moveRobotArmJoint+0xac>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	68fa      	ldr	r2, [r7, #12]
 8000e0e:	63da      	str	r2, [r3, #60]	; 0x3c
		  HAL_Delay(600);
 8000e10:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000e14:	f000 fd4a 	bl	80018ac <HAL_Delay>
		  break;
 8000e18:	e000      	b.n	8000e1c <moveRobotArmJoint+0x9c>
	      break;
 8000e1a:	bf00      	nop
	  }
}
 8000e1c:	bf00      	nop
 8000e1e:	3710      	adds	r7, #16
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bd80      	pop	{r7, pc}
 8000e24:	40668000 	.word	0x40668000
 8000e28:	409f4000 	.word	0x409f4000
 8000e2c:	2000008c 	.word	0x2000008c

08000e30 <send_echo>:

static void send_echo(const char* message) {
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart4, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff f9d3 	bl	80001e4 <strlen>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	b29a      	uxth	r2, r3
 8000e42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e46:	6879      	ldr	r1, [r7, #4]
 8000e48:	4803      	ldr	r0, [pc, #12]	; (8000e58 <send_echo+0x28>)
 8000e4a:	f002 fd4c 	bl	80038e6 <HAL_UART_Transmit>
}
 8000e4e:	bf00      	nop
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200000d4 	.word	0x200000d4

08000e5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b09c      	sub	sp, #112	; 0x70
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char rx_buffer[RX_BUFFER_SIZE];
	char tx_data[TX_BUFFER_SIZE];
	uint8_t rx_data;
	int rx_index = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	66fb      	str	r3, [r7, #108]	; 0x6c
	bool start_detected = false;
 8000e66:	2300      	movs	r3, #0
 8000e68:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e6c:	f000 fcac 	bl	80017c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e70:	f000 f8ee 	bl	8001050 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e74:	f000 fa0c 	bl	8001290 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e78:	f000 f954 	bl	8001124 <MX_TIM2_Init>
  MX_UART4_Init();
 8000e7c:	f000 f9de 	bl	800123c <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
    // BASE 1
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000e80:	2100      	movs	r1, #0
 8000e82:	486b      	ldr	r0, [pc, #428]	; (8001030 <main+0x1d4>)
 8000e84:	f001 fdb6 	bl	80029f4 <HAL_TIM_PWM_Start>
  	// ARM 3
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000e88:	2104      	movs	r1, #4
 8000e8a:	4869      	ldr	r0, [pc, #420]	; (8001030 <main+0x1d4>)
 8000e8c:	f001 fdb2 	bl	80029f4 <HAL_TIM_PWM_Start>
	// ARM 4
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000e90:	2108      	movs	r1, #8
 8000e92:	4867      	ldr	r0, [pc, #412]	; (8001030 <main+0x1d4>)
 8000e94:	f001 fdae 	bl	80029f4 <HAL_TIM_PWM_Start>
	while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 printf("Waiting for Rx data...\n");
 8000e98:	4866      	ldr	r0, [pc, #408]	; (8001034 <main+0x1d8>)
 8000e9a:	f003 fe31 	bl	8004b00 <puts>
		start_detected = false;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
		while (!start_detected)
 8000ea4:	e00f      	b.n	8000ec6 <main+0x6a>
		{
			HAL_UART_Receive(&huart4, &rx_data, 1, HAL_MAX_DELAY);
 8000ea6:	f107 0113 	add.w	r1, r7, #19
 8000eaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000eae:	2201      	movs	r2, #1
 8000eb0:	4861      	ldr	r0, [pc, #388]	; (8001038 <main+0x1dc>)
 8000eb2:	f002 fdaa 	bl	8003a0a <HAL_UART_Receive>
			if (rx_data == '#')
 8000eb6:	7cfb      	ldrb	r3, [r7, #19]
 8000eb8:	2b23      	cmp	r3, #35	; 0x23
 8000eba:	d104      	bne.n	8000ec6 <main+0x6a>
			{
				start_detected = true;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
				rx_index = 0;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	66fb      	str	r3, [r7, #108]	; 0x6c
		while (!start_detected)
 8000ec6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000eca:	f083 0301 	eor.w	r3, r3, #1
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d1e8      	bne.n	8000ea6 <main+0x4a>
			}
		}

	while(rx_data != '\n' && rx_index < RX_BUFFER_SIZE - 1 && start_detected == true) {
 8000ed4:	e011      	b.n	8000efa <main+0x9e>
		// Receive next byte
		HAL_UART_Receive(&huart4, &rx_data, 1, HAL_MAX_DELAY);
 8000ed6:	f107 0113 	add.w	r1, r7, #19
 8000eda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ede:	2201      	movs	r2, #1
 8000ee0:	4855      	ldr	r0, [pc, #340]	; (8001038 <main+0x1dc>)
 8000ee2:	f002 fd92 	bl	8003a0a <HAL_UART_Receive>
		// Add byte to the buffer
		rx_buffer[rx_index] = rx_data;
 8000ee6:	7cf9      	ldrb	r1, [r7, #19]
 8000ee8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000eec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000eee:	4413      	add	r3, r2
 8000ef0:	460a      	mov	r2, r1
 8000ef2:	701a      	strb	r2, [r3, #0]
		rx_index++;
 8000ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	66fb      	str	r3, [r7, #108]	; 0x6c
	while(rx_data != '\n' && rx_index < RX_BUFFER_SIZE - 1 && start_detected == true) {
 8000efa:	7cfb      	ldrb	r3, [r7, #19]
 8000efc:	2b0a      	cmp	r3, #10
 8000efe:	d006      	beq.n	8000f0e <main+0xb2>
 8000f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f02:	2b1e      	cmp	r3, #30
 8000f04:	dc03      	bgt.n	8000f0e <main+0xb2>
 8000f06:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d1e3      	bne.n	8000ed6 <main+0x7a>
	}

	// Split the received data into two variables at '-'
	char *value_str = strtok(rx_buffer, "-");
 8000f0e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f12:	494a      	ldr	r1, [pc, #296]	; (800103c <main+0x1e0>)
 8000f14:	4618      	mov	r0, r3
 8000f16:	f003 fe23 	bl	8004b60 <strtok>
 8000f1a:	65f8      	str	r0, [r7, #92]	; 0x5c
	char my_string[5];
	char JOINT[5];
	strcpy(my_string, value_str);
 8000f1c:	f107 030c 	add.w	r3, r7, #12
 8000f20:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000f22:	4618      	mov	r0, r3
 8000f24:	f003 fe14 	bl	8004b50 <strcpy>
	for(int i=0; i<sizeof(my_string);i++){
 8000f28:	2300      	movs	r3, #0
 8000f2a:	667b      	str	r3, [r7, #100]	; 0x64
 8000f2c:	e00c      	b.n	8000f48 <main+0xec>
	    JOINT[i] = my_string[i];
 8000f2e:	f107 020c 	add.w	r2, r7, #12
 8000f32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f34:	4413      	add	r3, r2
 8000f36:	7819      	ldrb	r1, [r3, #0]
 8000f38:	1d3a      	adds	r2, r7, #4
 8000f3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f3c:	4413      	add	r3, r2
 8000f3e:	460a      	mov	r2, r1
 8000f40:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<sizeof(my_string);i++){
 8000f42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f44:	3301      	adds	r3, #1
 8000f46:	667b      	str	r3, [r7, #100]	; 0x64
 8000f48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d9ef      	bls.n	8000f2e <main+0xd2>
	}
	JOINT[sizeof(my_string)] = '\0';
 8000f4e:	2300      	movs	r3, #0
 8000f50:	727b      	strb	r3, [r7, #9]

	// Determine the CCR register based on joint name
	CCR_Register ccr_register;
	if (strcmp(JOINT, "BASE1") == 0) {
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	493a      	ldr	r1, [pc, #232]	; (8001040 <main+0x1e4>)
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff f93a 	bl	80001d0 <strcmp>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d103      	bne.n	8000f6a <main+0x10e>
	    ccr_register = BASE1;
 8000f62:	2300      	movs	r3, #0
 8000f64:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8000f68:	e016      	b.n	8000f98 <main+0x13c>
	} else if (strcmp(JOINT, "ARM3") == 0) {
 8000f6a:	1d3b      	adds	r3, r7, #4
 8000f6c:	4935      	ldr	r1, [pc, #212]	; (8001044 <main+0x1e8>)
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff f92e 	bl	80001d0 <strcmp>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d103      	bne.n	8000f82 <main+0x126>
	    ccr_register = ARM3;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 8000f80:	e00a      	b.n	8000f98 <main+0x13c>
	} else if (strcmp(JOINT, "ARM4") == 0) {
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	4930      	ldr	r1, [pc, #192]	; (8001048 <main+0x1ec>)
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff f922 	bl	80001d0 <strcmp>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d14c      	bne.n	800102c <main+0x1d0>
	    ccr_register = ARM4;
 8000f92:	2302      	movs	r3, #2
 8000f94:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	} else {
	    // Handle error case
	    continue; // Set to a default value
	}

	char *movement_angle_str = strtok(NULL, "-");
 8000f98:	4928      	ldr	r1, [pc, #160]	; (800103c <main+0x1e0>)
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f003 fde0 	bl	8004b60 <strtok>
 8000fa0:	65b8      	str	r0, [r7, #88]	; 0x58
	int movement_angle_int = atoi(movement_angle_str); // Convert the second received string to integer
 8000fa2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8000fa4:	f003 fd08 	bl	80049b8 <atoi>
 8000fa8:	6578      	str	r0, [r7, #84]	; 0x54
	sprintf(tx_data, "Value: %d\n", movement_angle_int);
 8000faa:	f107 0314 	add.w	r3, r7, #20
 8000fae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000fb0:	4926      	ldr	r1, [pc, #152]	; (800104c <main+0x1f0>)
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f003 fdac 	bl	8004b10 <siprintf>
	tx_data[strlen(tx_data)] = '\0';
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff f911 	bl	80001e4 <strlen>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	3370      	adds	r3, #112	; 0x70
 8000fc6:	443b      	add	r3, r7
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f803 2c5c 	strb.w	r2, [r3, #-92]
	send_echo(tx_data);
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff ff2c 	bl	8000e30 <send_echo>
	memset(tx_data, 0, sizeof(tx_data));
 8000fd8:	f107 0314 	add.w	r3, r7, #20
 8000fdc:	2220      	movs	r2, #32
 8000fde:	2100      	movs	r1, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f003 fd17 	bl	8004a14 <memset>
	memset(rx_buffer, 0, sizeof(rx_buffer));
 8000fe6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fea:	2220      	movs	r2, #32
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f003 fd10 	bl	8004a14 <memset>
	rx_index = 0;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	66fb      	str	r3, [r7, #108]	; 0x6c
	rx_buffer[rx_index] = '\0';
 8000ff8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000ffc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000ffe:	4413      	add	r3, r2
 8001000:	2200      	movs	r2, #0
 8001002:	701a      	strb	r2, [r3, #0]
	start_detected = false;
 8001004:	2300      	movs	r3, #0
 8001006:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	if (movement_angle_int >= 0 && movement_angle_int <= 180) { // Check if the value is within valid range
 800100a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800100c:	2b00      	cmp	r3, #0
 800100e:	db09      	blt.n	8001024 <main+0x1c8>
 8001010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001012:	2bb4      	cmp	r3, #180	; 0xb4
 8001014:	dc06      	bgt.n	8001024 <main+0x1c8>
		  moveRobotArmJoint(movement_angle_int, ccr_register); // Call the setCCR2Value() function with the received value
 8001016:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001018:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 800101c:	4611      	mov	r1, r2
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff feae 	bl	8000d80 <moveRobotArmJoint>
	  }
	ccr_register = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
 800102a:	e735      	b.n	8000e98 <main+0x3c>
	    continue; // Set to a default value
 800102c:	bf00      	nop
  {
 800102e:	e733      	b.n	8000e98 <main+0x3c>
 8001030:	2000008c 	.word	0x2000008c
 8001034:	080060b4 	.word	0x080060b4
 8001038:	200000d4 	.word	0x200000d4
 800103c:	080060cc 	.word	0x080060cc
 8001040:	080060d0 	.word	0x080060d0
 8001044:	080060d8 	.word	0x080060d8
 8001048:	080060e0 	.word	0x080060e0
 800104c:	080060e8 	.word	0x080060e8

08001050 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b094      	sub	sp, #80	; 0x50
 8001054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001056:	f107 0320 	add.w	r3, r7, #32
 800105a:	2230      	movs	r2, #48	; 0x30
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f003 fcd8 	bl	8004a14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	60da      	str	r2, [r3, #12]
 8001072:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001074:	2300      	movs	r3, #0
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	4b28      	ldr	r3, [pc, #160]	; (800111c <SystemClock_Config+0xcc>)
 800107a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107c:	4a27      	ldr	r2, [pc, #156]	; (800111c <SystemClock_Config+0xcc>)
 800107e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001082:	6413      	str	r3, [r2, #64]	; 0x40
 8001084:	4b25      	ldr	r3, [pc, #148]	; (800111c <SystemClock_Config+0xcc>)
 8001086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001090:	2300      	movs	r3, #0
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	4b22      	ldr	r3, [pc, #136]	; (8001120 <SystemClock_Config+0xd0>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a21      	ldr	r2, [pc, #132]	; (8001120 <SystemClock_Config+0xd0>)
 800109a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800109e:	6013      	str	r3, [r2, #0]
 80010a0:	4b1f      	ldr	r3, [pc, #124]	; (8001120 <SystemClock_Config+0xd0>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010ac:	2302      	movs	r3, #2
 80010ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010b0:	2301      	movs	r3, #1
 80010b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010b4:	2310      	movs	r3, #16
 80010b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b8:	2302      	movs	r3, #2
 80010ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010bc:	2300      	movs	r3, #0
 80010be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010c0:	2308      	movs	r3, #8
 80010c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80010c4:	2354      	movs	r3, #84	; 0x54
 80010c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010cc:	2307      	movs	r3, #7
 80010ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d0:	f107 0320 	add.w	r3, r7, #32
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 ff4d 	bl	8001f74 <HAL_RCC_OscConfig>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010e0:	f000 f90c 	bl	80012fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e4:	230f      	movs	r3, #15
 80010e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e8:	2302      	movs	r3, #2
 80010ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010fc:	f107 030c 	add.w	r3, r7, #12
 8001100:	2102      	movs	r1, #2
 8001102:	4618      	mov	r0, r3
 8001104:	f001 f9ae 	bl	8002464 <HAL_RCC_ClockConfig>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800110e:	f000 f8f5 	bl	80012fc <Error_Handler>
  }
}
 8001112:	bf00      	nop
 8001114:	3750      	adds	r7, #80	; 0x50
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40023800 	.word	0x40023800
 8001120:	40007000 	.word	0x40007000

08001124 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b08e      	sub	sp, #56	; 0x38
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800112a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
 8001134:	609a      	str	r2, [r3, #8]
 8001136:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001138:	f107 0320 	add.w	r3, r7, #32
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001142:	1d3b      	adds	r3, r7, #4
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
 8001150:	615a      	str	r2, [r3, #20]
 8001152:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001154:	4b38      	ldr	r3, [pc, #224]	; (8001238 <MX_TIM2_Init+0x114>)
 8001156:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800115a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41;
 800115c:	4b36      	ldr	r3, [pc, #216]	; (8001238 <MX_TIM2_Init+0x114>)
 800115e:	2229      	movs	r2, #41	; 0x29
 8001160:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001162:	4b35      	ldr	r3, [pc, #212]	; (8001238 <MX_TIM2_Init+0x114>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 39999;
 8001168:	4b33      	ldr	r3, [pc, #204]	; (8001238 <MX_TIM2_Init+0x114>)
 800116a:	f649 423f 	movw	r2, #39999	; 0x9c3f
 800116e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001170:	4b31      	ldr	r3, [pc, #196]	; (8001238 <MX_TIM2_Init+0x114>)
 8001172:	2200      	movs	r2, #0
 8001174:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001176:	4b30      	ldr	r3, [pc, #192]	; (8001238 <MX_TIM2_Init+0x114>)
 8001178:	2200      	movs	r2, #0
 800117a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800117c:	482e      	ldr	r0, [pc, #184]	; (8001238 <MX_TIM2_Init+0x114>)
 800117e:	f001 fb91 	bl	80028a4 <HAL_TIM_Base_Init>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001188:	f000 f8b8 	bl	80012fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800118c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001190:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001192:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001196:	4619      	mov	r1, r3
 8001198:	4827      	ldr	r0, [pc, #156]	; (8001238 <MX_TIM2_Init+0x114>)
 800119a:	f001 febd 	bl	8002f18 <HAL_TIM_ConfigClockSource>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80011a4:	f000 f8aa 	bl	80012fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011a8:	4823      	ldr	r0, [pc, #140]	; (8001238 <MX_TIM2_Init+0x114>)
 80011aa:	f001 fbca 	bl	8002942 <HAL_TIM_PWM_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80011b4:	f000 f8a2 	bl	80012fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011b8:	2300      	movs	r3, #0
 80011ba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011c0:	f107 0320 	add.w	r3, r7, #32
 80011c4:	4619      	mov	r1, r3
 80011c6:	481c      	ldr	r0, [pc, #112]	; (8001238 <MX_TIM2_Init+0x114>)
 80011c8:	f002 fab0 	bl	800372c <HAL_TIMEx_MasterConfigSynchronization>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80011d2:	f000 f893 	bl	80012fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011d6:	2360      	movs	r3, #96	; 0x60
 80011d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011e6:	1d3b      	adds	r3, r7, #4
 80011e8:	2200      	movs	r2, #0
 80011ea:	4619      	mov	r1, r3
 80011ec:	4812      	ldr	r0, [pc, #72]	; (8001238 <MX_TIM2_Init+0x114>)
 80011ee:	f001 fdd1 	bl	8002d94 <HAL_TIM_PWM_ConfigChannel>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80011f8:	f000 f880 	bl	80012fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	2204      	movs	r2, #4
 8001200:	4619      	mov	r1, r3
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <MX_TIM2_Init+0x114>)
 8001204:	f001 fdc6 	bl	8002d94 <HAL_TIM_PWM_ConfigChannel>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800120e:	f000 f875 	bl	80012fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001212:	1d3b      	adds	r3, r7, #4
 8001214:	2208      	movs	r2, #8
 8001216:	4619      	mov	r1, r3
 8001218:	4807      	ldr	r0, [pc, #28]	; (8001238 <MX_TIM2_Init+0x114>)
 800121a:	f001 fdbb 	bl	8002d94 <HAL_TIM_PWM_ConfigChannel>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001224:	f000 f86a 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001228:	4803      	ldr	r0, [pc, #12]	; (8001238 <MX_TIM2_Init+0x114>)
 800122a:	f000 f8bb 	bl	80013a4 <HAL_TIM_MspPostInit>

}
 800122e:	bf00      	nop
 8001230:	3738      	adds	r7, #56	; 0x38
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	2000008c 	.word	0x2000008c

0800123c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <MX_UART4_Init+0x4c>)
 8001242:	4a12      	ldr	r2, [pc, #72]	; (800128c <MX_UART4_Init+0x50>)
 8001244:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001246:	4b10      	ldr	r3, [pc, #64]	; (8001288 <MX_UART4_Init+0x4c>)
 8001248:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800124c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <MX_UART4_Init+0x4c>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001254:	4b0c      	ldr	r3, [pc, #48]	; (8001288 <MX_UART4_Init+0x4c>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <MX_UART4_Init+0x4c>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <MX_UART4_Init+0x4c>)
 8001262:	220c      	movs	r2, #12
 8001264:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001266:	4b08      	ldr	r3, [pc, #32]	; (8001288 <MX_UART4_Init+0x4c>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <MX_UART4_Init+0x4c>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <MX_UART4_Init+0x4c>)
 8001274:	f002 faea 	bl	800384c <HAL_UART_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800127e:	f000 f83d 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	200000d4 	.word	0x200000d4
 800128c:	40004c00 	.word	0x40004c00

08001290 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001290:	b480      	push	{r7}
 8001292:	b085      	sub	sp, #20
 8001294:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <MX_GPIO_Init+0x68>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129e:	4a16      	ldr	r2, [pc, #88]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012a4:	6313      	str	r3, [r2, #48]	; 0x30
 80012a6:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a0f      	ldr	r2, [pc, #60]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a08      	ldr	r2, [pc, #32]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012d8:	f043 0302 	orr.w	r3, r3, #2
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <MX_GPIO_Init+0x68>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	607b      	str	r3, [r7, #4]
 80012e8:	687b      	ldr	r3, [r7, #4]

}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40023800 	.word	0x40023800

080012fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001300:	b672      	cpsid	i
}
 8001302:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001304:	e7fe      	b.n	8001304 <Error_Handler+0x8>
	...

08001308 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	4b10      	ldr	r3, [pc, #64]	; (8001354 <HAL_MspInit+0x4c>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	4a0f      	ldr	r2, [pc, #60]	; (8001354 <HAL_MspInit+0x4c>)
 8001318:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800131c:	6453      	str	r3, [r2, #68]	; 0x44
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <HAL_MspInit+0x4c>)
 8001320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001322:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	603b      	str	r3, [r7, #0]
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <HAL_MspInit+0x4c>)
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	4a08      	ldr	r2, [pc, #32]	; (8001354 <HAL_MspInit+0x4c>)
 8001334:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001338:	6413      	str	r3, [r2, #64]	; 0x40
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_MspInit+0x4c>)
 800133c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001346:	2007      	movs	r0, #7
 8001348:	f000 fba4 	bl	8001a94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40023800 	.word	0x40023800

08001358 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001368:	d115      	bne.n	8001396 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <HAL_TIM_Base_MspInit+0x48>)
 8001370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001372:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <HAL_TIM_Base_MspInit+0x48>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6413      	str	r3, [r2, #64]	; 0x40
 800137a:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <HAL_TIM_Base_MspInit+0x48>)
 800137c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	2100      	movs	r1, #0
 800138a:	201c      	movs	r0, #28
 800138c:	f000 fb8d 	bl	8001aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001390:	201c      	movs	r0, #28
 8001392:	f000 fba6 	bl	8001ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001396:	bf00      	nop
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40023800 	.word	0x40023800

080013a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ac:	f107 0314 	add.w	r3, r7, #20
 80013b0:	2200      	movs	r2, #0
 80013b2:	601a      	str	r2, [r3, #0]
 80013b4:	605a      	str	r2, [r3, #4]
 80013b6:	609a      	str	r2, [r3, #8]
 80013b8:	60da      	str	r2, [r3, #12]
 80013ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013c4:	d13d      	bne.n	8001442 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	4b20      	ldr	r3, [pc, #128]	; (800144c <HAL_TIM_MspPostInit+0xa8>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a1f      	ldr	r2, [pc, #124]	; (800144c <HAL_TIM_MspPostInit+0xa8>)
 80013d0:	f043 0302 	orr.w	r3, r3, #2
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b1d      	ldr	r3, [pc, #116]	; (800144c <HAL_TIM_MspPostInit+0xa8>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	4b19      	ldr	r3, [pc, #100]	; (800144c <HAL_TIM_MspPostInit+0xa8>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a18      	ldr	r2, [pc, #96]	; (800144c <HAL_TIM_MspPostInit+0xa8>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b16      	ldr	r3, [pc, #88]	; (800144c <HAL_TIM_MspPostInit+0xa8>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARM_3_CH2_Pin;
 80013fe:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8001402:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001404:	2302      	movs	r3, #2
 8001406:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140c:	2300      	movs	r3, #0
 800140e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001410:	2301      	movs	r3, #1
 8001412:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4619      	mov	r1, r3
 800141a:	480d      	ldr	r0, [pc, #52]	; (8001450 <HAL_TIM_MspPostInit+0xac>)
 800141c:	f000 fc0e 	bl	8001c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BASE_1_CH1_Pin;
 8001420:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142e:	2300      	movs	r3, #0
 8001430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001432:	2301      	movs	r3, #1
 8001434:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BASE_1_CH1_GPIO_Port, &GPIO_InitStruct);
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4619      	mov	r1, r3
 800143c:	4805      	ldr	r0, [pc, #20]	; (8001454 <HAL_TIM_MspPostInit+0xb0>)
 800143e:	f000 fbfd 	bl	8001c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001442:	bf00      	nop
 8001444:	3728      	adds	r7, #40	; 0x28
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800
 8001450:	40020400 	.word	0x40020400
 8001454:	40020000 	.word	0x40020000

08001458 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08a      	sub	sp, #40	; 0x28
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a1d      	ldr	r2, [pc, #116]	; (80014ec <HAL_UART_MspInit+0x94>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d133      	bne.n	80014e2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	613b      	str	r3, [r7, #16]
 800147e:	4b1c      	ldr	r3, [pc, #112]	; (80014f0 <HAL_UART_MspInit+0x98>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001482:	4a1b      	ldr	r2, [pc, #108]	; (80014f0 <HAL_UART_MspInit+0x98>)
 8001484:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001488:	6413      	str	r3, [r2, #64]	; 0x40
 800148a:	4b19      	ldr	r3, [pc, #100]	; (80014f0 <HAL_UART_MspInit+0x98>)
 800148c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <HAL_UART_MspInit+0x98>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a14      	ldr	r2, [pc, #80]	; (80014f0 <HAL_UART_MspInit+0x98>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <HAL_UART_MspInit+0x98>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014b2:	2303      	movs	r3, #3
 80014b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b6:	2302      	movs	r3, #2
 80014b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014be:	2303      	movs	r3, #3
 80014c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014c2:	2308      	movs	r3, #8
 80014c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	4809      	ldr	r0, [pc, #36]	; (80014f4 <HAL_UART_MspInit+0x9c>)
 80014ce:	f000 fbb5 	bl	8001c3c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2100      	movs	r1, #0
 80014d6:	2034      	movs	r0, #52	; 0x34
 80014d8:	f000 fae7 	bl	8001aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80014dc:	2034      	movs	r0, #52	; 0x34
 80014de:	f000 fb00 	bl	8001ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80014e2:	bf00      	nop
 80014e4:	3728      	adds	r7, #40	; 0x28
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40004c00 	.word	0x40004c00
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020000 	.word	0x40020000

080014f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014fc:	e7fe      	b.n	80014fc <NMI_Handler+0x4>

080014fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014fe:	b480      	push	{r7}
 8001500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001502:	e7fe      	b.n	8001502 <HardFault_Handler+0x4>

08001504 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001504:	b480      	push	{r7}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001508:	e7fe      	b.n	8001508 <MemManage_Handler+0x4>

0800150a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800150e:	e7fe      	b.n	800150e <BusFault_Handler+0x4>

08001510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001514:	e7fe      	b.n	8001514 <UsageFault_Handler+0x4>

08001516 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001516:	b480      	push	{r7}
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001532:	b480      	push	{r7}
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001536:	bf00      	nop
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001544:	f000 f992 	bl	800186c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}

0800154c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001550:	4802      	ldr	r0, [pc, #8]	; (800155c <TIM2_IRQHandler+0x10>)
 8001552:	f001 fb17 	bl	8002b84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	2000008c 	.word	0x2000008c

08001560 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001564:	4802      	ldr	r0, [pc, #8]	; (8001570 <UART4_IRQHandler+0x10>)
 8001566:	f002 faf3 	bl	8003b50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	200000d4 	.word	0x200000d4

08001574 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800157e:	4b0f      	ldr	r3, [pc, #60]	; (80015bc <ITM_SendChar+0x48>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a0e      	ldr	r2, [pc, #56]	; (80015bc <ITM_SendChar+0x48>)
 8001584:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001588:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <ITM_SendChar+0x4c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a0c      	ldr	r2, [pc, #48]	; (80015c0 <ITM_SendChar+0x4c>)
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001596:	bf00      	nop
 8001598:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0301 	and.w	r3, r3, #1
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d0f8      	beq.n	8001598 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80015a6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	6013      	str	r3, [r2, #0]
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	e000edfc 	.word	0xe000edfc
 80015c0:	e0000e00 	.word	0xe0000e00

080015c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  return 1;
 80015c8:	2301      	movs	r3, #1
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <_kill>:

int _kill(int pid, int sig)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015de:	f003 f9ef 	bl	80049c0 <__errno>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2216      	movs	r2, #22
 80015e6:	601a      	str	r2, [r3, #0]
  return -1;
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3708      	adds	r7, #8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_exit>:

void _exit (int status)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80015fc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7ff ffe7 	bl	80015d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001606:	e7fe      	b.n	8001606 <_exit+0x12>

08001608 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001614:	2300      	movs	r3, #0
 8001616:	617b      	str	r3, [r7, #20]
 8001618:	e00a      	b.n	8001630 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800161a:	f3af 8000 	nop.w
 800161e:	4601      	mov	r1, r0
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	1c5a      	adds	r2, r3, #1
 8001624:	60ba      	str	r2, [r7, #8]
 8001626:	b2ca      	uxtb	r2, r1
 8001628:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3301      	adds	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	429a      	cmp	r2, r3
 8001636:	dbf0      	blt.n	800161a <_read+0x12>
  }

  return len;
 8001638:	687b      	ldr	r3, [r7, #4]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3718      	adds	r7, #24
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	60f8      	str	r0, [r7, #12]
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164e:	2300      	movs	r3, #0
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e009      	b.n	8001668 <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	1c5a      	adds	r2, r3, #1
 8001658:	60ba      	str	r2, [r7, #8]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff89 	bl	8001574 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	3301      	adds	r3, #1
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	697a      	ldr	r2, [r7, #20]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	429a      	cmp	r2, r3
 800166e:	dbf1      	blt.n	8001654 <_write+0x12>
  }
  return len;
 8001670:	687b      	ldr	r3, [r7, #4]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <_close>:

int _close(int file)
{
 800167a:	b480      	push	{r7}
 800167c:	b083      	sub	sp, #12
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001682:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001686:	4618      	mov	r0, r3
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001692:	b480      	push	{r7}
 8001694:	b083      	sub	sp, #12
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016a2:	605a      	str	r2, [r3, #4]
  return 0;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr

080016b2 <_isatty>:

int _isatty(int file)
{
 80016b2:	b480      	push	{r7}
 80016b4:	b083      	sub	sp, #12
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ba:	2301      	movs	r3, #1
}
 80016bc:	4618      	mov	r0, r3
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b085      	sub	sp, #20
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	60f8      	str	r0, [r7, #12]
 80016d0:	60b9      	str	r1, [r7, #8]
 80016d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
	...

080016e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016ec:	4a14      	ldr	r2, [pc, #80]	; (8001740 <_sbrk+0x5c>)
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <_sbrk+0x60>)
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <_sbrk+0x64>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d102      	bne.n	8001706 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001700:	4b11      	ldr	r3, [pc, #68]	; (8001748 <_sbrk+0x64>)
 8001702:	4a12      	ldr	r2, [pc, #72]	; (800174c <_sbrk+0x68>)
 8001704:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <_sbrk+0x64>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	429a      	cmp	r2, r3
 8001712:	d207      	bcs.n	8001724 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001714:	f003 f954 	bl	80049c0 <__errno>
 8001718:	4603      	mov	r3, r0
 800171a:	220c      	movs	r2, #12
 800171c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800171e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001722:	e009      	b.n	8001738 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001724:	4b08      	ldr	r3, [pc, #32]	; (8001748 <_sbrk+0x64>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800172a:	4b07      	ldr	r3, [pc, #28]	; (8001748 <_sbrk+0x64>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	4a05      	ldr	r2, [pc, #20]	; (8001748 <_sbrk+0x64>)
 8001734:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001736:	68fb      	ldr	r3, [r7, #12]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20020000 	.word	0x20020000
 8001744:	00000400 	.word	0x00000400
 8001748:	20000118 	.word	0x20000118
 800174c:	20000130 	.word	0x20000130

08001750 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <SystemInit+0x20>)
 8001756:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800175a:	4a05      	ldr	r2, [pc, #20]	; (8001770 <SystemInit+0x20>)
 800175c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001760:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001764:	bf00      	nop
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00

08001774 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001774:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017ac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001778:	480d      	ldr	r0, [pc, #52]	; (80017b0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800177a:	490e      	ldr	r1, [pc, #56]	; (80017b4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800177c:	4a0e      	ldr	r2, [pc, #56]	; (80017b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001780:	e002      	b.n	8001788 <LoopCopyDataInit>

08001782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001786:	3304      	adds	r3, #4

08001788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800178a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800178c:	d3f9      	bcc.n	8001782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178e:	4a0b      	ldr	r2, [pc, #44]	; (80017bc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001790:	4c0b      	ldr	r4, [pc, #44]	; (80017c0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001794:	e001      	b.n	800179a <LoopFillZerobss>

08001796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001798:	3204      	adds	r2, #4

0800179a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800179a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800179c:	d3fb      	bcc.n	8001796 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800179e:	f7ff ffd7 	bl	8001750 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017a2:	f003 f913 	bl	80049cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017a6:	f7ff fb59 	bl	8000e5c <main>
  bx  lr    
 80017aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80017ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017b8:	08006368 	.word	0x08006368
  ldr r2, =_sbss
 80017bc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017c0:	20000130 	.word	0x20000130

080017c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017c4:	e7fe      	b.n	80017c4 <ADC_IRQHandler>
	...

080017c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017cc:	4b0e      	ldr	r3, [pc, #56]	; (8001808 <HAL_Init+0x40>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a0d      	ldr	r2, [pc, #52]	; (8001808 <HAL_Init+0x40>)
 80017d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017d8:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <HAL_Init+0x40>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a0a      	ldr	r2, [pc, #40]	; (8001808 <HAL_Init+0x40>)
 80017de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e4:	4b08      	ldr	r3, [pc, #32]	; (8001808 <HAL_Init+0x40>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a07      	ldr	r2, [pc, #28]	; (8001808 <HAL_Init+0x40>)
 80017ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017f0:	2003      	movs	r0, #3
 80017f2:	f000 f94f 	bl	8001a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 f808 	bl	800180c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017fc:	f7ff fd84 	bl	8001308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	4618      	mov	r0, r3
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40023c00 	.word	0x40023c00

0800180c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001814:	4b12      	ldr	r3, [pc, #72]	; (8001860 <HAL_InitTick+0x54>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b12      	ldr	r3, [pc, #72]	; (8001864 <HAL_InitTick+0x58>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	4619      	mov	r1, r3
 800181e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001822:	fbb3 f3f1 	udiv	r3, r3, r1
 8001826:	fbb2 f3f3 	udiv	r3, r2, r3
 800182a:	4618      	mov	r0, r3
 800182c:	f000 f967 	bl	8001afe <HAL_SYSTICK_Config>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e00e      	b.n	8001858 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2b0f      	cmp	r3, #15
 800183e:	d80a      	bhi.n	8001856 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001840:	2200      	movs	r2, #0
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001848:	f000 f92f 	bl	8001aaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800184c:	4a06      	ldr	r2, [pc, #24]	; (8001868 <HAL_InitTick+0x5c>)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001852:	2300      	movs	r3, #0
 8001854:	e000      	b.n	8001858 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
}
 8001858:	4618      	mov	r0, r3
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000000 	.word	0x20000000
 8001864:	20000008 	.word	0x20000008
 8001868:	20000004 	.word	0x20000004

0800186c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001870:	4b06      	ldr	r3, [pc, #24]	; (800188c <HAL_IncTick+0x20>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	461a      	mov	r2, r3
 8001876:	4b06      	ldr	r3, [pc, #24]	; (8001890 <HAL_IncTick+0x24>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4413      	add	r3, r2
 800187c:	4a04      	ldr	r2, [pc, #16]	; (8001890 <HAL_IncTick+0x24>)
 800187e:	6013      	str	r3, [r2, #0]
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	20000008 	.word	0x20000008
 8001890:	2000011c 	.word	0x2000011c

08001894 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return uwTick;
 8001898:	4b03      	ldr	r3, [pc, #12]	; (80018a8 <HAL_GetTick+0x14>)
 800189a:	681b      	ldr	r3, [r3, #0]
}
 800189c:	4618      	mov	r0, r3
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	2000011c 	.word	0x2000011c

080018ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b4:	f7ff ffee 	bl	8001894 <HAL_GetTick>
 80018b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018c4:	d005      	beq.n	80018d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018c6:	4b0a      	ldr	r3, [pc, #40]	; (80018f0 <HAL_Delay+0x44>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	461a      	mov	r2, r3
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	4413      	add	r3, r2
 80018d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018d2:	bf00      	nop
 80018d4:	f7ff ffde 	bl	8001894 <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	68fa      	ldr	r2, [r7, #12]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d8f7      	bhi.n	80018d4 <HAL_Delay+0x28>
  {
  }
}
 80018e4:	bf00      	nop
 80018e6:	bf00      	nop
 80018e8:	3710      	adds	r7, #16
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20000008 	.word	0x20000008

080018f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001904:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190a:	68ba      	ldr	r2, [r7, #8]
 800190c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001910:	4013      	ands	r3, r2
 8001912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800191c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001926:	4a04      	ldr	r2, [pc, #16]	; (8001938 <__NVIC_SetPriorityGrouping+0x44>)
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	60d3      	str	r3, [r2, #12]
}
 800192c:	bf00      	nop
 800192e:	3714      	adds	r7, #20
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001940:	4b04      	ldr	r3, [pc, #16]	; (8001954 <__NVIC_GetPriorityGrouping+0x18>)
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	0a1b      	lsrs	r3, r3, #8
 8001946:	f003 0307 	and.w	r3, r3, #7
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001966:	2b00      	cmp	r3, #0
 8001968:	db0b      	blt.n	8001982 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	f003 021f 	and.w	r2, r3, #31
 8001970:	4907      	ldr	r1, [pc, #28]	; (8001990 <__NVIC_EnableIRQ+0x38>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	095b      	lsrs	r3, r3, #5
 8001978:	2001      	movs	r0, #1
 800197a:	fa00 f202 	lsl.w	r2, r0, r2
 800197e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001982:	bf00      	nop
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	e000e100 	.word	0xe000e100

08001994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	6039      	str	r1, [r7, #0]
 800199e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db0a      	blt.n	80019be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	490c      	ldr	r1, [pc, #48]	; (80019e0 <__NVIC_SetPriority+0x4c>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	0112      	lsls	r2, r2, #4
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	440b      	add	r3, r1
 80019b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019bc:	e00a      	b.n	80019d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	4908      	ldr	r1, [pc, #32]	; (80019e4 <__NVIC_SetPriority+0x50>)
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	f003 030f 	and.w	r3, r3, #15
 80019ca:	3b04      	subs	r3, #4
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	440b      	add	r3, r1
 80019d2:	761a      	strb	r2, [r3, #24]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	e000e100 	.word	0xe000e100
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	; 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f1c3 0307 	rsb	r3, r3, #7
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	bf28      	it	cs
 8001a06:	2304      	movcs	r3, #4
 8001a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	2b06      	cmp	r3, #6
 8001a10:	d902      	bls.n	8001a18 <NVIC_EncodePriority+0x30>
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3b03      	subs	r3, #3
 8001a16:	e000      	b.n	8001a1a <NVIC_EncodePriority+0x32>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43da      	mvns	r2, r3
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	43d9      	mvns	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	4313      	orrs	r3, r2
         );
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3724      	adds	r7, #36	; 0x24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a60:	d301      	bcc.n	8001a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a62:	2301      	movs	r3, #1
 8001a64:	e00f      	b.n	8001a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a66:	4a0a      	ldr	r2, [pc, #40]	; (8001a90 <SysTick_Config+0x40>)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6e:	210f      	movs	r1, #15
 8001a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a74:	f7ff ff8e 	bl	8001994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <SysTick_Config+0x40>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7e:	4b04      	ldr	r3, [pc, #16]	; (8001a90 <SysTick_Config+0x40>)
 8001a80:	2207      	movs	r2, #7
 8001a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	e000e010 	.word	0xe000e010

08001a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7ff ff29 	bl	80018f4 <__NVIC_SetPriorityGrouping>
}
 8001aa2:	bf00      	nop
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b086      	sub	sp, #24
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
 8001ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001abc:	f7ff ff3e 	bl	800193c <__NVIC_GetPriorityGrouping>
 8001ac0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	68b9      	ldr	r1, [r7, #8]
 8001ac6:	6978      	ldr	r0, [r7, #20]
 8001ac8:	f7ff ff8e 	bl	80019e8 <NVIC_EncodePriority>
 8001acc:	4602      	mov	r2, r0
 8001ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ad2:	4611      	mov	r1, r2
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7ff ff5d 	bl	8001994 <__NVIC_SetPriority>
}
 8001ada:	bf00      	nop
 8001adc:	3718      	adds	r7, #24
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}

08001ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	b082      	sub	sp, #8
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	4603      	mov	r3, r0
 8001aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff ff31 	bl	8001958 <__NVIC_EnableIRQ>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b082      	sub	sp, #8
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff ffa2 	bl	8001a50 <SysTick_Config>
 8001b0c:	4603      	mov	r3, r0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b084      	sub	sp, #16
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b22:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001b24:	f7ff feb6 	bl	8001894 <HAL_GetTick>
 8001b28:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b30:	b2db      	uxtb	r3, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d008      	beq.n	8001b48 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2280      	movs	r2, #128	; 0x80
 8001b3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e052      	b.n	8001bee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f022 0216 	bic.w	r2, r2, #22
 8001b56:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	695a      	ldr	r2, [r3, #20]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001b66:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d103      	bne.n	8001b78 <HAL_DMA_Abort+0x62>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d007      	beq.n	8001b88 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0208 	bic.w	r2, r2, #8
 8001b86:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f022 0201 	bic.w	r2, r2, #1
 8001b96:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b98:	e013      	b.n	8001bc2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b9a:	f7ff fe7b 	bl	8001894 <HAL_GetTick>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	1ad3      	subs	r3, r2, r3
 8001ba4:	2b05      	cmp	r3, #5
 8001ba6:	d90c      	bls.n	8001bc2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2220      	movs	r2, #32
 8001bac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2203      	movs	r2, #3
 8001bb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e015      	b.n	8001bee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0301 	and.w	r3, r3, #1
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d1e4      	bne.n	8001b9a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd4:	223f      	movs	r2, #63	; 0x3f
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d004      	beq.n	8001c14 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2280      	movs	r2, #128	; 0x80
 8001c0e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e00c      	b.n	8001c2e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2205      	movs	r2, #5
 8001c18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f022 0201 	bic.w	r2, r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	370c      	adds	r7, #12
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
	...

08001c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	; 0x24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c46:	2300      	movs	r3, #0
 8001c48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
 8001c56:	e16b      	b.n	8001f30 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c58:	2201      	movs	r2, #1
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	4013      	ands	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	f040 815a 	bne.w	8001f2a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 0303 	and.w	r3, r3, #3
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d005      	beq.n	8001c8e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d130      	bne.n	8001cf0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	2203      	movs	r2, #3
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	68da      	ldr	r2, [r3, #12]
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	005b      	lsls	r3, r3, #1
 8001cae:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	091b      	lsrs	r3, r3, #4
 8001cda:	f003 0201 	and.w	r2, r3, #1
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f003 0303 	and.w	r3, r3, #3
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	d017      	beq.n	8001d2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	2203      	movs	r2, #3
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	689a      	ldr	r2, [r3, #8]
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d123      	bne.n	8001d80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d38:	69fb      	ldr	r3, [r7, #28]
 8001d3a:	08da      	lsrs	r2, r3, #3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3208      	adds	r2, #8
 8001d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	f003 0307 	and.w	r3, r3, #7
 8001d4c:	009b      	lsls	r3, r3, #2
 8001d4e:	220f      	movs	r2, #15
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	43db      	mvns	r3, r3
 8001d56:	69ba      	ldr	r2, [r7, #24]
 8001d58:	4013      	ands	r3, r2
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	691a      	ldr	r2, [r3, #16]
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	f003 0307 	and.w	r3, r3, #7
 8001d66:	009b      	lsls	r3, r3, #2
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	08da      	lsrs	r2, r3, #3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	3208      	adds	r2, #8
 8001d7a:	69b9      	ldr	r1, [r7, #24]
 8001d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f003 0203 	and.w	r2, r3, #3
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	f000 80b4 	beq.w	8001f2a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60fb      	str	r3, [r7, #12]
 8001dc6:	4b60      	ldr	r3, [pc, #384]	; (8001f48 <HAL_GPIO_Init+0x30c>)
 8001dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dca:	4a5f      	ldr	r2, [pc, #380]	; (8001f48 <HAL_GPIO_Init+0x30c>)
 8001dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd2:	4b5d      	ldr	r3, [pc, #372]	; (8001f48 <HAL_GPIO_Init+0x30c>)
 8001dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dde:	4a5b      	ldr	r2, [pc, #364]	; (8001f4c <HAL_GPIO_Init+0x310>)
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	089b      	lsrs	r3, r3, #2
 8001de4:	3302      	adds	r3, #2
 8001de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	220f      	movs	r2, #15
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a52      	ldr	r2, [pc, #328]	; (8001f50 <HAL_GPIO_Init+0x314>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d02b      	beq.n	8001e62 <HAL_GPIO_Init+0x226>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a51      	ldr	r2, [pc, #324]	; (8001f54 <HAL_GPIO_Init+0x318>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d025      	beq.n	8001e5e <HAL_GPIO_Init+0x222>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a50      	ldr	r2, [pc, #320]	; (8001f58 <HAL_GPIO_Init+0x31c>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d01f      	beq.n	8001e5a <HAL_GPIO_Init+0x21e>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a4f      	ldr	r2, [pc, #316]	; (8001f5c <HAL_GPIO_Init+0x320>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d019      	beq.n	8001e56 <HAL_GPIO_Init+0x21a>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a4e      	ldr	r2, [pc, #312]	; (8001f60 <HAL_GPIO_Init+0x324>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d013      	beq.n	8001e52 <HAL_GPIO_Init+0x216>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a4d      	ldr	r2, [pc, #308]	; (8001f64 <HAL_GPIO_Init+0x328>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d00d      	beq.n	8001e4e <HAL_GPIO_Init+0x212>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a4c      	ldr	r2, [pc, #304]	; (8001f68 <HAL_GPIO_Init+0x32c>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d007      	beq.n	8001e4a <HAL_GPIO_Init+0x20e>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a4b      	ldr	r2, [pc, #300]	; (8001f6c <HAL_GPIO_Init+0x330>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d101      	bne.n	8001e46 <HAL_GPIO_Init+0x20a>
 8001e42:	2307      	movs	r3, #7
 8001e44:	e00e      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e46:	2308      	movs	r3, #8
 8001e48:	e00c      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e4a:	2306      	movs	r3, #6
 8001e4c:	e00a      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e4e:	2305      	movs	r3, #5
 8001e50:	e008      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e52:	2304      	movs	r3, #4
 8001e54:	e006      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e56:	2303      	movs	r3, #3
 8001e58:	e004      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	e002      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <HAL_GPIO_Init+0x228>
 8001e62:	2300      	movs	r3, #0
 8001e64:	69fa      	ldr	r2, [r7, #28]
 8001e66:	f002 0203 	and.w	r2, r2, #3
 8001e6a:	0092      	lsls	r2, r2, #2
 8001e6c:	4093      	lsls	r3, r2
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e74:	4935      	ldr	r1, [pc, #212]	; (8001f4c <HAL_GPIO_Init+0x310>)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	089b      	lsrs	r3, r3, #2
 8001e7a:	3302      	adds	r3, #2
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e82:	4b3b      	ldr	r3, [pc, #236]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d003      	beq.n	8001ea6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ea6:	4a32      	ldr	r2, [pc, #200]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001eac:	4b30      	ldr	r3, [pc, #192]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	69ba      	ldr	r2, [r7, #24]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ed0:	4a27      	ldr	r2, [pc, #156]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ed6:	4b26      	ldr	r3, [pc, #152]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001efa:	4a1d      	ldr	r2, [pc, #116]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f00:	4b1b      	ldr	r3, [pc, #108]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d003      	beq.n	8001f24 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f1c:	69ba      	ldr	r2, [r7, #24]
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f24:	4a12      	ldr	r2, [pc, #72]	; (8001f70 <HAL_GPIO_Init+0x334>)
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	61fb      	str	r3, [r7, #28]
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	2b0f      	cmp	r3, #15
 8001f34:	f67f ae90 	bls.w	8001c58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f38:	bf00      	nop
 8001f3a:	bf00      	nop
 8001f3c:	3724      	adds	r7, #36	; 0x24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40013800 	.word	0x40013800
 8001f50:	40020000 	.word	0x40020000
 8001f54:	40020400 	.word	0x40020400
 8001f58:	40020800 	.word	0x40020800
 8001f5c:	40020c00 	.word	0x40020c00
 8001f60:	40021000 	.word	0x40021000
 8001f64:	40021400 	.word	0x40021400
 8001f68:	40021800 	.word	0x40021800
 8001f6c:	40021c00 	.word	0x40021c00
 8001f70:	40013c00 	.word	0x40013c00

08001f74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d101      	bne.n	8001f86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e267      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d075      	beq.n	800207e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f92:	4b88      	ldr	r3, [pc, #544]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f003 030c 	and.w	r3, r3, #12
 8001f9a:	2b04      	cmp	r3, #4
 8001f9c:	d00c      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f9e:	4b85      	ldr	r3, [pc, #532]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fa6:	2b08      	cmp	r3, #8
 8001fa8:	d112      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001faa:	4b82      	ldr	r3, [pc, #520]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fb6:	d10b      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb8:	4b7e      	ldr	r3, [pc, #504]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d05b      	beq.n	800207c <HAL_RCC_OscConfig+0x108>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d157      	bne.n	800207c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e242      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fd8:	d106      	bne.n	8001fe8 <HAL_RCC_OscConfig+0x74>
 8001fda:	4b76      	ldr	r3, [pc, #472]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a75      	ldr	r2, [pc, #468]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001fe0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe4:	6013      	str	r3, [r2, #0]
 8001fe6:	e01d      	b.n	8002024 <HAL_RCC_OscConfig+0xb0>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ff0:	d10c      	bne.n	800200c <HAL_RCC_OscConfig+0x98>
 8001ff2:	4b70      	ldr	r3, [pc, #448]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a6f      	ldr	r2, [pc, #444]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8001ff8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ffc:	6013      	str	r3, [r2, #0]
 8001ffe:	4b6d      	ldr	r3, [pc, #436]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a6c      	ldr	r2, [pc, #432]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002008:	6013      	str	r3, [r2, #0]
 800200a:	e00b      	b.n	8002024 <HAL_RCC_OscConfig+0xb0>
 800200c:	4b69      	ldr	r3, [pc, #420]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a68      	ldr	r2, [pc, #416]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002016:	6013      	str	r3, [r2, #0]
 8002018:	4b66      	ldr	r3, [pc, #408]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a65      	ldr	r2, [pc, #404]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 800201e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002022:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d013      	beq.n	8002054 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202c:	f7ff fc32 	bl	8001894 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002034:	f7ff fc2e 	bl	8001894 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b64      	cmp	r3, #100	; 0x64
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e207      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002046:	4b5b      	ldr	r3, [pc, #364]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0f0      	beq.n	8002034 <HAL_RCC_OscConfig+0xc0>
 8002052:	e014      	b.n	800207e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002054:	f7ff fc1e 	bl	8001894 <HAL_GetTick>
 8002058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800205c:	f7ff fc1a 	bl	8001894 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b64      	cmp	r3, #100	; 0x64
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e1f3      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800206e:	4b51      	ldr	r3, [pc, #324]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1f0      	bne.n	800205c <HAL_RCC_OscConfig+0xe8>
 800207a:	e000      	b.n	800207e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800207c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b00      	cmp	r3, #0
 8002088:	d063      	beq.n	8002152 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800208a:	4b4a      	ldr	r3, [pc, #296]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	f003 030c 	and.w	r3, r3, #12
 8002092:	2b00      	cmp	r3, #0
 8002094:	d00b      	beq.n	80020ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002096:	4b47      	ldr	r3, [pc, #284]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800209e:	2b08      	cmp	r3, #8
 80020a0:	d11c      	bne.n	80020dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020a2:	4b44      	ldr	r3, [pc, #272]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d116      	bne.n	80020dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ae:	4b41      	ldr	r3, [pc, #260]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d005      	beq.n	80020c6 <HAL_RCC_OscConfig+0x152>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d001      	beq.n	80020c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e1c7      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c6:	4b3b      	ldr	r3, [pc, #236]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	4937      	ldr	r1, [pc, #220]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020da:	e03a      	b.n	8002152 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d020      	beq.n	8002126 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020e4:	4b34      	ldr	r3, [pc, #208]	; (80021b8 <HAL_RCC_OscConfig+0x244>)
 80020e6:	2201      	movs	r2, #1
 80020e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ea:	f7ff fbd3 	bl	8001894 <HAL_GetTick>
 80020ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f0:	e008      	b.n	8002104 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020f2:	f7ff fbcf 	bl	8001894 <HAL_GetTick>
 80020f6:	4602      	mov	r2, r0
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d901      	bls.n	8002104 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002100:	2303      	movs	r3, #3
 8002102:	e1a8      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002104:	4b2b      	ldr	r3, [pc, #172]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0302 	and.w	r3, r3, #2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0f0      	beq.n	80020f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002110:	4b28      	ldr	r3, [pc, #160]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	00db      	lsls	r3, r3, #3
 800211e:	4925      	ldr	r1, [pc, #148]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002120:	4313      	orrs	r3, r2
 8002122:	600b      	str	r3, [r1, #0]
 8002124:	e015      	b.n	8002152 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002126:	4b24      	ldr	r3, [pc, #144]	; (80021b8 <HAL_RCC_OscConfig+0x244>)
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212c:	f7ff fbb2 	bl	8001894 <HAL_GetTick>
 8002130:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002132:	e008      	b.n	8002146 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002134:	f7ff fbae 	bl	8001894 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b02      	cmp	r3, #2
 8002140:	d901      	bls.n	8002146 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e187      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002146:	4b1b      	ldr	r3, [pc, #108]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1f0      	bne.n	8002134 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 0308 	and.w	r3, r3, #8
 800215a:	2b00      	cmp	r3, #0
 800215c:	d036      	beq.n	80021cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d016      	beq.n	8002194 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002166:	4b15      	ldr	r3, [pc, #84]	; (80021bc <HAL_RCC_OscConfig+0x248>)
 8002168:	2201      	movs	r2, #1
 800216a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800216c:	f7ff fb92 	bl	8001894 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002174:	f7ff fb8e 	bl	8001894 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e167      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002186:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <HAL_RCC_OscConfig+0x240>)
 8002188:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0f0      	beq.n	8002174 <HAL_RCC_OscConfig+0x200>
 8002192:	e01b      	b.n	80021cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_RCC_OscConfig+0x248>)
 8002196:	2200      	movs	r2, #0
 8002198:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219a:	f7ff fb7b 	bl	8001894 <HAL_GetTick>
 800219e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021a0:	e00e      	b.n	80021c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021a2:	f7ff fb77 	bl	8001894 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d907      	bls.n	80021c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e150      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
 80021b4:	40023800 	.word	0x40023800
 80021b8:	42470000 	.word	0x42470000
 80021bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021c0:	4b88      	ldr	r3, [pc, #544]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80021c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021c4:	f003 0302 	and.w	r3, r3, #2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1ea      	bne.n	80021a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0304 	and.w	r3, r3, #4
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	f000 8097 	beq.w	8002308 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021de:	4b81      	ldr	r3, [pc, #516]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d10f      	bne.n	800220a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	4b7d      	ldr	r3, [pc, #500]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	4a7c      	ldr	r2, [pc, #496]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80021f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f8:	6413      	str	r3, [r2, #64]	; 0x40
 80021fa:	4b7a      	ldr	r3, [pc, #488]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002206:	2301      	movs	r3, #1
 8002208:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800220a:	4b77      	ldr	r3, [pc, #476]	; (80023e8 <HAL_RCC_OscConfig+0x474>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002212:	2b00      	cmp	r3, #0
 8002214:	d118      	bne.n	8002248 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002216:	4b74      	ldr	r3, [pc, #464]	; (80023e8 <HAL_RCC_OscConfig+0x474>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a73      	ldr	r2, [pc, #460]	; (80023e8 <HAL_RCC_OscConfig+0x474>)
 800221c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002220:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002222:	f7ff fb37 	bl	8001894 <HAL_GetTick>
 8002226:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800222a:	f7ff fb33 	bl	8001894 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e10c      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800223c:	4b6a      	ldr	r3, [pc, #424]	; (80023e8 <HAL_RCC_OscConfig+0x474>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0f0      	beq.n	800222a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d106      	bne.n	800225e <HAL_RCC_OscConfig+0x2ea>
 8002250:	4b64      	ldr	r3, [pc, #400]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002254:	4a63      	ldr	r2, [pc, #396]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6713      	str	r3, [r2, #112]	; 0x70
 800225c:	e01c      	b.n	8002298 <HAL_RCC_OscConfig+0x324>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	2b05      	cmp	r3, #5
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0x30c>
 8002266:	4b5f      	ldr	r3, [pc, #380]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800226a:	4a5e      	ldr	r2, [pc, #376]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 800226c:	f043 0304 	orr.w	r3, r3, #4
 8002270:	6713      	str	r3, [r2, #112]	; 0x70
 8002272:	4b5c      	ldr	r3, [pc, #368]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002276:	4a5b      	ldr	r2, [pc, #364]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	6713      	str	r3, [r2, #112]	; 0x70
 800227e:	e00b      	b.n	8002298 <HAL_RCC_OscConfig+0x324>
 8002280:	4b58      	ldr	r3, [pc, #352]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002284:	4a57      	ldr	r2, [pc, #348]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002286:	f023 0301 	bic.w	r3, r3, #1
 800228a:	6713      	str	r3, [r2, #112]	; 0x70
 800228c:	4b55      	ldr	r3, [pc, #340]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 800228e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002290:	4a54      	ldr	r2, [pc, #336]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002292:	f023 0304 	bic.w	r3, r3, #4
 8002296:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d015      	beq.n	80022cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022a0:	f7ff faf8 	bl	8001894 <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022a6:	e00a      	b.n	80022be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022a8:	f7ff faf4 	bl	8001894 <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e0cb      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022be:	4b49      	ldr	r3, [pc, #292]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80022c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d0ee      	beq.n	80022a8 <HAL_RCC_OscConfig+0x334>
 80022ca:	e014      	b.n	80022f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022cc:	f7ff fae2 	bl	8001894 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022d2:	e00a      	b.n	80022ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022d4:	f7ff fade 	bl	8001894 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d901      	bls.n	80022ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e0b5      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022ea:	4b3e      	ldr	r3, [pc, #248]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80022ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1ee      	bne.n	80022d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022f6:	7dfb      	ldrb	r3, [r7, #23]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d105      	bne.n	8002308 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022fc:	4b39      	ldr	r3, [pc, #228]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80022fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002300:	4a38      	ldr	r2, [pc, #224]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002302:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002306:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	2b00      	cmp	r3, #0
 800230e:	f000 80a1 	beq.w	8002454 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002312:	4b34      	ldr	r3, [pc, #208]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	f003 030c 	and.w	r3, r3, #12
 800231a:	2b08      	cmp	r3, #8
 800231c:	d05c      	beq.n	80023d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	699b      	ldr	r3, [r3, #24]
 8002322:	2b02      	cmp	r3, #2
 8002324:	d141      	bne.n	80023aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002326:	4b31      	ldr	r3, [pc, #196]	; (80023ec <HAL_RCC_OscConfig+0x478>)
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800232c:	f7ff fab2 	bl	8001894 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002332:	e008      	b.n	8002346 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002334:	f7ff faae 	bl	8001894 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	2b02      	cmp	r3, #2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e087      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002346:	4b27      	ldr	r3, [pc, #156]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f0      	bne.n	8002334 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	69da      	ldr	r2, [r3, #28]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	431a      	orrs	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	019b      	lsls	r3, r3, #6
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002368:	085b      	lsrs	r3, r3, #1
 800236a:	3b01      	subs	r3, #1
 800236c:	041b      	lsls	r3, r3, #16
 800236e:	431a      	orrs	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002374:	061b      	lsls	r3, r3, #24
 8002376:	491b      	ldr	r1, [pc, #108]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 8002378:	4313      	orrs	r3, r2
 800237a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800237c:	4b1b      	ldr	r3, [pc, #108]	; (80023ec <HAL_RCC_OscConfig+0x478>)
 800237e:	2201      	movs	r2, #1
 8002380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002382:	f7ff fa87 	bl	8001894 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002388:	e008      	b.n	800239c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800238a:	f7ff fa83 	bl	8001894 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e05c      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800239c:	4b11      	ldr	r3, [pc, #68]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_RCC_OscConfig+0x416>
 80023a8:	e054      	b.n	8002454 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023aa:	4b10      	ldr	r3, [pc, #64]	; (80023ec <HAL_RCC_OscConfig+0x478>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b0:	f7ff fa70 	bl	8001894 <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023b8:	f7ff fa6c 	bl	8001894 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e045      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_RCC_OscConfig+0x470>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1f0      	bne.n	80023b8 <HAL_RCC_OscConfig+0x444>
 80023d6:	e03d      	b.n	8002454 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d107      	bne.n	80023f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e038      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
 80023e4:	40023800 	.word	0x40023800
 80023e8:	40007000 	.word	0x40007000
 80023ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80023f0:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <HAL_RCC_OscConfig+0x4ec>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d028      	beq.n	8002450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002408:	429a      	cmp	r2, r3
 800240a:	d121      	bne.n	8002450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002416:	429a      	cmp	r2, r3
 8002418:	d11a      	bne.n	8002450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002420:	4013      	ands	r3, r2
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002426:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002428:	4293      	cmp	r3, r2
 800242a:	d111      	bne.n	8002450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002436:	085b      	lsrs	r3, r3, #1
 8002438:	3b01      	subs	r3, #1
 800243a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800243c:	429a      	cmp	r2, r3
 800243e:	d107      	bne.n	8002450 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800244c:	429a      	cmp	r2, r3
 800244e:	d001      	beq.n	8002454 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e000      	b.n	8002456 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40023800 	.word	0x40023800

08002464 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d101      	bne.n	8002478 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e0cc      	b.n	8002612 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002478:	4b68      	ldr	r3, [pc, #416]	; (800261c <HAL_RCC_ClockConfig+0x1b8>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	429a      	cmp	r2, r3
 8002484:	d90c      	bls.n	80024a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002486:	4b65      	ldr	r3, [pc, #404]	; (800261c <HAL_RCC_ClockConfig+0x1b8>)
 8002488:	683a      	ldr	r2, [r7, #0]
 800248a:	b2d2      	uxtb	r2, r2
 800248c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800248e:	4b63      	ldr	r3, [pc, #396]	; (800261c <HAL_RCC_ClockConfig+0x1b8>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d001      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e0b8      	b.n	8002612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d020      	beq.n	80024ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d005      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80024b8:	4b59      	ldr	r3, [pc, #356]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	4a58      	ldr	r2, [pc, #352]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80024be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80024c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0308 	and.w	r3, r3, #8
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d005      	beq.n	80024dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80024d0:	4b53      	ldr	r3, [pc, #332]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	4a52      	ldr	r2, [pc, #328]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80024d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80024da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024dc:	4b50      	ldr	r3, [pc, #320]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	494d      	ldr	r1, [pc, #308]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d044      	beq.n	8002584 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d107      	bne.n	8002512 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002502:	4b47      	ldr	r3, [pc, #284]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800250a:	2b00      	cmp	r3, #0
 800250c:	d119      	bne.n	8002542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e07f      	b.n	8002612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b02      	cmp	r3, #2
 8002518:	d003      	beq.n	8002522 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800251e:	2b03      	cmp	r3, #3
 8002520:	d107      	bne.n	8002532 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002522:	4b3f      	ldr	r3, [pc, #252]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800252a:	2b00      	cmp	r3, #0
 800252c:	d109      	bne.n	8002542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e06f      	b.n	8002612 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002532:	4b3b      	ldr	r3, [pc, #236]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e067      	b.n	8002612 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002542:	4b37      	ldr	r3, [pc, #220]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f023 0203 	bic.w	r2, r3, #3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	4934      	ldr	r1, [pc, #208]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 8002550:	4313      	orrs	r3, r2
 8002552:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002554:	f7ff f99e 	bl	8001894 <HAL_GetTick>
 8002558:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800255a:	e00a      	b.n	8002572 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800255c:	f7ff f99a 	bl	8001894 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	f241 3288 	movw	r2, #5000	; 0x1388
 800256a:	4293      	cmp	r3, r2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e04f      	b.n	8002612 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002572:	4b2b      	ldr	r3, [pc, #172]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 020c 	and.w	r2, r3, #12
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	429a      	cmp	r2, r3
 8002582:	d1eb      	bne.n	800255c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002584:	4b25      	ldr	r3, [pc, #148]	; (800261c <HAL_RCC_ClockConfig+0x1b8>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	429a      	cmp	r2, r3
 8002590:	d20c      	bcs.n	80025ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002592:	4b22      	ldr	r3, [pc, #136]	; (800261c <HAL_RCC_ClockConfig+0x1b8>)
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	b2d2      	uxtb	r2, r2
 8002598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <HAL_RCC_ClockConfig+0x1b8>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	683a      	ldr	r2, [r7, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d001      	beq.n	80025ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e032      	b.n	8002612 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0304 	and.w	r3, r3, #4
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d008      	beq.n	80025ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025b8:	4b19      	ldr	r3, [pc, #100]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	4916      	ldr	r1, [pc, #88]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0308 	and.w	r3, r3, #8
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d009      	beq.n	80025ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025d6:	4b12      	ldr	r3, [pc, #72]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	490e      	ldr	r1, [pc, #56]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80025ea:	f000 f821 	bl	8002630 <HAL_RCC_GetSysClockFreq>
 80025ee:	4602      	mov	r2, r0
 80025f0:	4b0b      	ldr	r3, [pc, #44]	; (8002620 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	091b      	lsrs	r3, r3, #4
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	490a      	ldr	r1, [pc, #40]	; (8002624 <HAL_RCC_ClockConfig+0x1c0>)
 80025fc:	5ccb      	ldrb	r3, [r1, r3]
 80025fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002602:	4a09      	ldr	r2, [pc, #36]	; (8002628 <HAL_RCC_ClockConfig+0x1c4>)
 8002604:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002606:	4b09      	ldr	r3, [pc, #36]	; (800262c <HAL_RCC_ClockConfig+0x1c8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff f8fe 	bl	800180c <HAL_InitTick>

  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	40023c00 	.word	0x40023c00
 8002620:	40023800 	.word	0x40023800
 8002624:	080060f4 	.word	0x080060f4
 8002628:	20000000 	.word	0x20000000
 800262c:	20000004 	.word	0x20000004

08002630 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002634:	b094      	sub	sp, #80	; 0x50
 8002636:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002638:	2300      	movs	r3, #0
 800263a:	647b      	str	r3, [r7, #68]	; 0x44
 800263c:	2300      	movs	r3, #0
 800263e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002640:	2300      	movs	r3, #0
 8002642:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002644:	2300      	movs	r3, #0
 8002646:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002648:	4b79      	ldr	r3, [pc, #484]	; (8002830 <HAL_RCC_GetSysClockFreq+0x200>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 030c 	and.w	r3, r3, #12
 8002650:	2b08      	cmp	r3, #8
 8002652:	d00d      	beq.n	8002670 <HAL_RCC_GetSysClockFreq+0x40>
 8002654:	2b08      	cmp	r3, #8
 8002656:	f200 80e1 	bhi.w	800281c <HAL_RCC_GetSysClockFreq+0x1ec>
 800265a:	2b00      	cmp	r3, #0
 800265c:	d002      	beq.n	8002664 <HAL_RCC_GetSysClockFreq+0x34>
 800265e:	2b04      	cmp	r3, #4
 8002660:	d003      	beq.n	800266a <HAL_RCC_GetSysClockFreq+0x3a>
 8002662:	e0db      	b.n	800281c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002664:	4b73      	ldr	r3, [pc, #460]	; (8002834 <HAL_RCC_GetSysClockFreq+0x204>)
 8002666:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002668:	e0db      	b.n	8002822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800266a:	4b73      	ldr	r3, [pc, #460]	; (8002838 <HAL_RCC_GetSysClockFreq+0x208>)
 800266c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800266e:	e0d8      	b.n	8002822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002670:	4b6f      	ldr	r3, [pc, #444]	; (8002830 <HAL_RCC_GetSysClockFreq+0x200>)
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002678:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800267a:	4b6d      	ldr	r3, [pc, #436]	; (8002830 <HAL_RCC_GetSysClockFreq+0x200>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d063      	beq.n	800274e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002686:	4b6a      	ldr	r3, [pc, #424]	; (8002830 <HAL_RCC_GetSysClockFreq+0x200>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	099b      	lsrs	r3, r3, #6
 800268c:	2200      	movs	r2, #0
 800268e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002690:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002694:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002698:	633b      	str	r3, [r7, #48]	; 0x30
 800269a:	2300      	movs	r3, #0
 800269c:	637b      	str	r3, [r7, #52]	; 0x34
 800269e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026a2:	4622      	mov	r2, r4
 80026a4:	462b      	mov	r3, r5
 80026a6:	f04f 0000 	mov.w	r0, #0
 80026aa:	f04f 0100 	mov.w	r1, #0
 80026ae:	0159      	lsls	r1, r3, #5
 80026b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026b4:	0150      	lsls	r0, r2, #5
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	4621      	mov	r1, r4
 80026bc:	1a51      	subs	r1, r2, r1
 80026be:	6139      	str	r1, [r7, #16]
 80026c0:	4629      	mov	r1, r5
 80026c2:	eb63 0301 	sbc.w	r3, r3, r1
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	f04f 0200 	mov.w	r2, #0
 80026cc:	f04f 0300 	mov.w	r3, #0
 80026d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80026d4:	4659      	mov	r1, fp
 80026d6:	018b      	lsls	r3, r1, #6
 80026d8:	4651      	mov	r1, sl
 80026da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026de:	4651      	mov	r1, sl
 80026e0:	018a      	lsls	r2, r1, #6
 80026e2:	4651      	mov	r1, sl
 80026e4:	ebb2 0801 	subs.w	r8, r2, r1
 80026e8:	4659      	mov	r1, fp
 80026ea:	eb63 0901 	sbc.w	r9, r3, r1
 80026ee:	f04f 0200 	mov.w	r2, #0
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002702:	4690      	mov	r8, r2
 8002704:	4699      	mov	r9, r3
 8002706:	4623      	mov	r3, r4
 8002708:	eb18 0303 	adds.w	r3, r8, r3
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	462b      	mov	r3, r5
 8002710:	eb49 0303 	adc.w	r3, r9, r3
 8002714:	60fb      	str	r3, [r7, #12]
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	f04f 0300 	mov.w	r3, #0
 800271e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002722:	4629      	mov	r1, r5
 8002724:	024b      	lsls	r3, r1, #9
 8002726:	4621      	mov	r1, r4
 8002728:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800272c:	4621      	mov	r1, r4
 800272e:	024a      	lsls	r2, r1, #9
 8002730:	4610      	mov	r0, r2
 8002732:	4619      	mov	r1, r3
 8002734:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002736:	2200      	movs	r2, #0
 8002738:	62bb      	str	r3, [r7, #40]	; 0x28
 800273a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800273c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002740:	f7fe f99c 	bl	8000a7c <__aeabi_uldivmod>
 8002744:	4602      	mov	r2, r0
 8002746:	460b      	mov	r3, r1
 8002748:	4613      	mov	r3, r2
 800274a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800274c:	e058      	b.n	8002800 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800274e:	4b38      	ldr	r3, [pc, #224]	; (8002830 <HAL_RCC_GetSysClockFreq+0x200>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	099b      	lsrs	r3, r3, #6
 8002754:	2200      	movs	r2, #0
 8002756:	4618      	mov	r0, r3
 8002758:	4611      	mov	r1, r2
 800275a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800275e:	623b      	str	r3, [r7, #32]
 8002760:	2300      	movs	r3, #0
 8002762:	627b      	str	r3, [r7, #36]	; 0x24
 8002764:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002768:	4642      	mov	r2, r8
 800276a:	464b      	mov	r3, r9
 800276c:	f04f 0000 	mov.w	r0, #0
 8002770:	f04f 0100 	mov.w	r1, #0
 8002774:	0159      	lsls	r1, r3, #5
 8002776:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800277a:	0150      	lsls	r0, r2, #5
 800277c:	4602      	mov	r2, r0
 800277e:	460b      	mov	r3, r1
 8002780:	4641      	mov	r1, r8
 8002782:	ebb2 0a01 	subs.w	sl, r2, r1
 8002786:	4649      	mov	r1, r9
 8002788:	eb63 0b01 	sbc.w	fp, r3, r1
 800278c:	f04f 0200 	mov.w	r2, #0
 8002790:	f04f 0300 	mov.w	r3, #0
 8002794:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002798:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800279c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027a0:	ebb2 040a 	subs.w	r4, r2, sl
 80027a4:	eb63 050b 	sbc.w	r5, r3, fp
 80027a8:	f04f 0200 	mov.w	r2, #0
 80027ac:	f04f 0300 	mov.w	r3, #0
 80027b0:	00eb      	lsls	r3, r5, #3
 80027b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027b6:	00e2      	lsls	r2, r4, #3
 80027b8:	4614      	mov	r4, r2
 80027ba:	461d      	mov	r5, r3
 80027bc:	4643      	mov	r3, r8
 80027be:	18e3      	adds	r3, r4, r3
 80027c0:	603b      	str	r3, [r7, #0]
 80027c2:	464b      	mov	r3, r9
 80027c4:	eb45 0303 	adc.w	r3, r5, r3
 80027c8:	607b      	str	r3, [r7, #4]
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80027d6:	4629      	mov	r1, r5
 80027d8:	028b      	lsls	r3, r1, #10
 80027da:	4621      	mov	r1, r4
 80027dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027e0:	4621      	mov	r1, r4
 80027e2:	028a      	lsls	r2, r1, #10
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80027ea:	2200      	movs	r2, #0
 80027ec:	61bb      	str	r3, [r7, #24]
 80027ee:	61fa      	str	r2, [r7, #28]
 80027f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027f4:	f7fe f942 	bl	8000a7c <__aeabi_uldivmod>
 80027f8:	4602      	mov	r2, r0
 80027fa:	460b      	mov	r3, r1
 80027fc:	4613      	mov	r3, r2
 80027fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002800:	4b0b      	ldr	r3, [pc, #44]	; (8002830 <HAL_RCC_GetSysClockFreq+0x200>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	0c1b      	lsrs	r3, r3, #16
 8002806:	f003 0303 	and.w	r3, r3, #3
 800280a:	3301      	adds	r3, #1
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002810:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002812:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002814:	fbb2 f3f3 	udiv	r3, r2, r3
 8002818:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800281a:	e002      	b.n	8002822 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <HAL_RCC_GetSysClockFreq+0x204>)
 800281e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002820:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002822:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002824:	4618      	mov	r0, r3
 8002826:	3750      	adds	r7, #80	; 0x50
 8002828:	46bd      	mov	sp, r7
 800282a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800282e:	bf00      	nop
 8002830:	40023800 	.word	0x40023800
 8002834:	00f42400 	.word	0x00f42400
 8002838:	007a1200 	.word	0x007a1200

0800283c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002840:	4b03      	ldr	r3, [pc, #12]	; (8002850 <HAL_RCC_GetHCLKFreq+0x14>)
 8002842:	681b      	ldr	r3, [r3, #0]
}
 8002844:	4618      	mov	r0, r3
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	20000000 	.word	0x20000000

08002854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002858:	f7ff fff0 	bl	800283c <HAL_RCC_GetHCLKFreq>
 800285c:	4602      	mov	r2, r0
 800285e:	4b05      	ldr	r3, [pc, #20]	; (8002874 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	0a9b      	lsrs	r3, r3, #10
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	4903      	ldr	r1, [pc, #12]	; (8002878 <HAL_RCC_GetPCLK1Freq+0x24>)
 800286a:	5ccb      	ldrb	r3, [r1, r3]
 800286c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002870:	4618      	mov	r0, r3
 8002872:	bd80      	pop	{r7, pc}
 8002874:	40023800 	.word	0x40023800
 8002878:	08006104 	.word	0x08006104

0800287c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002880:	f7ff ffdc 	bl	800283c <HAL_RCC_GetHCLKFreq>
 8002884:	4602      	mov	r2, r0
 8002886:	4b05      	ldr	r3, [pc, #20]	; (800289c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	0b5b      	lsrs	r3, r3, #13
 800288c:	f003 0307 	and.w	r3, r3, #7
 8002890:	4903      	ldr	r1, [pc, #12]	; (80028a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002892:	5ccb      	ldrb	r3, [r1, r3]
 8002894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002898:	4618      	mov	r0, r3
 800289a:	bd80      	pop	{r7, pc}
 800289c:	40023800 	.word	0x40023800
 80028a0:	08006104 	.word	0x08006104

080028a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e041      	b.n	800293a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d106      	bne.n	80028d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f7fe fd44 	bl	8001358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2202      	movs	r2, #2
 80028d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3304      	adds	r3, #4
 80028e0:	4619      	mov	r1, r3
 80028e2:	4610      	mov	r0, r2
 80028e4:	f000 fc12 	bl	800310c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002942:	b580      	push	{r7, lr}
 8002944:	b082      	sub	sp, #8
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d101      	bne.n	8002954 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
 8002952:	e041      	b.n	80029d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	d106      	bne.n	800296e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 f839 	bl	80029e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2202      	movs	r2, #2
 8002972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	3304      	adds	r3, #4
 800297e:	4619      	mov	r1, r3
 8002980:	4610      	mov	r0, r2
 8002982:	f000 fbc3 	bl	800310c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d109      	bne.n	8002a18 <HAL_TIM_PWM_Start+0x24>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	bf14      	ite	ne
 8002a10:	2301      	movne	r3, #1
 8002a12:	2300      	moveq	r3, #0
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	e022      	b.n	8002a5e <HAL_TIM_PWM_Start+0x6a>
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d109      	bne.n	8002a32 <HAL_TIM_PWM_Start+0x3e>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	bf14      	ite	ne
 8002a2a:	2301      	movne	r3, #1
 8002a2c:	2300      	moveq	r3, #0
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	e015      	b.n	8002a5e <HAL_TIM_PWM_Start+0x6a>
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d109      	bne.n	8002a4c <HAL_TIM_PWM_Start+0x58>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	bf14      	ite	ne
 8002a44:	2301      	movne	r3, #1
 8002a46:	2300      	moveq	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	e008      	b.n	8002a5e <HAL_TIM_PWM_Start+0x6a>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	bf14      	ite	ne
 8002a58:	2301      	movne	r3, #1
 8002a5a:	2300      	moveq	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e07c      	b.n	8002b60 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d104      	bne.n	8002a76 <HAL_TIM_PWM_Start+0x82>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a74:	e013      	b.n	8002a9e <HAL_TIM_PWM_Start+0xaa>
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d104      	bne.n	8002a86 <HAL_TIM_PWM_Start+0x92>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2202      	movs	r2, #2
 8002a80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a84:	e00b      	b.n	8002a9e <HAL_TIM_PWM_Start+0xaa>
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	2b08      	cmp	r3, #8
 8002a8a:	d104      	bne.n	8002a96 <HAL_TIM_PWM_Start+0xa2>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a94:	e003      	b.n	8002a9e <HAL_TIM_PWM_Start+0xaa>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2202      	movs	r2, #2
 8002a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	6839      	ldr	r1, [r7, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f000 fe1a 	bl	80036e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a2d      	ldr	r2, [pc, #180]	; (8002b68 <HAL_TIM_PWM_Start+0x174>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d004      	beq.n	8002ac0 <HAL_TIM_PWM_Start+0xcc>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a2c      	ldr	r2, [pc, #176]	; (8002b6c <HAL_TIM_PWM_Start+0x178>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d101      	bne.n	8002ac4 <HAL_TIM_PWM_Start+0xd0>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e000      	b.n	8002ac6 <HAL_TIM_PWM_Start+0xd2>
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d007      	beq.n	8002ada <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ad8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a22      	ldr	r2, [pc, #136]	; (8002b68 <HAL_TIM_PWM_Start+0x174>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d022      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x136>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002aec:	d01d      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x136>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a1f      	ldr	r2, [pc, #124]	; (8002b70 <HAL_TIM_PWM_Start+0x17c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d018      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x136>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a1d      	ldr	r2, [pc, #116]	; (8002b74 <HAL_TIM_PWM_Start+0x180>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d013      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x136>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a1c      	ldr	r2, [pc, #112]	; (8002b78 <HAL_TIM_PWM_Start+0x184>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d00e      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x136>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a16      	ldr	r2, [pc, #88]	; (8002b6c <HAL_TIM_PWM_Start+0x178>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d009      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x136>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a18      	ldr	r2, [pc, #96]	; (8002b7c <HAL_TIM_PWM_Start+0x188>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d004      	beq.n	8002b2a <HAL_TIM_PWM_Start+0x136>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a16      	ldr	r2, [pc, #88]	; (8002b80 <HAL_TIM_PWM_Start+0x18c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d111      	bne.n	8002b4e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 0307 	and.w	r3, r3, #7
 8002b34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2b06      	cmp	r3, #6
 8002b3a:	d010      	beq.n	8002b5e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f042 0201 	orr.w	r2, r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b4c:	e007      	b.n	8002b5e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f042 0201 	orr.w	r2, r2, #1
 8002b5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40010000 	.word	0x40010000
 8002b6c:	40010400 	.word	0x40010400
 8002b70:	40000400 	.word	0x40000400
 8002b74:	40000800 	.word	0x40000800
 8002b78:	40000c00 	.word	0x40000c00
 8002b7c:	40014000 	.word	0x40014000
 8002b80:	40001800 	.word	0x40001800

08002b84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	691b      	ldr	r3, [r3, #16]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d122      	bne.n	8002be0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d11b      	bne.n	8002be0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f06f 0202 	mvn.w	r2, #2
 8002bb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	699b      	ldr	r3, [r3, #24]
 8002bbe:	f003 0303 	and.w	r3, r3, #3
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d003      	beq.n	8002bce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 fa81 	bl	80030ce <HAL_TIM_IC_CaptureCallback>
 8002bcc:	e005      	b.n	8002bda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 fa73 	bl	80030ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f000 fa84 	bl	80030e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	f003 0304 	and.w	r3, r3, #4
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	d122      	bne.n	8002c34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	f003 0304 	and.w	r3, r3, #4
 8002bf8:	2b04      	cmp	r3, #4
 8002bfa:	d11b      	bne.n	8002c34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f06f 0204 	mvn.w	r2, #4
 8002c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2202      	movs	r2, #2
 8002c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fa57 	bl	80030ce <HAL_TIM_IC_CaptureCallback>
 8002c20:	e005      	b.n	8002c2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	f000 fa49 	bl	80030ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 fa5a 	bl	80030e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b08      	cmp	r3, #8
 8002c40:	d122      	bne.n	8002c88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f003 0308 	and.w	r3, r3, #8
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d11b      	bne.n	8002c88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f06f 0208 	mvn.w	r2, #8
 8002c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	f003 0303 	and.w	r3, r3, #3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f000 fa2d 	bl	80030ce <HAL_TIM_IC_CaptureCallback>
 8002c74:	e005      	b.n	8002c82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 fa1f 	bl	80030ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 fa30 	bl	80030e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	f003 0310 	and.w	r3, r3, #16
 8002c92:	2b10      	cmp	r3, #16
 8002c94:	d122      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f003 0310 	and.w	r3, r3, #16
 8002ca0:	2b10      	cmp	r3, #16
 8002ca2:	d11b      	bne.n	8002cdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f06f 0210 	mvn.w	r2, #16
 8002cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2208      	movs	r2, #8
 8002cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fa03 	bl	80030ce <HAL_TIM_IC_CaptureCallback>
 8002cc8:	e005      	b.n	8002cd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f9f5 	bl	80030ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f000 fa06 	bl	80030e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d10e      	bne.n	8002d08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d107      	bne.n	8002d08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f06f 0201 	mvn.w	r2, #1
 8002d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f9cf 	bl	80030a6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d12:	2b80      	cmp	r3, #128	; 0x80
 8002d14:	d10e      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d20:	2b80      	cmp	r3, #128	; 0x80
 8002d22:	d107      	bne.n	8002d34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fd82 	bl	8003838 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	691b      	ldr	r3, [r3, #16]
 8002d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3e:	2b40      	cmp	r3, #64	; 0x40
 8002d40:	d10e      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d4c:	2b40      	cmp	r3, #64	; 0x40
 8002d4e:	d107      	bne.n	8002d60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f9cb 	bl	80030f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f003 0320 	and.w	r3, r3, #32
 8002d6a:	2b20      	cmp	r3, #32
 8002d6c:	d10e      	bne.n	8002d8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68db      	ldr	r3, [r3, #12]
 8002d74:	f003 0320 	and.w	r3, r3, #32
 8002d78:	2b20      	cmp	r3, #32
 8002d7a:	d107      	bne.n	8002d8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f06f 0220 	mvn.w	r2, #32
 8002d84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 fd4c 	bl	8003824 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da0:	2300      	movs	r3, #0
 8002da2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d101      	bne.n	8002db2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002dae:	2302      	movs	r3, #2
 8002db0:	e0ae      	b.n	8002f10 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2b0c      	cmp	r3, #12
 8002dbe:	f200 809f 	bhi.w	8002f00 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002dc2:	a201      	add	r2, pc, #4	; (adr r2, 8002dc8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc8:	08002dfd 	.word	0x08002dfd
 8002dcc:	08002f01 	.word	0x08002f01
 8002dd0:	08002f01 	.word	0x08002f01
 8002dd4:	08002f01 	.word	0x08002f01
 8002dd8:	08002e3d 	.word	0x08002e3d
 8002ddc:	08002f01 	.word	0x08002f01
 8002de0:	08002f01 	.word	0x08002f01
 8002de4:	08002f01 	.word	0x08002f01
 8002de8:	08002e7f 	.word	0x08002e7f
 8002dec:	08002f01 	.word	0x08002f01
 8002df0:	08002f01 	.word	0x08002f01
 8002df4:	08002f01 	.word	0x08002f01
 8002df8:	08002ebf 	.word	0x08002ebf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68b9      	ldr	r1, [r7, #8]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f000 fa22 	bl	800324c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	699a      	ldr	r2, [r3, #24]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0208 	orr.w	r2, r2, #8
 8002e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	699a      	ldr	r2, [r3, #24]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0204 	bic.w	r2, r2, #4
 8002e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6999      	ldr	r1, [r3, #24]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	691a      	ldr	r2, [r3, #16]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	619a      	str	r2, [r3, #24]
      break;
 8002e3a:	e064      	b.n	8002f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68b9      	ldr	r1, [r7, #8]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f000 fa72 	bl	800332c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	699a      	ldr	r2, [r3, #24]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	699a      	ldr	r2, [r3, #24]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6999      	ldr	r1, [r3, #24]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	021a      	lsls	r2, r3, #8
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	619a      	str	r2, [r3, #24]
      break;
 8002e7c:	e043      	b.n	8002f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f000 fac7 	bl	8003418 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	69da      	ldr	r2, [r3, #28]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f042 0208 	orr.w	r2, r2, #8
 8002e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	69da      	ldr	r2, [r3, #28]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0204 	bic.w	r2, r2, #4
 8002ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	69d9      	ldr	r1, [r3, #28]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	691a      	ldr	r2, [r3, #16]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	61da      	str	r2, [r3, #28]
      break;
 8002ebc:	e023      	b.n	8002f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68b9      	ldr	r1, [r7, #8]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fb1b 	bl	8003500 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	69da      	ldr	r2, [r3, #28]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69da      	ldr	r2, [r3, #28]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	69d9      	ldr	r1, [r3, #28]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	021a      	lsls	r2, r3, #8
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	61da      	str	r2, [r3, #28]
      break;
 8002efe:	e002      	b.n	8002f06 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	75fb      	strb	r3, [r7, #23]
      break;
 8002f04:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b084      	sub	sp, #16
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d101      	bne.n	8002f34 <HAL_TIM_ConfigClockSource+0x1c>
 8002f30:	2302      	movs	r3, #2
 8002f32:	e0b4      	b.n	800309e <HAL_TIM_ConfigClockSource+0x186>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2202      	movs	r2, #2
 8002f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002f52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f6c:	d03e      	beq.n	8002fec <HAL_TIM_ConfigClockSource+0xd4>
 8002f6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f72:	f200 8087 	bhi.w	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f7a:	f000 8086 	beq.w	800308a <HAL_TIM_ConfigClockSource+0x172>
 8002f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f82:	d87f      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002f84:	2b70      	cmp	r3, #112	; 0x70
 8002f86:	d01a      	beq.n	8002fbe <HAL_TIM_ConfigClockSource+0xa6>
 8002f88:	2b70      	cmp	r3, #112	; 0x70
 8002f8a:	d87b      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002f8c:	2b60      	cmp	r3, #96	; 0x60
 8002f8e:	d050      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0x11a>
 8002f90:	2b60      	cmp	r3, #96	; 0x60
 8002f92:	d877      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002f94:	2b50      	cmp	r3, #80	; 0x50
 8002f96:	d03c      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0xfa>
 8002f98:	2b50      	cmp	r3, #80	; 0x50
 8002f9a:	d873      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002f9c:	2b40      	cmp	r3, #64	; 0x40
 8002f9e:	d058      	beq.n	8003052 <HAL_TIM_ConfigClockSource+0x13a>
 8002fa0:	2b40      	cmp	r3, #64	; 0x40
 8002fa2:	d86f      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002fa4:	2b30      	cmp	r3, #48	; 0x30
 8002fa6:	d064      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x15a>
 8002fa8:	2b30      	cmp	r3, #48	; 0x30
 8002faa:	d86b      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002fac:	2b20      	cmp	r3, #32
 8002fae:	d060      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x15a>
 8002fb0:	2b20      	cmp	r3, #32
 8002fb2:	d867      	bhi.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d05c      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x15a>
 8002fb8:	2b10      	cmp	r3, #16
 8002fba:	d05a      	beq.n	8003072 <HAL_TIM_ConfigClockSource+0x15a>
 8002fbc:	e062      	b.n	8003084 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6818      	ldr	r0, [r3, #0]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	6899      	ldr	r1, [r3, #8]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f000 fb67 	bl	80036a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002fe0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	609a      	str	r2, [r3, #8]
      break;
 8002fea:	e04f      	b.n	800308c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6818      	ldr	r0, [r3, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	6899      	ldr	r1, [r3, #8]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	f000 fb50 	bl	80036a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800300e:	609a      	str	r2, [r3, #8]
      break;
 8003010:	e03c      	b.n	800308c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	6859      	ldr	r1, [r3, #4]
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	461a      	mov	r2, r3
 8003020:	f000 fac4 	bl	80035ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2150      	movs	r1, #80	; 0x50
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fb1d 	bl	800366a <TIM_ITRx_SetConfig>
      break;
 8003030:	e02c      	b.n	800308c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6818      	ldr	r0, [r3, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	6859      	ldr	r1, [r3, #4]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	461a      	mov	r2, r3
 8003040:	f000 fae3 	bl	800360a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2160      	movs	r1, #96	; 0x60
 800304a:	4618      	mov	r0, r3
 800304c:	f000 fb0d 	bl	800366a <TIM_ITRx_SetConfig>
      break;
 8003050:	e01c      	b.n	800308c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	6859      	ldr	r1, [r3, #4]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	461a      	mov	r2, r3
 8003060:	f000 faa4 	bl	80035ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2140      	movs	r1, #64	; 0x40
 800306a:	4618      	mov	r0, r3
 800306c:	f000 fafd 	bl	800366a <TIM_ITRx_SetConfig>
      break;
 8003070:	e00c      	b.n	800308c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4619      	mov	r1, r3
 800307c:	4610      	mov	r0, r2
 800307e:	f000 faf4 	bl	800366a <TIM_ITRx_SetConfig>
      break;
 8003082:	e003      	b.n	800308c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	73fb      	strb	r3, [r7, #15]
      break;
 8003088:	e000      	b.n	800308c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800308a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800309c:	7bfb      	ldrb	r3, [r7, #15]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030d6:	bf00      	nop
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030e2:	b480      	push	{r7}
 80030e4:	b083      	sub	sp, #12
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030fe:	bf00      	nop
 8003100:	370c      	adds	r7, #12
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
	...

0800310c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800310c:	b480      	push	{r7}
 800310e:	b085      	sub	sp, #20
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a40      	ldr	r2, [pc, #256]	; (8003220 <TIM_Base_SetConfig+0x114>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d013      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312a:	d00f      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a3d      	ldr	r2, [pc, #244]	; (8003224 <TIM_Base_SetConfig+0x118>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d00b      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a3c      	ldr	r2, [pc, #240]	; (8003228 <TIM_Base_SetConfig+0x11c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d007      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a3b      	ldr	r2, [pc, #236]	; (800322c <TIM_Base_SetConfig+0x120>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d003      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a3a      	ldr	r2, [pc, #232]	; (8003230 <TIM_Base_SetConfig+0x124>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d108      	bne.n	800315e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003152:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4313      	orrs	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a2f      	ldr	r2, [pc, #188]	; (8003220 <TIM_Base_SetConfig+0x114>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d02b      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800316c:	d027      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a2c      	ldr	r2, [pc, #176]	; (8003224 <TIM_Base_SetConfig+0x118>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d023      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a2b      	ldr	r2, [pc, #172]	; (8003228 <TIM_Base_SetConfig+0x11c>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d01f      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a2a      	ldr	r2, [pc, #168]	; (800322c <TIM_Base_SetConfig+0x120>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d01b      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a29      	ldr	r2, [pc, #164]	; (8003230 <TIM_Base_SetConfig+0x124>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d017      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a28      	ldr	r2, [pc, #160]	; (8003234 <TIM_Base_SetConfig+0x128>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a27      	ldr	r2, [pc, #156]	; (8003238 <TIM_Base_SetConfig+0x12c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00f      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a26      	ldr	r2, [pc, #152]	; (800323c <TIM_Base_SetConfig+0x130>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00b      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a25      	ldr	r2, [pc, #148]	; (8003240 <TIM_Base_SetConfig+0x134>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d007      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a24      	ldr	r2, [pc, #144]	; (8003244 <TIM_Base_SetConfig+0x138>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d003      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a23      	ldr	r2, [pc, #140]	; (8003248 <TIM_Base_SetConfig+0x13c>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d108      	bne.n	80031d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	4313      	orrs	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68fa      	ldr	r2, [r7, #12]
 80031e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a0a      	ldr	r2, [pc, #40]	; (8003220 <TIM_Base_SetConfig+0x114>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_Base_SetConfig+0xf8>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a0c      	ldr	r2, [pc, #48]	; (8003230 <TIM_Base_SetConfig+0x124>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d103      	bne.n	800320c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	615a      	str	r2, [r3, #20]
}
 8003212:	bf00      	nop
 8003214:	3714      	adds	r7, #20
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	40010000 	.word	0x40010000
 8003224:	40000400 	.word	0x40000400
 8003228:	40000800 	.word	0x40000800
 800322c:	40000c00 	.word	0x40000c00
 8003230:	40010400 	.word	0x40010400
 8003234:	40014000 	.word	0x40014000
 8003238:	40014400 	.word	0x40014400
 800323c:	40014800 	.word	0x40014800
 8003240:	40001800 	.word	0x40001800
 8003244:	40001c00 	.word	0x40001c00
 8003248:	40002000 	.word	0x40002000

0800324c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	f023 0201 	bic.w	r2, r3, #1
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800327a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f023 0303 	bic.w	r3, r3, #3
 8003282:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	4313      	orrs	r3, r2
 800328c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	f023 0302 	bic.w	r3, r3, #2
 8003294:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	4313      	orrs	r3, r2
 800329e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a20      	ldr	r2, [pc, #128]	; (8003324 <TIM_OC1_SetConfig+0xd8>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d003      	beq.n	80032b0 <TIM_OC1_SetConfig+0x64>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a1f      	ldr	r2, [pc, #124]	; (8003328 <TIM_OC1_SetConfig+0xdc>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d10c      	bne.n	80032ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	f023 0308 	bic.w	r3, r3, #8
 80032b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	4313      	orrs	r3, r2
 80032c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	f023 0304 	bic.w	r3, r3, #4
 80032c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a15      	ldr	r2, [pc, #84]	; (8003324 <TIM_OC1_SetConfig+0xd8>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d003      	beq.n	80032da <TIM_OC1_SetConfig+0x8e>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a14      	ldr	r2, [pc, #80]	; (8003328 <TIM_OC1_SetConfig+0xdc>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d111      	bne.n	80032fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	621a      	str	r2, [r3, #32]
}
 8003318:	bf00      	nop
 800331a:	371c      	adds	r7, #28
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	40010000 	.word	0x40010000
 8003328:	40010400 	.word	0x40010400

0800332c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1b      	ldr	r3, [r3, #32]
 800333a:	f023 0210 	bic.w	r2, r3, #16
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800335a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003362:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	021b      	lsls	r3, r3, #8
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	4313      	orrs	r3, r2
 800336e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f023 0320 	bic.w	r3, r3, #32
 8003376:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	4313      	orrs	r3, r2
 8003382:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a22      	ldr	r2, [pc, #136]	; (8003410 <TIM_OC2_SetConfig+0xe4>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d003      	beq.n	8003394 <TIM_OC2_SetConfig+0x68>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a21      	ldr	r2, [pc, #132]	; (8003414 <TIM_OC2_SetConfig+0xe8>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d10d      	bne.n	80033b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800339a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	011b      	lsls	r3, r3, #4
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a17      	ldr	r2, [pc, #92]	; (8003410 <TIM_OC2_SetConfig+0xe4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d003      	beq.n	80033c0 <TIM_OC2_SetConfig+0x94>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a16      	ldr	r2, [pc, #88]	; (8003414 <TIM_OC2_SetConfig+0xe8>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d113      	bne.n	80033e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80033ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4313      	orrs	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	693a      	ldr	r2, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	693a      	ldr	r2, [r7, #16]
 80033ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	697a      	ldr	r2, [r7, #20]
 8003400:	621a      	str	r2, [r3, #32]
}
 8003402:	bf00      	nop
 8003404:	371c      	adds	r7, #28
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	40010000 	.word	0x40010000
 8003414:	40010400 	.word	0x40010400

08003418 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a1b      	ldr	r3, [r3, #32]
 8003426:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f023 0303 	bic.w	r3, r3, #3
 800344e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	4313      	orrs	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003460:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	021b      	lsls	r3, r3, #8
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	4313      	orrs	r3, r2
 800346c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a21      	ldr	r2, [pc, #132]	; (80034f8 <TIM_OC3_SetConfig+0xe0>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d003      	beq.n	800347e <TIM_OC3_SetConfig+0x66>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a20      	ldr	r2, [pc, #128]	; (80034fc <TIM_OC3_SetConfig+0xe4>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d10d      	bne.n	800349a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003484:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	021b      	lsls	r3, r3, #8
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003498:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a16      	ldr	r2, [pc, #88]	; (80034f8 <TIM_OC3_SetConfig+0xe0>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d003      	beq.n	80034aa <TIM_OC3_SetConfig+0x92>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a15      	ldr	r2, [pc, #84]	; (80034fc <TIM_OC3_SetConfig+0xe4>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d113      	bne.n	80034d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80034b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	011b      	lsls	r3, r3, #4
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	621a      	str	r2, [r3, #32]
}
 80034ec:	bf00      	nop
 80034ee:	371c      	adds	r7, #28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40010000 	.word	0x40010000
 80034fc:	40010400 	.word	0x40010400

08003500 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6a1b      	ldr	r3, [r3, #32]
 800350e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800352e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	021b      	lsls	r3, r3, #8
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	4313      	orrs	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800354a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	031b      	lsls	r3, r3, #12
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	4a12      	ldr	r2, [pc, #72]	; (80035a4 <TIM_OC4_SetConfig+0xa4>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d003      	beq.n	8003568 <TIM_OC4_SetConfig+0x68>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	4a11      	ldr	r2, [pc, #68]	; (80035a8 <TIM_OC4_SetConfig+0xa8>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d109      	bne.n	800357c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800356e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	019b      	lsls	r3, r3, #6
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	4313      	orrs	r3, r2
 800357a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	621a      	str	r2, [r3, #32]
}
 8003596:	bf00      	nop
 8003598:	371c      	adds	r7, #28
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop
 80035a4:	40010000 	.word	0x40010000
 80035a8:	40010400 	.word	0x40010400

080035ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b087      	sub	sp, #28
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	f023 0201 	bic.w	r2, r3, #1
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	4313      	orrs	r3, r2
 80035e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f023 030a 	bic.w	r3, r3, #10
 80035e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	621a      	str	r2, [r3, #32]
}
 80035fe:	bf00      	nop
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr

0800360a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800360a:	b480      	push	{r7}
 800360c:	b087      	sub	sp, #28
 800360e:	af00      	add	r7, sp, #0
 8003610:	60f8      	str	r0, [r7, #12]
 8003612:	60b9      	str	r1, [r7, #8]
 8003614:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	f023 0210 	bic.w	r2, r3, #16
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	699b      	ldr	r3, [r3, #24]
 8003626:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003634:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	031b      	lsls	r3, r3, #12
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	4313      	orrs	r3, r2
 800363e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003646:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	011b      	lsls	r3, r3, #4
 800364c:	693a      	ldr	r2, [r7, #16]
 800364e:	4313      	orrs	r3, r2
 8003650:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	621a      	str	r2, [r3, #32]
}
 800365e:	bf00      	nop
 8003660:	371c      	adds	r7, #28
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr

0800366a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800366a:	b480      	push	{r7}
 800366c:	b085      	sub	sp, #20
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
 8003672:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003680:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003682:	683a      	ldr	r2, [r7, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	4313      	orrs	r3, r2
 8003688:	f043 0307 	orr.w	r3, r3, #7
 800368c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68fa      	ldr	r2, [r7, #12]
 8003692:	609a      	str	r2, [r3, #8]
}
 8003694:	bf00      	nop
 8003696:	3714      	adds	r7, #20
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b087      	sub	sp, #28
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	607a      	str	r2, [r7, #4]
 80036ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80036ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	021a      	lsls	r2, r3, #8
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	4313      	orrs	r3, r2
 80036cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	697a      	ldr	r2, [r7, #20]
 80036d2:	609a      	str	r2, [r3, #8]
}
 80036d4:	bf00      	nop
 80036d6:	371c      	adds	r7, #28
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b087      	sub	sp, #28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f003 031f 	and.w	r3, r3, #31
 80036f2:	2201      	movs	r2, #1
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a1a      	ldr	r2, [r3, #32]
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	43db      	mvns	r3, r3
 8003702:	401a      	ands	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6a1a      	ldr	r2, [r3, #32]
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	f003 031f 	and.w	r3, r3, #31
 8003712:	6879      	ldr	r1, [r7, #4]
 8003714:	fa01 f303 	lsl.w	r3, r1, r3
 8003718:	431a      	orrs	r2, r3
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	621a      	str	r2, [r3, #32]
}
 800371e:	bf00      	nop
 8003720:	371c      	adds	r7, #28
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
	...

0800372c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800373c:	2b01      	cmp	r3, #1
 800373e:	d101      	bne.n	8003744 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003740:	2302      	movs	r3, #2
 8003742:	e05a      	b.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2202      	movs	r2, #2
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800376a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68fa      	ldr	r2, [r7, #12]
 8003772:	4313      	orrs	r3, r2
 8003774:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a21      	ldr	r2, [pc, #132]	; (8003808 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d022      	beq.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003790:	d01d      	beq.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a1d      	ldr	r2, [pc, #116]	; (800380c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d018      	beq.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a1b      	ldr	r2, [pc, #108]	; (8003810 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d013      	beq.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a1a      	ldr	r2, [pc, #104]	; (8003814 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d00e      	beq.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a18      	ldr	r2, [pc, #96]	; (8003818 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d009      	beq.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a17      	ldr	r2, [pc, #92]	; (800381c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d004      	beq.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a15      	ldr	r2, [pc, #84]	; (8003820 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d10c      	bne.n	80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	4313      	orrs	r3, r2
 80037de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40010000 	.word	0x40010000
 800380c:	40000400 	.word	0x40000400
 8003810:	40000800 	.word	0x40000800
 8003814:	40000c00 	.word	0x40000c00
 8003818:	40010400 	.word	0x40010400
 800381c:	40014000 	.word	0x40014000
 8003820:	40001800 	.word	0x40001800

08003824 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384a:	4770      	bx	lr

0800384c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e03f      	b.n	80038de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003864:	b2db      	uxtb	r3, r3
 8003866:	2b00      	cmp	r3, #0
 8003868:	d106      	bne.n	8003878 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7fd fdf0 	bl	8001458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2224      	movs	r2, #36	; 0x24
 800387c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800388e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f000 fe1d 	bl	80044d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695a      	ldr	r2, [r3, #20]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b08a      	sub	sp, #40	; 0x28
 80038ea:	af02      	add	r7, sp, #8
 80038ec:	60f8      	str	r0, [r7, #12]
 80038ee:	60b9      	str	r1, [r7, #8]
 80038f0:	603b      	str	r3, [r7, #0]
 80038f2:	4613      	mov	r3, r2
 80038f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b20      	cmp	r3, #32
 8003904:	d17c      	bne.n	8003a00 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <HAL_UART_Transmit+0x2c>
 800390c:	88fb      	ldrh	r3, [r7, #6]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e075      	b.n	8003a02 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800391c:	2b01      	cmp	r3, #1
 800391e:	d101      	bne.n	8003924 <HAL_UART_Transmit+0x3e>
 8003920:	2302      	movs	r3, #2
 8003922:	e06e      	b.n	8003a02 <HAL_UART_Transmit+0x11c>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2201      	movs	r2, #1
 8003928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2221      	movs	r2, #33	; 0x21
 8003936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800393a:	f7fd ffab 	bl	8001894 <HAL_GetTick>
 800393e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	88fa      	ldrh	r2, [r7, #6]
 8003944:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	88fa      	ldrh	r2, [r7, #6]
 800394a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003954:	d108      	bne.n	8003968 <HAL_UART_Transmit+0x82>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d104      	bne.n	8003968 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800395e:	2300      	movs	r3, #0
 8003960:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	61bb      	str	r3, [r7, #24]
 8003966:	e003      	b.n	8003970 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800396c:	2300      	movs	r3, #0
 800396e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003978:	e02a      	b.n	80039d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	9300      	str	r3, [sp, #0]
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2200      	movs	r2, #0
 8003982:	2180      	movs	r1, #128	; 0x80
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 fb9b 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d001      	beq.n	8003994 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003990:	2303      	movs	r3, #3
 8003992:	e036      	b.n	8003a02 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d10b      	bne.n	80039b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	881b      	ldrh	r3, [r3, #0]
 800399e:	461a      	mov	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	3302      	adds	r3, #2
 80039ae:	61bb      	str	r3, [r7, #24]
 80039b0:	e007      	b.n	80039c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	781a      	ldrb	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	3301      	adds	r3, #1
 80039c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	3b01      	subs	r3, #1
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039d4:	b29b      	uxth	r3, r3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1cf      	bne.n	800397a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	2200      	movs	r2, #0
 80039e2:	2140      	movs	r1, #64	; 0x40
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 fb6b 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e006      	b.n	8003a02 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	e000      	b.n	8003a02 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003a00:	2302      	movs	r3, #2
  }
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3720      	adds	r7, #32
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b08a      	sub	sp, #40	; 0x28
 8003a0e:	af02      	add	r7, sp, #8
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	60b9      	str	r1, [r7, #8]
 8003a14:	603b      	str	r3, [r7, #0]
 8003a16:	4613      	mov	r3, r2
 8003a18:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b20      	cmp	r3, #32
 8003a28:	f040 808c 	bne.w	8003b44 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d002      	beq.n	8003a38 <HAL_UART_Receive+0x2e>
 8003a32:	88fb      	ldrh	r3, [r7, #6]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e084      	b.n	8003b46 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d101      	bne.n	8003a4a <HAL_UART_Receive+0x40>
 8003a46:	2302      	movs	r3, #2
 8003a48:	e07d      	b.n	8003b46 <HAL_UART_Receive+0x13c>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2222      	movs	r2, #34	; 0x22
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a66:	f7fd ff15 	bl	8001894 <HAL_GetTick>
 8003a6a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	88fa      	ldrh	r2, [r7, #6]
 8003a70:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	88fa      	ldrh	r2, [r7, #6]
 8003a76:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a80:	d108      	bne.n	8003a94 <HAL_UART_Receive+0x8a>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d104      	bne.n	8003a94 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	61bb      	str	r3, [r7, #24]
 8003a92:	e003      	b.n	8003a9c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003aa4:	e043      	b.n	8003b2e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2200      	movs	r2, #0
 8003aae:	2120      	movs	r1, #32
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f000 fb05 	bl	80040c0 <UART_WaitOnFlagUntilTimeout>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d001      	beq.n	8003ac0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e042      	b.n	8003b46 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d10c      	bne.n	8003ae0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad2:	b29a      	uxth	r2, r3
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	3302      	adds	r3, #2
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	e01f      	b.n	8003b20 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ae8:	d007      	beq.n	8003afa <HAL_UART_Receive+0xf0>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10a      	bne.n	8003b08 <HAL_UART_Receive+0xfe>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d106      	bne.n	8003b08 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	701a      	strb	r2, [r3, #0]
 8003b06:	e008      	b.n	8003b1a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1b6      	bne.n	8003aa6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003b40:	2300      	movs	r3, #0
 8003b42:	e000      	b.n	8003b46 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003b44:	2302      	movs	r3, #2
  }
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
	...

08003b50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b0ba      	sub	sp, #232	; 0xe8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003b8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d10f      	bne.n	8003bb6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b9a:	f003 0320 	and.w	r3, r3, #32
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d009      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x66>
 8003ba2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ba6:	f003 0320 	and.w	r3, r3, #32
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 fbd3 	bl	800435a <UART_Receive_IT>
      return;
 8003bb4:	e256      	b.n	8004064 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003bb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	f000 80de 	beq.w	8003d7c <HAL_UART_IRQHandler+0x22c>
 8003bc0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003bc4:	f003 0301 	and.w	r3, r3, #1
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d106      	bne.n	8003bda <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bd0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 80d1 	beq.w	8003d7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00b      	beq.n	8003bfe <HAL_UART_IRQHandler+0xae>
 8003be6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d005      	beq.n	8003bfe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	f043 0201 	orr.w	r2, r3, #1
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00b      	beq.n	8003c22 <HAL_UART_IRQHandler+0xd2>
 8003c0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d005      	beq.n	8003c22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f043 0202 	orr.w	r2, r3, #2
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00b      	beq.n	8003c46 <HAL_UART_IRQHandler+0xf6>
 8003c2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	f043 0204 	orr.w	r2, r3, #4
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d011      	beq.n	8003c76 <HAL_UART_IRQHandler+0x126>
 8003c52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c56:	f003 0320 	and.w	r3, r3, #32
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d105      	bne.n	8003c6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d005      	beq.n	8003c76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c6e:	f043 0208 	orr.w	r2, r3, #8
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 81ed 	beq.w	800405a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c84:	f003 0320 	and.w	r3, r3, #32
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d008      	beq.n	8003c9e <HAL_UART_IRQHandler+0x14e>
 8003c8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c90:	f003 0320 	and.w	r3, r3, #32
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d002      	beq.n	8003c9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 fb5e 	bl	800435a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca8:	2b40      	cmp	r3, #64	; 0x40
 8003caa:	bf0c      	ite	eq
 8003cac:	2301      	moveq	r3, #1
 8003cae:	2300      	movne	r3, #0
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cba:	f003 0308 	and.w	r3, r3, #8
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d103      	bne.n	8003cca <HAL_UART_IRQHandler+0x17a>
 8003cc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d04f      	beq.n	8003d6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003cca:	6878      	ldr	r0, [r7, #4]
 8003ccc:	f000 fa66 	bl	800419c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cda:	2b40      	cmp	r3, #64	; 0x40
 8003cdc:	d141      	bne.n	8003d62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	3314      	adds	r3, #20
 8003ce4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003cec:	e853 3f00 	ldrex	r3, [r3]
 8003cf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003cf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003cf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	3314      	adds	r3, #20
 8003d06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003d0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003d0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003d16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003d1a:	e841 2300 	strex	r3, r2, [r1]
 8003d1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003d22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1d9      	bne.n	8003cde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d013      	beq.n	8003d5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d36:	4a7d      	ldr	r2, [pc, #500]	; (8003f2c <HAL_UART_IRQHandler+0x3dc>)
 8003d38:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7fd ff59 	bl	8001bf6 <HAL_DMA_Abort_IT>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d016      	beq.n	8003d78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d54:	4610      	mov	r0, r2
 8003d56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d58:	e00e      	b.n	8003d78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f99a 	bl	8004094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d60:	e00a      	b.n	8003d78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f000 f996 	bl	8004094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d68:	e006      	b.n	8003d78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f992 	bl	8004094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003d76:	e170      	b.n	800405a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d78:	bf00      	nop
    return;
 8003d7a:	e16e      	b.n	800405a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	f040 814a 	bne.w	800401a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d8a:	f003 0310 	and.w	r3, r3, #16
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 8143 	beq.w	800401a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003d94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f000 813c 	beq.w	800401a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003da2:	2300      	movs	r3, #0
 8003da4:	60bb      	str	r3, [r7, #8]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	60bb      	str	r3, [r7, #8]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	60bb      	str	r3, [r7, #8]
 8003db6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dc2:	2b40      	cmp	r3, #64	; 0x40
 8003dc4:	f040 80b4 	bne.w	8003f30 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003dd4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 8140 	beq.w	800405e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003de2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003de6:	429a      	cmp	r2, r3
 8003de8:	f080 8139 	bcs.w	800405e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003df2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df8:	69db      	ldr	r3, [r3, #28]
 8003dfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dfe:	f000 8088 	beq.w	8003f12 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	330c      	adds	r3, #12
 8003e08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e10:	e853 3f00 	ldrex	r3, [r3]
 8003e14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003e18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e20:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	330c      	adds	r3, #12
 8003e2a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003e2e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e36:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003e3a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003e3e:	e841 2300 	strex	r3, r2, [r1]
 8003e42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003e46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d1d9      	bne.n	8003e02 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	3314      	adds	r3, #20
 8003e54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e58:	e853 3f00 	ldrex	r3, [r3]
 8003e5c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003e5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	3314      	adds	r3, #20
 8003e6e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e72:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003e76:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e78:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003e7a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003e7e:	e841 2300 	strex	r3, r2, [r1]
 8003e82:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003e84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1e1      	bne.n	8003e4e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3314      	adds	r3, #20
 8003e90:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e94:	e853 3f00 	ldrex	r3, [r3]
 8003e98:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003e9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ea0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	3314      	adds	r3, #20
 8003eaa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003eae:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003eb0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003eb4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003eb6:	e841 2300 	strex	r3, r2, [r1]
 8003eba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003ebc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1e3      	bne.n	8003e8a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	330c      	adds	r3, #12
 8003ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003eda:	e853 3f00 	ldrex	r3, [r3]
 8003ede:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003ee0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ee2:	f023 0310 	bic.w	r3, r3, #16
 8003ee6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	330c      	adds	r3, #12
 8003ef0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003ef4:	65ba      	str	r2, [r7, #88]	; 0x58
 8003ef6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003efa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003efc:	e841 2300 	strex	r3, r2, [r1]
 8003f00:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003f02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1e3      	bne.n	8003ed0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7fd fe02 	bl	8001b16 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	4619      	mov	r1, r3
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f8c0 	bl	80040a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f28:	e099      	b.n	800405e <HAL_UART_IRQHandler+0x50e>
 8003f2a:	bf00      	nop
 8003f2c:	08004263 	.word	0x08004263
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 808b 	beq.w	8004062 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003f4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	f000 8086 	beq.w	8004062 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	330c      	adds	r3, #12
 8003f5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f60:	e853 3f00 	ldrex	r3, [r3]
 8003f64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	330c      	adds	r3, #12
 8003f76:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003f7a:	647a      	str	r2, [r7, #68]	; 0x44
 8003f7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f82:	e841 2300 	strex	r3, r2, [r1]
 8003f86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1e3      	bne.n	8003f56 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	3314      	adds	r3, #20
 8003f94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f98:	e853 3f00 	ldrex	r3, [r3]
 8003f9c:	623b      	str	r3, [r7, #32]
   return(result);
 8003f9e:	6a3b      	ldr	r3, [r7, #32]
 8003fa0:	f023 0301 	bic.w	r3, r3, #1
 8003fa4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	3314      	adds	r3, #20
 8003fae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003fb2:	633a      	str	r2, [r7, #48]	; 0x30
 8003fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fba:	e841 2300 	strex	r3, r2, [r1]
 8003fbe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1e3      	bne.n	8003f8e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2220      	movs	r2, #32
 8003fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	330c      	adds	r3, #12
 8003fda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	e853 3f00 	ldrex	r3, [r3]
 8003fe2:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f023 0310 	bic.w	r3, r3, #16
 8003fea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	330c      	adds	r3, #12
 8003ff4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003ff8:	61fa      	str	r2, [r7, #28]
 8003ffa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ffc:	69b9      	ldr	r1, [r7, #24]
 8003ffe:	69fa      	ldr	r2, [r7, #28]
 8004000:	e841 2300 	strex	r3, r2, [r1]
 8004004:	617b      	str	r3, [r7, #20]
   return(result);
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1e3      	bne.n	8003fd4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800400c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004010:	4619      	mov	r1, r3
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f848 	bl	80040a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004018:	e023      	b.n	8004062 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800401a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800401e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004022:	2b00      	cmp	r3, #0
 8004024:	d009      	beq.n	800403a <HAL_UART_IRQHandler+0x4ea>
 8004026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800402a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f929 	bl	800428a <UART_Transmit_IT>
    return;
 8004038:	e014      	b.n	8004064 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800403a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800403e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00e      	beq.n	8004064 <HAL_UART_IRQHandler+0x514>
 8004046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800404a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800404e:	2b00      	cmp	r3, #0
 8004050:	d008      	beq.n	8004064 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f969 	bl	800432a <UART_EndTransmit_IT>
    return;
 8004058:	e004      	b.n	8004064 <HAL_UART_IRQHandler+0x514>
    return;
 800405a:	bf00      	nop
 800405c:	e002      	b.n	8004064 <HAL_UART_IRQHandler+0x514>
      return;
 800405e:	bf00      	nop
 8004060:	e000      	b.n	8004064 <HAL_UART_IRQHandler+0x514>
      return;
 8004062:	bf00      	nop
  }
}
 8004064:	37e8      	adds	r7, #232	; 0xe8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop

0800406c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004094:	b480      	push	{r7}
 8004096:	b083      	sub	sp, #12
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800409c:	bf00      	nop
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	460b      	mov	r3, r1
 80040b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b090      	sub	sp, #64	; 0x40
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040d0:	e050      	b.n	8004174 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040d8:	d04c      	beq.n	8004174 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80040da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d007      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80040e0:	f7fd fbd8 	bl	8001894 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d241      	bcs.n	8004174 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	330c      	adds	r3, #12
 80040f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040fa:	e853 3f00 	ldrex	r3, [r3]
 80040fe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004102:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004106:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	330c      	adds	r3, #12
 800410e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004110:	637a      	str	r2, [r7, #52]	; 0x34
 8004112:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004116:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004118:	e841 2300 	strex	r3, r2, [r1]
 800411c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800411e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1e5      	bne.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	3314      	adds	r3, #20
 800412a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	e853 3f00 	ldrex	r3, [r3]
 8004132:	613b      	str	r3, [r7, #16]
   return(result);
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	f023 0301 	bic.w	r3, r3, #1
 800413a:	63bb      	str	r3, [r7, #56]	; 0x38
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	3314      	adds	r3, #20
 8004142:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004144:	623a      	str	r2, [r7, #32]
 8004146:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004148:	69f9      	ldr	r1, [r7, #28]
 800414a:	6a3a      	ldr	r2, [r7, #32]
 800414c:	e841 2300 	strex	r3, r2, [r1]
 8004150:	61bb      	str	r3, [r7, #24]
   return(result);
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1e5      	bne.n	8004124 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2220      	movs	r2, #32
 800415c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e00f      	b.n	8004194 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	4013      	ands	r3, r2
 800417e:	68ba      	ldr	r2, [r7, #8]
 8004180:	429a      	cmp	r2, r3
 8004182:	bf0c      	ite	eq
 8004184:	2301      	moveq	r3, #1
 8004186:	2300      	movne	r3, #0
 8004188:	b2db      	uxtb	r3, r3
 800418a:	461a      	mov	r2, r3
 800418c:	79fb      	ldrb	r3, [r7, #7]
 800418e:	429a      	cmp	r2, r3
 8004190:	d09f      	beq.n	80040d2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004192:	2300      	movs	r3, #0
}
 8004194:	4618      	mov	r0, r3
 8004196:	3740      	adds	r7, #64	; 0x40
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800419c:	b480      	push	{r7}
 800419e:	b095      	sub	sp, #84	; 0x54
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	330c      	adds	r3, #12
 80041aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041ae:	e853 3f00 	ldrex	r3, [r3]
 80041b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80041b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	330c      	adds	r3, #12
 80041c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041c4:	643a      	str	r2, [r7, #64]	; 0x40
 80041c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80041ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041cc:	e841 2300 	strex	r3, r2, [r1]
 80041d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80041d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1e5      	bne.n	80041a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3314      	adds	r3, #20
 80041de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e0:	6a3b      	ldr	r3, [r7, #32]
 80041e2:	e853 3f00 	ldrex	r3, [r3]
 80041e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	f023 0301 	bic.w	r3, r3, #1
 80041ee:	64bb      	str	r3, [r7, #72]	; 0x48
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3314      	adds	r3, #20
 80041f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041f8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004200:	e841 2300 	strex	r3, r2, [r1]
 8004204:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1e5      	bne.n	80041d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004210:	2b01      	cmp	r3, #1
 8004212:	d119      	bne.n	8004248 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	330c      	adds	r3, #12
 800421a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	e853 3f00 	ldrex	r3, [r3]
 8004222:	60bb      	str	r3, [r7, #8]
   return(result);
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	f023 0310 	bic.w	r3, r3, #16
 800422a:	647b      	str	r3, [r7, #68]	; 0x44
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	330c      	adds	r3, #12
 8004232:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004234:	61ba      	str	r2, [r7, #24]
 8004236:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004238:	6979      	ldr	r1, [r7, #20]
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	e841 2300 	strex	r3, r2, [r1]
 8004240:	613b      	str	r3, [r7, #16]
   return(result);
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1e5      	bne.n	8004214 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2220      	movs	r2, #32
 800424c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004256:	bf00      	nop
 8004258:	3754      	adds	r7, #84	; 0x54
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004262:	b580      	push	{r7, lr}
 8004264:	b084      	sub	sp, #16
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800426e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f7ff ff09 	bl	8004094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004282:	bf00      	nop
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800428a:	b480      	push	{r7}
 800428c:	b085      	sub	sp, #20
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004298:	b2db      	uxtb	r3, r3
 800429a:	2b21      	cmp	r3, #33	; 0x21
 800429c:	d13e      	bne.n	800431c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042a6:	d114      	bne.n	80042d2 <UART_Transmit_IT+0x48>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	691b      	ldr	r3, [r3, #16]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d110      	bne.n	80042d2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	881b      	ldrh	r3, [r3, #0]
 80042ba:	461a      	mov	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042c4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	1c9a      	adds	r2, r3, #2
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	621a      	str	r2, [r3, #32]
 80042d0:	e008      	b.n	80042e4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	1c59      	adds	r1, r3, #1
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6211      	str	r1, [r2, #32]
 80042dc:	781a      	ldrb	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	4619      	mov	r1, r3
 80042f2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d10f      	bne.n	8004318 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004306:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68da      	ldr	r2, [r3, #12]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004316:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004318:	2300      	movs	r3, #0
 800431a:	e000      	b.n	800431e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800431c:	2302      	movs	r3, #2
  }
}
 800431e:	4618      	mov	r0, r3
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800432a:	b580      	push	{r7, lr}
 800432c:	b082      	sub	sp, #8
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004340:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2220      	movs	r2, #32
 8004346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7ff fe8e 	bl	800406c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b08c      	sub	sp, #48	; 0x30
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b22      	cmp	r3, #34	; 0x22
 800436c:	f040 80ab 	bne.w	80044c6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004378:	d117      	bne.n	80043aa <UART_Receive_IT+0x50>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d113      	bne.n	80043aa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004382:	2300      	movs	r3, #0
 8004384:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	b29b      	uxth	r3, r3
 8004394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004398:	b29a      	uxth	r2, r3
 800439a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a2:	1c9a      	adds	r2, r3, #2
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	629a      	str	r2, [r3, #40]	; 0x28
 80043a8:	e026      	b.n	80043f8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80043b0:	2300      	movs	r3, #0
 80043b2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043bc:	d007      	beq.n	80043ce <UART_Receive_IT+0x74>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10a      	bne.n	80043dc <UART_Receive_IT+0x82>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d106      	bne.n	80043dc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	b2da      	uxtb	r2, r3
 80043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d8:	701a      	strb	r2, [r3, #0]
 80043da:	e008      	b.n	80043ee <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043e8:	b2da      	uxtb	r2, r3
 80043ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ec:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	3b01      	subs	r3, #1
 8004400:	b29b      	uxth	r3, r3
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	4619      	mov	r1, r3
 8004406:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004408:	2b00      	cmp	r3, #0
 800440a:	d15a      	bne.n	80044c2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f022 0220 	bic.w	r2, r2, #32
 800441a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68da      	ldr	r2, [r3, #12]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800442a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	695a      	ldr	r2, [r3, #20]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0201 	bic.w	r2, r2, #1
 800443a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2220      	movs	r2, #32
 8004440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004448:	2b01      	cmp	r3, #1
 800444a:	d135      	bne.n	80044b8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	330c      	adds	r3, #12
 8004458:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	e853 3f00 	ldrex	r3, [r3]
 8004460:	613b      	str	r3, [r7, #16]
   return(result);
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	f023 0310 	bic.w	r3, r3, #16
 8004468:	627b      	str	r3, [r7, #36]	; 0x24
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	330c      	adds	r3, #12
 8004470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004472:	623a      	str	r2, [r7, #32]
 8004474:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004476:	69f9      	ldr	r1, [r7, #28]
 8004478:	6a3a      	ldr	r2, [r7, #32]
 800447a:	e841 2300 	strex	r3, r2, [r1]
 800447e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1e5      	bne.n	8004452 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0310 	and.w	r3, r3, #16
 8004490:	2b10      	cmp	r3, #16
 8004492:	d10a      	bne.n	80044aa <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004494:	2300      	movs	r3, #0
 8004496:	60fb      	str	r3, [r7, #12]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	60fb      	str	r3, [r7, #12]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	60fb      	str	r3, [r7, #12]
 80044a8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80044ae:	4619      	mov	r1, r3
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7ff fdf9 	bl	80040a8 <HAL_UARTEx_RxEventCallback>
 80044b6:	e002      	b.n	80044be <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f7ff fde1 	bl	8004080 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	e002      	b.n	80044c8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	e000      	b.n	80044c8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80044c6:	2302      	movs	r3, #2
  }
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3730      	adds	r7, #48	; 0x30
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044d4:	b0c0      	sub	sp, #256	; 0x100
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80044e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044ec:	68d9      	ldr	r1, [r3, #12]
 80044ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	ea40 0301 	orr.w	r3, r0, r1
 80044f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80044fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	431a      	orrs	r2, r3
 8004508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	431a      	orrs	r2, r3
 8004510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	4313      	orrs	r3, r2
 8004518:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800451c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004528:	f021 010c 	bic.w	r1, r1, #12
 800452c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004536:	430b      	orrs	r3, r1
 8004538:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800453a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800454a:	6999      	ldr	r1, [r3, #24]
 800454c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	ea40 0301 	orr.w	r3, r0, r1
 8004556:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	4b8f      	ldr	r3, [pc, #572]	; (800479c <UART_SetConfig+0x2cc>)
 8004560:	429a      	cmp	r2, r3
 8004562:	d005      	beq.n	8004570 <UART_SetConfig+0xa0>
 8004564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	4b8d      	ldr	r3, [pc, #564]	; (80047a0 <UART_SetConfig+0x2d0>)
 800456c:	429a      	cmp	r2, r3
 800456e:	d104      	bne.n	800457a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004570:	f7fe f984 	bl	800287c <HAL_RCC_GetPCLK2Freq>
 8004574:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004578:	e003      	b.n	8004582 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800457a:	f7fe f96b 	bl	8002854 <HAL_RCC_GetPCLK1Freq>
 800457e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004586:	69db      	ldr	r3, [r3, #28]
 8004588:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800458c:	f040 810c 	bne.w	80047a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004590:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004594:	2200      	movs	r2, #0
 8004596:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800459a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800459e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80045a2:	4622      	mov	r2, r4
 80045a4:	462b      	mov	r3, r5
 80045a6:	1891      	adds	r1, r2, r2
 80045a8:	65b9      	str	r1, [r7, #88]	; 0x58
 80045aa:	415b      	adcs	r3, r3
 80045ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80045b2:	4621      	mov	r1, r4
 80045b4:	eb12 0801 	adds.w	r8, r2, r1
 80045b8:	4629      	mov	r1, r5
 80045ba:	eb43 0901 	adc.w	r9, r3, r1
 80045be:	f04f 0200 	mov.w	r2, #0
 80045c2:	f04f 0300 	mov.w	r3, #0
 80045c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045d2:	4690      	mov	r8, r2
 80045d4:	4699      	mov	r9, r3
 80045d6:	4623      	mov	r3, r4
 80045d8:	eb18 0303 	adds.w	r3, r8, r3
 80045dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80045e0:	462b      	mov	r3, r5
 80045e2:	eb49 0303 	adc.w	r3, r9, r3
 80045e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80045ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80045f6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80045fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80045fe:	460b      	mov	r3, r1
 8004600:	18db      	adds	r3, r3, r3
 8004602:	653b      	str	r3, [r7, #80]	; 0x50
 8004604:	4613      	mov	r3, r2
 8004606:	eb42 0303 	adc.w	r3, r2, r3
 800460a:	657b      	str	r3, [r7, #84]	; 0x54
 800460c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004610:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004614:	f7fc fa32 	bl	8000a7c <__aeabi_uldivmod>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	4b61      	ldr	r3, [pc, #388]	; (80047a4 <UART_SetConfig+0x2d4>)
 800461e:	fba3 2302 	umull	r2, r3, r3, r2
 8004622:	095b      	lsrs	r3, r3, #5
 8004624:	011c      	lsls	r4, r3, #4
 8004626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800462a:	2200      	movs	r2, #0
 800462c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004630:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004634:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004638:	4642      	mov	r2, r8
 800463a:	464b      	mov	r3, r9
 800463c:	1891      	adds	r1, r2, r2
 800463e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004640:	415b      	adcs	r3, r3
 8004642:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004644:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004648:	4641      	mov	r1, r8
 800464a:	eb12 0a01 	adds.w	sl, r2, r1
 800464e:	4649      	mov	r1, r9
 8004650:	eb43 0b01 	adc.w	fp, r3, r1
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004660:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004664:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004668:	4692      	mov	sl, r2
 800466a:	469b      	mov	fp, r3
 800466c:	4643      	mov	r3, r8
 800466e:	eb1a 0303 	adds.w	r3, sl, r3
 8004672:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004676:	464b      	mov	r3, r9
 8004678:	eb4b 0303 	adc.w	r3, fp, r3
 800467c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800468c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004690:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004694:	460b      	mov	r3, r1
 8004696:	18db      	adds	r3, r3, r3
 8004698:	643b      	str	r3, [r7, #64]	; 0x40
 800469a:	4613      	mov	r3, r2
 800469c:	eb42 0303 	adc.w	r3, r2, r3
 80046a0:	647b      	str	r3, [r7, #68]	; 0x44
 80046a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80046a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80046aa:	f7fc f9e7 	bl	8000a7c <__aeabi_uldivmod>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4611      	mov	r1, r2
 80046b4:	4b3b      	ldr	r3, [pc, #236]	; (80047a4 <UART_SetConfig+0x2d4>)
 80046b6:	fba3 2301 	umull	r2, r3, r3, r1
 80046ba:	095b      	lsrs	r3, r3, #5
 80046bc:	2264      	movs	r2, #100	; 0x64
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	1acb      	subs	r3, r1, r3
 80046c4:	00db      	lsls	r3, r3, #3
 80046c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80046ca:	4b36      	ldr	r3, [pc, #216]	; (80047a4 <UART_SetConfig+0x2d4>)
 80046cc:	fba3 2302 	umull	r2, r3, r3, r2
 80046d0:	095b      	lsrs	r3, r3, #5
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80046d8:	441c      	add	r4, r3
 80046da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046de:	2200      	movs	r2, #0
 80046e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80046e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80046e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80046ec:	4642      	mov	r2, r8
 80046ee:	464b      	mov	r3, r9
 80046f0:	1891      	adds	r1, r2, r2
 80046f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80046f4:	415b      	adcs	r3, r3
 80046f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80046fc:	4641      	mov	r1, r8
 80046fe:	1851      	adds	r1, r2, r1
 8004700:	6339      	str	r1, [r7, #48]	; 0x30
 8004702:	4649      	mov	r1, r9
 8004704:	414b      	adcs	r3, r1
 8004706:	637b      	str	r3, [r7, #52]	; 0x34
 8004708:	f04f 0200 	mov.w	r2, #0
 800470c:	f04f 0300 	mov.w	r3, #0
 8004710:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004714:	4659      	mov	r1, fp
 8004716:	00cb      	lsls	r3, r1, #3
 8004718:	4651      	mov	r1, sl
 800471a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800471e:	4651      	mov	r1, sl
 8004720:	00ca      	lsls	r2, r1, #3
 8004722:	4610      	mov	r0, r2
 8004724:	4619      	mov	r1, r3
 8004726:	4603      	mov	r3, r0
 8004728:	4642      	mov	r2, r8
 800472a:	189b      	adds	r3, r3, r2
 800472c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004730:	464b      	mov	r3, r9
 8004732:	460a      	mov	r2, r1
 8004734:	eb42 0303 	adc.w	r3, r2, r3
 8004738:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800473c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004748:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800474c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004750:	460b      	mov	r3, r1
 8004752:	18db      	adds	r3, r3, r3
 8004754:	62bb      	str	r3, [r7, #40]	; 0x28
 8004756:	4613      	mov	r3, r2
 8004758:	eb42 0303 	adc.w	r3, r2, r3
 800475c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800475e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004762:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004766:	f7fc f989 	bl	8000a7c <__aeabi_uldivmod>
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	4b0d      	ldr	r3, [pc, #52]	; (80047a4 <UART_SetConfig+0x2d4>)
 8004770:	fba3 1302 	umull	r1, r3, r3, r2
 8004774:	095b      	lsrs	r3, r3, #5
 8004776:	2164      	movs	r1, #100	; 0x64
 8004778:	fb01 f303 	mul.w	r3, r1, r3
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	3332      	adds	r3, #50	; 0x32
 8004782:	4a08      	ldr	r2, [pc, #32]	; (80047a4 <UART_SetConfig+0x2d4>)
 8004784:	fba2 2303 	umull	r2, r3, r2, r3
 8004788:	095b      	lsrs	r3, r3, #5
 800478a:	f003 0207 	and.w	r2, r3, #7
 800478e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4422      	add	r2, r4
 8004796:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004798:	e105      	b.n	80049a6 <UART_SetConfig+0x4d6>
 800479a:	bf00      	nop
 800479c:	40011000 	.word	0x40011000
 80047a0:	40011400 	.word	0x40011400
 80047a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047ac:	2200      	movs	r2, #0
 80047ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80047b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80047b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80047ba:	4642      	mov	r2, r8
 80047bc:	464b      	mov	r3, r9
 80047be:	1891      	adds	r1, r2, r2
 80047c0:	6239      	str	r1, [r7, #32]
 80047c2:	415b      	adcs	r3, r3
 80047c4:	627b      	str	r3, [r7, #36]	; 0x24
 80047c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047ca:	4641      	mov	r1, r8
 80047cc:	1854      	adds	r4, r2, r1
 80047ce:	4649      	mov	r1, r9
 80047d0:	eb43 0501 	adc.w	r5, r3, r1
 80047d4:	f04f 0200 	mov.w	r2, #0
 80047d8:	f04f 0300 	mov.w	r3, #0
 80047dc:	00eb      	lsls	r3, r5, #3
 80047de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047e2:	00e2      	lsls	r2, r4, #3
 80047e4:	4614      	mov	r4, r2
 80047e6:	461d      	mov	r5, r3
 80047e8:	4643      	mov	r3, r8
 80047ea:	18e3      	adds	r3, r4, r3
 80047ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80047f0:	464b      	mov	r3, r9
 80047f2:	eb45 0303 	adc.w	r3, r5, r3
 80047f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80047fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004806:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800480a:	f04f 0200 	mov.w	r2, #0
 800480e:	f04f 0300 	mov.w	r3, #0
 8004812:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004816:	4629      	mov	r1, r5
 8004818:	008b      	lsls	r3, r1, #2
 800481a:	4621      	mov	r1, r4
 800481c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004820:	4621      	mov	r1, r4
 8004822:	008a      	lsls	r2, r1, #2
 8004824:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004828:	f7fc f928 	bl	8000a7c <__aeabi_uldivmod>
 800482c:	4602      	mov	r2, r0
 800482e:	460b      	mov	r3, r1
 8004830:	4b60      	ldr	r3, [pc, #384]	; (80049b4 <UART_SetConfig+0x4e4>)
 8004832:	fba3 2302 	umull	r2, r3, r3, r2
 8004836:	095b      	lsrs	r3, r3, #5
 8004838:	011c      	lsls	r4, r3, #4
 800483a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800483e:	2200      	movs	r2, #0
 8004840:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004844:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004848:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800484c:	4642      	mov	r2, r8
 800484e:	464b      	mov	r3, r9
 8004850:	1891      	adds	r1, r2, r2
 8004852:	61b9      	str	r1, [r7, #24]
 8004854:	415b      	adcs	r3, r3
 8004856:	61fb      	str	r3, [r7, #28]
 8004858:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800485c:	4641      	mov	r1, r8
 800485e:	1851      	adds	r1, r2, r1
 8004860:	6139      	str	r1, [r7, #16]
 8004862:	4649      	mov	r1, r9
 8004864:	414b      	adcs	r3, r1
 8004866:	617b      	str	r3, [r7, #20]
 8004868:	f04f 0200 	mov.w	r2, #0
 800486c:	f04f 0300 	mov.w	r3, #0
 8004870:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004874:	4659      	mov	r1, fp
 8004876:	00cb      	lsls	r3, r1, #3
 8004878:	4651      	mov	r1, sl
 800487a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800487e:	4651      	mov	r1, sl
 8004880:	00ca      	lsls	r2, r1, #3
 8004882:	4610      	mov	r0, r2
 8004884:	4619      	mov	r1, r3
 8004886:	4603      	mov	r3, r0
 8004888:	4642      	mov	r2, r8
 800488a:	189b      	adds	r3, r3, r2
 800488c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004890:	464b      	mov	r3, r9
 8004892:	460a      	mov	r2, r1
 8004894:	eb42 0303 	adc.w	r3, r2, r3
 8004898:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800489c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80048a6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80048a8:	f04f 0200 	mov.w	r2, #0
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80048b4:	4649      	mov	r1, r9
 80048b6:	008b      	lsls	r3, r1, #2
 80048b8:	4641      	mov	r1, r8
 80048ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048be:	4641      	mov	r1, r8
 80048c0:	008a      	lsls	r2, r1, #2
 80048c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80048c6:	f7fc f8d9 	bl	8000a7c <__aeabi_uldivmod>
 80048ca:	4602      	mov	r2, r0
 80048cc:	460b      	mov	r3, r1
 80048ce:	4b39      	ldr	r3, [pc, #228]	; (80049b4 <UART_SetConfig+0x4e4>)
 80048d0:	fba3 1302 	umull	r1, r3, r3, r2
 80048d4:	095b      	lsrs	r3, r3, #5
 80048d6:	2164      	movs	r1, #100	; 0x64
 80048d8:	fb01 f303 	mul.w	r3, r1, r3
 80048dc:	1ad3      	subs	r3, r2, r3
 80048de:	011b      	lsls	r3, r3, #4
 80048e0:	3332      	adds	r3, #50	; 0x32
 80048e2:	4a34      	ldr	r2, [pc, #208]	; (80049b4 <UART_SetConfig+0x4e4>)
 80048e4:	fba2 2303 	umull	r2, r3, r2, r3
 80048e8:	095b      	lsrs	r3, r3, #5
 80048ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048ee:	441c      	add	r4, r3
 80048f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048f4:	2200      	movs	r2, #0
 80048f6:	673b      	str	r3, [r7, #112]	; 0x70
 80048f8:	677a      	str	r2, [r7, #116]	; 0x74
 80048fa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80048fe:	4642      	mov	r2, r8
 8004900:	464b      	mov	r3, r9
 8004902:	1891      	adds	r1, r2, r2
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	415b      	adcs	r3, r3
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800490e:	4641      	mov	r1, r8
 8004910:	1851      	adds	r1, r2, r1
 8004912:	6039      	str	r1, [r7, #0]
 8004914:	4649      	mov	r1, r9
 8004916:	414b      	adcs	r3, r1
 8004918:	607b      	str	r3, [r7, #4]
 800491a:	f04f 0200 	mov.w	r2, #0
 800491e:	f04f 0300 	mov.w	r3, #0
 8004922:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004926:	4659      	mov	r1, fp
 8004928:	00cb      	lsls	r3, r1, #3
 800492a:	4651      	mov	r1, sl
 800492c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004930:	4651      	mov	r1, sl
 8004932:	00ca      	lsls	r2, r1, #3
 8004934:	4610      	mov	r0, r2
 8004936:	4619      	mov	r1, r3
 8004938:	4603      	mov	r3, r0
 800493a:	4642      	mov	r2, r8
 800493c:	189b      	adds	r3, r3, r2
 800493e:	66bb      	str	r3, [r7, #104]	; 0x68
 8004940:	464b      	mov	r3, r9
 8004942:	460a      	mov	r2, r1
 8004944:	eb42 0303 	adc.w	r3, r2, r3
 8004948:	66fb      	str	r3, [r7, #108]	; 0x6c
 800494a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	663b      	str	r3, [r7, #96]	; 0x60
 8004954:	667a      	str	r2, [r7, #100]	; 0x64
 8004956:	f04f 0200 	mov.w	r2, #0
 800495a:	f04f 0300 	mov.w	r3, #0
 800495e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004962:	4649      	mov	r1, r9
 8004964:	008b      	lsls	r3, r1, #2
 8004966:	4641      	mov	r1, r8
 8004968:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800496c:	4641      	mov	r1, r8
 800496e:	008a      	lsls	r2, r1, #2
 8004970:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004974:	f7fc f882 	bl	8000a7c <__aeabi_uldivmod>
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	4b0d      	ldr	r3, [pc, #52]	; (80049b4 <UART_SetConfig+0x4e4>)
 800497e:	fba3 1302 	umull	r1, r3, r3, r2
 8004982:	095b      	lsrs	r3, r3, #5
 8004984:	2164      	movs	r1, #100	; 0x64
 8004986:	fb01 f303 	mul.w	r3, r1, r3
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	011b      	lsls	r3, r3, #4
 800498e:	3332      	adds	r3, #50	; 0x32
 8004990:	4a08      	ldr	r2, [pc, #32]	; (80049b4 <UART_SetConfig+0x4e4>)
 8004992:	fba2 2303 	umull	r2, r3, r2, r3
 8004996:	095b      	lsrs	r3, r3, #5
 8004998:	f003 020f 	and.w	r2, r3, #15
 800499c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4422      	add	r2, r4
 80049a4:	609a      	str	r2, [r3, #8]
}
 80049a6:	bf00      	nop
 80049a8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80049ac:	46bd      	mov	sp, r7
 80049ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b2:	bf00      	nop
 80049b4:	51eb851f 	.word	0x51eb851f

080049b8 <atoi>:
 80049b8:	220a      	movs	r2, #10
 80049ba:	2100      	movs	r1, #0
 80049bc:	f000 b9ae 	b.w	8004d1c <strtol>

080049c0 <__errno>:
 80049c0:	4b01      	ldr	r3, [pc, #4]	; (80049c8 <__errno+0x8>)
 80049c2:	6818      	ldr	r0, [r3, #0]
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	2000000c 	.word	0x2000000c

080049cc <__libc_init_array>:
 80049cc:	b570      	push	{r4, r5, r6, lr}
 80049ce:	4d0d      	ldr	r5, [pc, #52]	; (8004a04 <__libc_init_array+0x38>)
 80049d0:	4c0d      	ldr	r4, [pc, #52]	; (8004a08 <__libc_init_array+0x3c>)
 80049d2:	1b64      	subs	r4, r4, r5
 80049d4:	10a4      	asrs	r4, r4, #2
 80049d6:	2600      	movs	r6, #0
 80049d8:	42a6      	cmp	r6, r4
 80049da:	d109      	bne.n	80049f0 <__libc_init_array+0x24>
 80049dc:	4d0b      	ldr	r5, [pc, #44]	; (8004a0c <__libc_init_array+0x40>)
 80049de:	4c0c      	ldr	r4, [pc, #48]	; (8004a10 <__libc_init_array+0x44>)
 80049e0:	f001 fb5c 	bl	800609c <_init>
 80049e4:	1b64      	subs	r4, r4, r5
 80049e6:	10a4      	asrs	r4, r4, #2
 80049e8:	2600      	movs	r6, #0
 80049ea:	42a6      	cmp	r6, r4
 80049ec:	d105      	bne.n	80049fa <__libc_init_array+0x2e>
 80049ee:	bd70      	pop	{r4, r5, r6, pc}
 80049f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80049f4:	4798      	blx	r3
 80049f6:	3601      	adds	r6, #1
 80049f8:	e7ee      	b.n	80049d8 <__libc_init_array+0xc>
 80049fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80049fe:	4798      	blx	r3
 8004a00:	3601      	adds	r6, #1
 8004a02:	e7f2      	b.n	80049ea <__libc_init_array+0x1e>
 8004a04:	08006360 	.word	0x08006360
 8004a08:	08006360 	.word	0x08006360
 8004a0c:	08006360 	.word	0x08006360
 8004a10:	08006364 	.word	0x08006364

08004a14 <memset>:
 8004a14:	4402      	add	r2, r0
 8004a16:	4603      	mov	r3, r0
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d100      	bne.n	8004a1e <memset+0xa>
 8004a1c:	4770      	bx	lr
 8004a1e:	f803 1b01 	strb.w	r1, [r3], #1
 8004a22:	e7f9      	b.n	8004a18 <memset+0x4>

08004a24 <_puts_r>:
 8004a24:	b570      	push	{r4, r5, r6, lr}
 8004a26:	460e      	mov	r6, r1
 8004a28:	4605      	mov	r5, r0
 8004a2a:	b118      	cbz	r0, 8004a34 <_puts_r+0x10>
 8004a2c:	6983      	ldr	r3, [r0, #24]
 8004a2e:	b90b      	cbnz	r3, 8004a34 <_puts_r+0x10>
 8004a30:	f000 fb76 	bl	8005120 <__sinit>
 8004a34:	69ab      	ldr	r3, [r5, #24]
 8004a36:	68ac      	ldr	r4, [r5, #8]
 8004a38:	b913      	cbnz	r3, 8004a40 <_puts_r+0x1c>
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	f000 fb70 	bl	8005120 <__sinit>
 8004a40:	4b2c      	ldr	r3, [pc, #176]	; (8004af4 <_puts_r+0xd0>)
 8004a42:	429c      	cmp	r4, r3
 8004a44:	d120      	bne.n	8004a88 <_puts_r+0x64>
 8004a46:	686c      	ldr	r4, [r5, #4]
 8004a48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004a4a:	07db      	lsls	r3, r3, #31
 8004a4c:	d405      	bmi.n	8004a5a <_puts_r+0x36>
 8004a4e:	89a3      	ldrh	r3, [r4, #12]
 8004a50:	0598      	lsls	r0, r3, #22
 8004a52:	d402      	bmi.n	8004a5a <_puts_r+0x36>
 8004a54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a56:	f000 fc13 	bl	8005280 <__retarget_lock_acquire_recursive>
 8004a5a:	89a3      	ldrh	r3, [r4, #12]
 8004a5c:	0719      	lsls	r1, r3, #28
 8004a5e:	d51d      	bpl.n	8004a9c <_puts_r+0x78>
 8004a60:	6923      	ldr	r3, [r4, #16]
 8004a62:	b1db      	cbz	r3, 8004a9c <_puts_r+0x78>
 8004a64:	3e01      	subs	r6, #1
 8004a66:	68a3      	ldr	r3, [r4, #8]
 8004a68:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004a6c:	3b01      	subs	r3, #1
 8004a6e:	60a3      	str	r3, [r4, #8]
 8004a70:	bb39      	cbnz	r1, 8004ac2 <_puts_r+0x9e>
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	da38      	bge.n	8004ae8 <_puts_r+0xc4>
 8004a76:	4622      	mov	r2, r4
 8004a78:	210a      	movs	r1, #10
 8004a7a:	4628      	mov	r0, r5
 8004a7c:	f000 f958 	bl	8004d30 <__swbuf_r>
 8004a80:	3001      	adds	r0, #1
 8004a82:	d011      	beq.n	8004aa8 <_puts_r+0x84>
 8004a84:	250a      	movs	r5, #10
 8004a86:	e011      	b.n	8004aac <_puts_r+0x88>
 8004a88:	4b1b      	ldr	r3, [pc, #108]	; (8004af8 <_puts_r+0xd4>)
 8004a8a:	429c      	cmp	r4, r3
 8004a8c:	d101      	bne.n	8004a92 <_puts_r+0x6e>
 8004a8e:	68ac      	ldr	r4, [r5, #8]
 8004a90:	e7da      	b.n	8004a48 <_puts_r+0x24>
 8004a92:	4b1a      	ldr	r3, [pc, #104]	; (8004afc <_puts_r+0xd8>)
 8004a94:	429c      	cmp	r4, r3
 8004a96:	bf08      	it	eq
 8004a98:	68ec      	ldreq	r4, [r5, #12]
 8004a9a:	e7d5      	b.n	8004a48 <_puts_r+0x24>
 8004a9c:	4621      	mov	r1, r4
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	f000 f998 	bl	8004dd4 <__swsetup_r>
 8004aa4:	2800      	cmp	r0, #0
 8004aa6:	d0dd      	beq.n	8004a64 <_puts_r+0x40>
 8004aa8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004aac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004aae:	07da      	lsls	r2, r3, #31
 8004ab0:	d405      	bmi.n	8004abe <_puts_r+0x9a>
 8004ab2:	89a3      	ldrh	r3, [r4, #12]
 8004ab4:	059b      	lsls	r3, r3, #22
 8004ab6:	d402      	bmi.n	8004abe <_puts_r+0x9a>
 8004ab8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004aba:	f000 fbe2 	bl	8005282 <__retarget_lock_release_recursive>
 8004abe:	4628      	mov	r0, r5
 8004ac0:	bd70      	pop	{r4, r5, r6, pc}
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	da04      	bge.n	8004ad0 <_puts_r+0xac>
 8004ac6:	69a2      	ldr	r2, [r4, #24]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	dc06      	bgt.n	8004ada <_puts_r+0xb6>
 8004acc:	290a      	cmp	r1, #10
 8004ace:	d004      	beq.n	8004ada <_puts_r+0xb6>
 8004ad0:	6823      	ldr	r3, [r4, #0]
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	6022      	str	r2, [r4, #0]
 8004ad6:	7019      	strb	r1, [r3, #0]
 8004ad8:	e7c5      	b.n	8004a66 <_puts_r+0x42>
 8004ada:	4622      	mov	r2, r4
 8004adc:	4628      	mov	r0, r5
 8004ade:	f000 f927 	bl	8004d30 <__swbuf_r>
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	d1bf      	bne.n	8004a66 <_puts_r+0x42>
 8004ae6:	e7df      	b.n	8004aa8 <_puts_r+0x84>
 8004ae8:	6823      	ldr	r3, [r4, #0]
 8004aea:	250a      	movs	r5, #10
 8004aec:	1c5a      	adds	r2, r3, #1
 8004aee:	6022      	str	r2, [r4, #0]
 8004af0:	701d      	strb	r5, [r3, #0]
 8004af2:	e7db      	b.n	8004aac <_puts_r+0x88>
 8004af4:	080062e4 	.word	0x080062e4
 8004af8:	08006304 	.word	0x08006304
 8004afc:	080062c4 	.word	0x080062c4

08004b00 <puts>:
 8004b00:	4b02      	ldr	r3, [pc, #8]	; (8004b0c <puts+0xc>)
 8004b02:	4601      	mov	r1, r0
 8004b04:	6818      	ldr	r0, [r3, #0]
 8004b06:	f7ff bf8d 	b.w	8004a24 <_puts_r>
 8004b0a:	bf00      	nop
 8004b0c:	2000000c 	.word	0x2000000c

08004b10 <siprintf>:
 8004b10:	b40e      	push	{r1, r2, r3}
 8004b12:	b500      	push	{lr}
 8004b14:	b09c      	sub	sp, #112	; 0x70
 8004b16:	ab1d      	add	r3, sp, #116	; 0x74
 8004b18:	9002      	str	r0, [sp, #8]
 8004b1a:	9006      	str	r0, [sp, #24]
 8004b1c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b20:	4809      	ldr	r0, [pc, #36]	; (8004b48 <siprintf+0x38>)
 8004b22:	9107      	str	r1, [sp, #28]
 8004b24:	9104      	str	r1, [sp, #16]
 8004b26:	4909      	ldr	r1, [pc, #36]	; (8004b4c <siprintf+0x3c>)
 8004b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b2c:	9105      	str	r1, [sp, #20]
 8004b2e:	6800      	ldr	r0, [r0, #0]
 8004b30:	9301      	str	r3, [sp, #4]
 8004b32:	a902      	add	r1, sp, #8
 8004b34:	f000 fd50 	bl	80055d8 <_svfiprintf_r>
 8004b38:	9b02      	ldr	r3, [sp, #8]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	701a      	strb	r2, [r3, #0]
 8004b3e:	b01c      	add	sp, #112	; 0x70
 8004b40:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b44:	b003      	add	sp, #12
 8004b46:	4770      	bx	lr
 8004b48:	2000000c 	.word	0x2000000c
 8004b4c:	ffff0208 	.word	0xffff0208

08004b50 <strcpy>:
 8004b50:	4603      	mov	r3, r0
 8004b52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004b56:	f803 2b01 	strb.w	r2, [r3], #1
 8004b5a:	2a00      	cmp	r2, #0
 8004b5c:	d1f9      	bne.n	8004b52 <strcpy+0x2>
 8004b5e:	4770      	bx	lr

08004b60 <strtok>:
 8004b60:	4b16      	ldr	r3, [pc, #88]	; (8004bbc <strtok+0x5c>)
 8004b62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b64:	681e      	ldr	r6, [r3, #0]
 8004b66:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8004b68:	4605      	mov	r5, r0
 8004b6a:	b9fc      	cbnz	r4, 8004bac <strtok+0x4c>
 8004b6c:	2050      	movs	r0, #80	; 0x50
 8004b6e:	9101      	str	r1, [sp, #4]
 8004b70:	f000 fbee 	bl	8005350 <malloc>
 8004b74:	9901      	ldr	r1, [sp, #4]
 8004b76:	65b0      	str	r0, [r6, #88]	; 0x58
 8004b78:	4602      	mov	r2, r0
 8004b7a:	b920      	cbnz	r0, 8004b86 <strtok+0x26>
 8004b7c:	4b10      	ldr	r3, [pc, #64]	; (8004bc0 <strtok+0x60>)
 8004b7e:	4811      	ldr	r0, [pc, #68]	; (8004bc4 <strtok+0x64>)
 8004b80:	2157      	movs	r1, #87	; 0x57
 8004b82:	f000 f995 	bl	8004eb0 <__assert_func>
 8004b86:	e9c0 4400 	strd	r4, r4, [r0]
 8004b8a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004b8e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004b92:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8004b96:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004b9a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004b9e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8004ba2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8004ba6:	6184      	str	r4, [r0, #24]
 8004ba8:	7704      	strb	r4, [r0, #28]
 8004baa:	6244      	str	r4, [r0, #36]	; 0x24
 8004bac:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8004bae:	2301      	movs	r3, #1
 8004bb0:	4628      	mov	r0, r5
 8004bb2:	b002      	add	sp, #8
 8004bb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004bb8:	f000 b806 	b.w	8004bc8 <__strtok_r>
 8004bbc:	2000000c 	.word	0x2000000c
 8004bc0:	08006110 	.word	0x08006110
 8004bc4:	08006127 	.word	0x08006127

08004bc8 <__strtok_r>:
 8004bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004bca:	b908      	cbnz	r0, 8004bd0 <__strtok_r+0x8>
 8004bcc:	6810      	ldr	r0, [r2, #0]
 8004bce:	b188      	cbz	r0, 8004bf4 <__strtok_r+0x2c>
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004bd8:	460f      	mov	r7, r1
 8004bda:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004bde:	b91e      	cbnz	r6, 8004be8 <__strtok_r+0x20>
 8004be0:	b965      	cbnz	r5, 8004bfc <__strtok_r+0x34>
 8004be2:	6015      	str	r5, [r2, #0]
 8004be4:	4628      	mov	r0, r5
 8004be6:	e005      	b.n	8004bf4 <__strtok_r+0x2c>
 8004be8:	42b5      	cmp	r5, r6
 8004bea:	d1f6      	bne.n	8004bda <__strtok_r+0x12>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d1f0      	bne.n	8004bd2 <__strtok_r+0xa>
 8004bf0:	6014      	str	r4, [r2, #0]
 8004bf2:	7003      	strb	r3, [r0, #0]
 8004bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bf6:	461c      	mov	r4, r3
 8004bf8:	e00c      	b.n	8004c14 <__strtok_r+0x4c>
 8004bfa:	b915      	cbnz	r5, 8004c02 <__strtok_r+0x3a>
 8004bfc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004c00:	460e      	mov	r6, r1
 8004c02:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004c06:	42ab      	cmp	r3, r5
 8004c08:	d1f7      	bne.n	8004bfa <__strtok_r+0x32>
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d0f3      	beq.n	8004bf6 <__strtok_r+0x2e>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004c14:	6014      	str	r4, [r2, #0]
 8004c16:	e7ed      	b.n	8004bf4 <__strtok_r+0x2c>

08004c18 <_strtol_l.constprop.0>:
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1e:	d001      	beq.n	8004c24 <_strtol_l.constprop.0+0xc>
 8004c20:	2b24      	cmp	r3, #36	; 0x24
 8004c22:	d906      	bls.n	8004c32 <_strtol_l.constprop.0+0x1a>
 8004c24:	f7ff fecc 	bl	80049c0 <__errno>
 8004c28:	2316      	movs	r3, #22
 8004c2a:	6003      	str	r3, [r0, #0]
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c32:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004d18 <_strtol_l.constprop.0+0x100>
 8004c36:	460d      	mov	r5, r1
 8004c38:	462e      	mov	r6, r5
 8004c3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c3e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8004c42:	f017 0708 	ands.w	r7, r7, #8
 8004c46:	d1f7      	bne.n	8004c38 <_strtol_l.constprop.0+0x20>
 8004c48:	2c2d      	cmp	r4, #45	; 0x2d
 8004c4a:	d132      	bne.n	8004cb2 <_strtol_l.constprop.0+0x9a>
 8004c4c:	782c      	ldrb	r4, [r5, #0]
 8004c4e:	2701      	movs	r7, #1
 8004c50:	1cb5      	adds	r5, r6, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d05b      	beq.n	8004d0e <_strtol_l.constprop.0+0xf6>
 8004c56:	2b10      	cmp	r3, #16
 8004c58:	d109      	bne.n	8004c6e <_strtol_l.constprop.0+0x56>
 8004c5a:	2c30      	cmp	r4, #48	; 0x30
 8004c5c:	d107      	bne.n	8004c6e <_strtol_l.constprop.0+0x56>
 8004c5e:	782c      	ldrb	r4, [r5, #0]
 8004c60:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8004c64:	2c58      	cmp	r4, #88	; 0x58
 8004c66:	d14d      	bne.n	8004d04 <_strtol_l.constprop.0+0xec>
 8004c68:	786c      	ldrb	r4, [r5, #1]
 8004c6a:	2310      	movs	r3, #16
 8004c6c:	3502      	adds	r5, #2
 8004c6e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8004c72:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8004c76:	f04f 0c00 	mov.w	ip, #0
 8004c7a:	fbb8 f9f3 	udiv	r9, r8, r3
 8004c7e:	4666      	mov	r6, ip
 8004c80:	fb03 8a19 	mls	sl, r3, r9, r8
 8004c84:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8004c88:	f1be 0f09 	cmp.w	lr, #9
 8004c8c:	d816      	bhi.n	8004cbc <_strtol_l.constprop.0+0xa4>
 8004c8e:	4674      	mov	r4, lr
 8004c90:	42a3      	cmp	r3, r4
 8004c92:	dd24      	ble.n	8004cde <_strtol_l.constprop.0+0xc6>
 8004c94:	f1bc 0f00 	cmp.w	ip, #0
 8004c98:	db1e      	blt.n	8004cd8 <_strtol_l.constprop.0+0xc0>
 8004c9a:	45b1      	cmp	r9, r6
 8004c9c:	d31c      	bcc.n	8004cd8 <_strtol_l.constprop.0+0xc0>
 8004c9e:	d101      	bne.n	8004ca4 <_strtol_l.constprop.0+0x8c>
 8004ca0:	45a2      	cmp	sl, r4
 8004ca2:	db19      	blt.n	8004cd8 <_strtol_l.constprop.0+0xc0>
 8004ca4:	fb06 4603 	mla	r6, r6, r3, r4
 8004ca8:	f04f 0c01 	mov.w	ip, #1
 8004cac:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004cb0:	e7e8      	b.n	8004c84 <_strtol_l.constprop.0+0x6c>
 8004cb2:	2c2b      	cmp	r4, #43	; 0x2b
 8004cb4:	bf04      	itt	eq
 8004cb6:	782c      	ldrbeq	r4, [r5, #0]
 8004cb8:	1cb5      	addeq	r5, r6, #2
 8004cba:	e7ca      	b.n	8004c52 <_strtol_l.constprop.0+0x3a>
 8004cbc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004cc0:	f1be 0f19 	cmp.w	lr, #25
 8004cc4:	d801      	bhi.n	8004cca <_strtol_l.constprop.0+0xb2>
 8004cc6:	3c37      	subs	r4, #55	; 0x37
 8004cc8:	e7e2      	b.n	8004c90 <_strtol_l.constprop.0+0x78>
 8004cca:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004cce:	f1be 0f19 	cmp.w	lr, #25
 8004cd2:	d804      	bhi.n	8004cde <_strtol_l.constprop.0+0xc6>
 8004cd4:	3c57      	subs	r4, #87	; 0x57
 8004cd6:	e7db      	b.n	8004c90 <_strtol_l.constprop.0+0x78>
 8004cd8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8004cdc:	e7e6      	b.n	8004cac <_strtol_l.constprop.0+0x94>
 8004cde:	f1bc 0f00 	cmp.w	ip, #0
 8004ce2:	da05      	bge.n	8004cf0 <_strtol_l.constprop.0+0xd8>
 8004ce4:	2322      	movs	r3, #34	; 0x22
 8004ce6:	6003      	str	r3, [r0, #0]
 8004ce8:	4646      	mov	r6, r8
 8004cea:	b942      	cbnz	r2, 8004cfe <_strtol_l.constprop.0+0xe6>
 8004cec:	4630      	mov	r0, r6
 8004cee:	e79e      	b.n	8004c2e <_strtol_l.constprop.0+0x16>
 8004cf0:	b107      	cbz	r7, 8004cf4 <_strtol_l.constprop.0+0xdc>
 8004cf2:	4276      	negs	r6, r6
 8004cf4:	2a00      	cmp	r2, #0
 8004cf6:	d0f9      	beq.n	8004cec <_strtol_l.constprop.0+0xd4>
 8004cf8:	f1bc 0f00 	cmp.w	ip, #0
 8004cfc:	d000      	beq.n	8004d00 <_strtol_l.constprop.0+0xe8>
 8004cfe:	1e69      	subs	r1, r5, #1
 8004d00:	6011      	str	r1, [r2, #0]
 8004d02:	e7f3      	b.n	8004cec <_strtol_l.constprop.0+0xd4>
 8004d04:	2430      	movs	r4, #48	; 0x30
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1b1      	bne.n	8004c6e <_strtol_l.constprop.0+0x56>
 8004d0a:	2308      	movs	r3, #8
 8004d0c:	e7af      	b.n	8004c6e <_strtol_l.constprop.0+0x56>
 8004d0e:	2c30      	cmp	r4, #48	; 0x30
 8004d10:	d0a5      	beq.n	8004c5e <_strtol_l.constprop.0+0x46>
 8004d12:	230a      	movs	r3, #10
 8004d14:	e7ab      	b.n	8004c6e <_strtol_l.constprop.0+0x56>
 8004d16:	bf00      	nop
 8004d18:	080061c1 	.word	0x080061c1

08004d1c <strtol>:
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	460a      	mov	r2, r1
 8004d20:	4601      	mov	r1, r0
 8004d22:	4802      	ldr	r0, [pc, #8]	; (8004d2c <strtol+0x10>)
 8004d24:	6800      	ldr	r0, [r0, #0]
 8004d26:	f7ff bf77 	b.w	8004c18 <_strtol_l.constprop.0>
 8004d2a:	bf00      	nop
 8004d2c:	2000000c 	.word	0x2000000c

08004d30 <__swbuf_r>:
 8004d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d32:	460e      	mov	r6, r1
 8004d34:	4614      	mov	r4, r2
 8004d36:	4605      	mov	r5, r0
 8004d38:	b118      	cbz	r0, 8004d42 <__swbuf_r+0x12>
 8004d3a:	6983      	ldr	r3, [r0, #24]
 8004d3c:	b90b      	cbnz	r3, 8004d42 <__swbuf_r+0x12>
 8004d3e:	f000 f9ef 	bl	8005120 <__sinit>
 8004d42:	4b21      	ldr	r3, [pc, #132]	; (8004dc8 <__swbuf_r+0x98>)
 8004d44:	429c      	cmp	r4, r3
 8004d46:	d12b      	bne.n	8004da0 <__swbuf_r+0x70>
 8004d48:	686c      	ldr	r4, [r5, #4]
 8004d4a:	69a3      	ldr	r3, [r4, #24]
 8004d4c:	60a3      	str	r3, [r4, #8]
 8004d4e:	89a3      	ldrh	r3, [r4, #12]
 8004d50:	071a      	lsls	r2, r3, #28
 8004d52:	d52f      	bpl.n	8004db4 <__swbuf_r+0x84>
 8004d54:	6923      	ldr	r3, [r4, #16]
 8004d56:	b36b      	cbz	r3, 8004db4 <__swbuf_r+0x84>
 8004d58:	6923      	ldr	r3, [r4, #16]
 8004d5a:	6820      	ldr	r0, [r4, #0]
 8004d5c:	1ac0      	subs	r0, r0, r3
 8004d5e:	6963      	ldr	r3, [r4, #20]
 8004d60:	b2f6      	uxtb	r6, r6
 8004d62:	4283      	cmp	r3, r0
 8004d64:	4637      	mov	r7, r6
 8004d66:	dc04      	bgt.n	8004d72 <__swbuf_r+0x42>
 8004d68:	4621      	mov	r1, r4
 8004d6a:	4628      	mov	r0, r5
 8004d6c:	f000 f944 	bl	8004ff8 <_fflush_r>
 8004d70:	bb30      	cbnz	r0, 8004dc0 <__swbuf_r+0x90>
 8004d72:	68a3      	ldr	r3, [r4, #8]
 8004d74:	3b01      	subs	r3, #1
 8004d76:	60a3      	str	r3, [r4, #8]
 8004d78:	6823      	ldr	r3, [r4, #0]
 8004d7a:	1c5a      	adds	r2, r3, #1
 8004d7c:	6022      	str	r2, [r4, #0]
 8004d7e:	701e      	strb	r6, [r3, #0]
 8004d80:	6963      	ldr	r3, [r4, #20]
 8004d82:	3001      	adds	r0, #1
 8004d84:	4283      	cmp	r3, r0
 8004d86:	d004      	beq.n	8004d92 <__swbuf_r+0x62>
 8004d88:	89a3      	ldrh	r3, [r4, #12]
 8004d8a:	07db      	lsls	r3, r3, #31
 8004d8c:	d506      	bpl.n	8004d9c <__swbuf_r+0x6c>
 8004d8e:	2e0a      	cmp	r6, #10
 8004d90:	d104      	bne.n	8004d9c <__swbuf_r+0x6c>
 8004d92:	4621      	mov	r1, r4
 8004d94:	4628      	mov	r0, r5
 8004d96:	f000 f92f 	bl	8004ff8 <_fflush_r>
 8004d9a:	b988      	cbnz	r0, 8004dc0 <__swbuf_r+0x90>
 8004d9c:	4638      	mov	r0, r7
 8004d9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004da0:	4b0a      	ldr	r3, [pc, #40]	; (8004dcc <__swbuf_r+0x9c>)
 8004da2:	429c      	cmp	r4, r3
 8004da4:	d101      	bne.n	8004daa <__swbuf_r+0x7a>
 8004da6:	68ac      	ldr	r4, [r5, #8]
 8004da8:	e7cf      	b.n	8004d4a <__swbuf_r+0x1a>
 8004daa:	4b09      	ldr	r3, [pc, #36]	; (8004dd0 <__swbuf_r+0xa0>)
 8004dac:	429c      	cmp	r4, r3
 8004dae:	bf08      	it	eq
 8004db0:	68ec      	ldreq	r4, [r5, #12]
 8004db2:	e7ca      	b.n	8004d4a <__swbuf_r+0x1a>
 8004db4:	4621      	mov	r1, r4
 8004db6:	4628      	mov	r0, r5
 8004db8:	f000 f80c 	bl	8004dd4 <__swsetup_r>
 8004dbc:	2800      	cmp	r0, #0
 8004dbe:	d0cb      	beq.n	8004d58 <__swbuf_r+0x28>
 8004dc0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004dc4:	e7ea      	b.n	8004d9c <__swbuf_r+0x6c>
 8004dc6:	bf00      	nop
 8004dc8:	080062e4 	.word	0x080062e4
 8004dcc:	08006304 	.word	0x08006304
 8004dd0:	080062c4 	.word	0x080062c4

08004dd4 <__swsetup_r>:
 8004dd4:	4b32      	ldr	r3, [pc, #200]	; (8004ea0 <__swsetup_r+0xcc>)
 8004dd6:	b570      	push	{r4, r5, r6, lr}
 8004dd8:	681d      	ldr	r5, [r3, #0]
 8004dda:	4606      	mov	r6, r0
 8004ddc:	460c      	mov	r4, r1
 8004dde:	b125      	cbz	r5, 8004dea <__swsetup_r+0x16>
 8004de0:	69ab      	ldr	r3, [r5, #24]
 8004de2:	b913      	cbnz	r3, 8004dea <__swsetup_r+0x16>
 8004de4:	4628      	mov	r0, r5
 8004de6:	f000 f99b 	bl	8005120 <__sinit>
 8004dea:	4b2e      	ldr	r3, [pc, #184]	; (8004ea4 <__swsetup_r+0xd0>)
 8004dec:	429c      	cmp	r4, r3
 8004dee:	d10f      	bne.n	8004e10 <__swsetup_r+0x3c>
 8004df0:	686c      	ldr	r4, [r5, #4]
 8004df2:	89a3      	ldrh	r3, [r4, #12]
 8004df4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004df8:	0719      	lsls	r1, r3, #28
 8004dfa:	d42c      	bmi.n	8004e56 <__swsetup_r+0x82>
 8004dfc:	06dd      	lsls	r5, r3, #27
 8004dfe:	d411      	bmi.n	8004e24 <__swsetup_r+0x50>
 8004e00:	2309      	movs	r3, #9
 8004e02:	6033      	str	r3, [r6, #0]
 8004e04:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004e08:	81a3      	strh	r3, [r4, #12]
 8004e0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e0e:	e03e      	b.n	8004e8e <__swsetup_r+0xba>
 8004e10:	4b25      	ldr	r3, [pc, #148]	; (8004ea8 <__swsetup_r+0xd4>)
 8004e12:	429c      	cmp	r4, r3
 8004e14:	d101      	bne.n	8004e1a <__swsetup_r+0x46>
 8004e16:	68ac      	ldr	r4, [r5, #8]
 8004e18:	e7eb      	b.n	8004df2 <__swsetup_r+0x1e>
 8004e1a:	4b24      	ldr	r3, [pc, #144]	; (8004eac <__swsetup_r+0xd8>)
 8004e1c:	429c      	cmp	r4, r3
 8004e1e:	bf08      	it	eq
 8004e20:	68ec      	ldreq	r4, [r5, #12]
 8004e22:	e7e6      	b.n	8004df2 <__swsetup_r+0x1e>
 8004e24:	0758      	lsls	r0, r3, #29
 8004e26:	d512      	bpl.n	8004e4e <__swsetup_r+0x7a>
 8004e28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e2a:	b141      	cbz	r1, 8004e3e <__swsetup_r+0x6a>
 8004e2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e30:	4299      	cmp	r1, r3
 8004e32:	d002      	beq.n	8004e3a <__swsetup_r+0x66>
 8004e34:	4630      	mov	r0, r6
 8004e36:	f000 fa93 	bl	8005360 <_free_r>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	6363      	str	r3, [r4, #52]	; 0x34
 8004e3e:	89a3      	ldrh	r3, [r4, #12]
 8004e40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004e44:	81a3      	strh	r3, [r4, #12]
 8004e46:	2300      	movs	r3, #0
 8004e48:	6063      	str	r3, [r4, #4]
 8004e4a:	6923      	ldr	r3, [r4, #16]
 8004e4c:	6023      	str	r3, [r4, #0]
 8004e4e:	89a3      	ldrh	r3, [r4, #12]
 8004e50:	f043 0308 	orr.w	r3, r3, #8
 8004e54:	81a3      	strh	r3, [r4, #12]
 8004e56:	6923      	ldr	r3, [r4, #16]
 8004e58:	b94b      	cbnz	r3, 8004e6e <__swsetup_r+0x9a>
 8004e5a:	89a3      	ldrh	r3, [r4, #12]
 8004e5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004e60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e64:	d003      	beq.n	8004e6e <__swsetup_r+0x9a>
 8004e66:	4621      	mov	r1, r4
 8004e68:	4630      	mov	r0, r6
 8004e6a:	f000 fa31 	bl	80052d0 <__smakebuf_r>
 8004e6e:	89a0      	ldrh	r0, [r4, #12]
 8004e70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e74:	f010 0301 	ands.w	r3, r0, #1
 8004e78:	d00a      	beq.n	8004e90 <__swsetup_r+0xbc>
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	60a3      	str	r3, [r4, #8]
 8004e7e:	6963      	ldr	r3, [r4, #20]
 8004e80:	425b      	negs	r3, r3
 8004e82:	61a3      	str	r3, [r4, #24]
 8004e84:	6923      	ldr	r3, [r4, #16]
 8004e86:	b943      	cbnz	r3, 8004e9a <__swsetup_r+0xc6>
 8004e88:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004e8c:	d1ba      	bne.n	8004e04 <__swsetup_r+0x30>
 8004e8e:	bd70      	pop	{r4, r5, r6, pc}
 8004e90:	0781      	lsls	r1, r0, #30
 8004e92:	bf58      	it	pl
 8004e94:	6963      	ldrpl	r3, [r4, #20]
 8004e96:	60a3      	str	r3, [r4, #8]
 8004e98:	e7f4      	b.n	8004e84 <__swsetup_r+0xb0>
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	e7f7      	b.n	8004e8e <__swsetup_r+0xba>
 8004e9e:	bf00      	nop
 8004ea0:	2000000c 	.word	0x2000000c
 8004ea4:	080062e4 	.word	0x080062e4
 8004ea8:	08006304 	.word	0x08006304
 8004eac:	080062c4 	.word	0x080062c4

08004eb0 <__assert_func>:
 8004eb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004eb2:	4614      	mov	r4, r2
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	4b09      	ldr	r3, [pc, #36]	; (8004edc <__assert_func+0x2c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4605      	mov	r5, r0
 8004ebc:	68d8      	ldr	r0, [r3, #12]
 8004ebe:	b14c      	cbz	r4, 8004ed4 <__assert_func+0x24>
 8004ec0:	4b07      	ldr	r3, [pc, #28]	; (8004ee0 <__assert_func+0x30>)
 8004ec2:	9100      	str	r1, [sp, #0]
 8004ec4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004ec8:	4906      	ldr	r1, [pc, #24]	; (8004ee4 <__assert_func+0x34>)
 8004eca:	462b      	mov	r3, r5
 8004ecc:	f000 f9a6 	bl	800521c <fiprintf>
 8004ed0:	f000 ffd6 	bl	8005e80 <abort>
 8004ed4:	4b04      	ldr	r3, [pc, #16]	; (8004ee8 <__assert_func+0x38>)
 8004ed6:	461c      	mov	r4, r3
 8004ed8:	e7f3      	b.n	8004ec2 <__assert_func+0x12>
 8004eda:	bf00      	nop
 8004edc:	2000000c 	.word	0x2000000c
 8004ee0:	08006184 	.word	0x08006184
 8004ee4:	08006191 	.word	0x08006191
 8004ee8:	080061bf 	.word	0x080061bf

08004eec <__sflush_r>:
 8004eec:	898a      	ldrh	r2, [r1, #12]
 8004eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ef2:	4605      	mov	r5, r0
 8004ef4:	0710      	lsls	r0, r2, #28
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	d458      	bmi.n	8004fac <__sflush_r+0xc0>
 8004efa:	684b      	ldr	r3, [r1, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	dc05      	bgt.n	8004f0c <__sflush_r+0x20>
 8004f00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	dc02      	bgt.n	8004f0c <__sflush_r+0x20>
 8004f06:	2000      	movs	r0, #0
 8004f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f0e:	2e00      	cmp	r6, #0
 8004f10:	d0f9      	beq.n	8004f06 <__sflush_r+0x1a>
 8004f12:	2300      	movs	r3, #0
 8004f14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004f18:	682f      	ldr	r7, [r5, #0]
 8004f1a:	602b      	str	r3, [r5, #0]
 8004f1c:	d032      	beq.n	8004f84 <__sflush_r+0x98>
 8004f1e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004f20:	89a3      	ldrh	r3, [r4, #12]
 8004f22:	075a      	lsls	r2, r3, #29
 8004f24:	d505      	bpl.n	8004f32 <__sflush_r+0x46>
 8004f26:	6863      	ldr	r3, [r4, #4]
 8004f28:	1ac0      	subs	r0, r0, r3
 8004f2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004f2c:	b10b      	cbz	r3, 8004f32 <__sflush_r+0x46>
 8004f2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f30:	1ac0      	subs	r0, r0, r3
 8004f32:	2300      	movs	r3, #0
 8004f34:	4602      	mov	r2, r0
 8004f36:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f38:	6a21      	ldr	r1, [r4, #32]
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	47b0      	blx	r6
 8004f3e:	1c43      	adds	r3, r0, #1
 8004f40:	89a3      	ldrh	r3, [r4, #12]
 8004f42:	d106      	bne.n	8004f52 <__sflush_r+0x66>
 8004f44:	6829      	ldr	r1, [r5, #0]
 8004f46:	291d      	cmp	r1, #29
 8004f48:	d82c      	bhi.n	8004fa4 <__sflush_r+0xb8>
 8004f4a:	4a2a      	ldr	r2, [pc, #168]	; (8004ff4 <__sflush_r+0x108>)
 8004f4c:	40ca      	lsrs	r2, r1
 8004f4e:	07d6      	lsls	r6, r2, #31
 8004f50:	d528      	bpl.n	8004fa4 <__sflush_r+0xb8>
 8004f52:	2200      	movs	r2, #0
 8004f54:	6062      	str	r2, [r4, #4]
 8004f56:	04d9      	lsls	r1, r3, #19
 8004f58:	6922      	ldr	r2, [r4, #16]
 8004f5a:	6022      	str	r2, [r4, #0]
 8004f5c:	d504      	bpl.n	8004f68 <__sflush_r+0x7c>
 8004f5e:	1c42      	adds	r2, r0, #1
 8004f60:	d101      	bne.n	8004f66 <__sflush_r+0x7a>
 8004f62:	682b      	ldr	r3, [r5, #0]
 8004f64:	b903      	cbnz	r3, 8004f68 <__sflush_r+0x7c>
 8004f66:	6560      	str	r0, [r4, #84]	; 0x54
 8004f68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f6a:	602f      	str	r7, [r5, #0]
 8004f6c:	2900      	cmp	r1, #0
 8004f6e:	d0ca      	beq.n	8004f06 <__sflush_r+0x1a>
 8004f70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f74:	4299      	cmp	r1, r3
 8004f76:	d002      	beq.n	8004f7e <__sflush_r+0x92>
 8004f78:	4628      	mov	r0, r5
 8004f7a:	f000 f9f1 	bl	8005360 <_free_r>
 8004f7e:	2000      	movs	r0, #0
 8004f80:	6360      	str	r0, [r4, #52]	; 0x34
 8004f82:	e7c1      	b.n	8004f08 <__sflush_r+0x1c>
 8004f84:	6a21      	ldr	r1, [r4, #32]
 8004f86:	2301      	movs	r3, #1
 8004f88:	4628      	mov	r0, r5
 8004f8a:	47b0      	blx	r6
 8004f8c:	1c41      	adds	r1, r0, #1
 8004f8e:	d1c7      	bne.n	8004f20 <__sflush_r+0x34>
 8004f90:	682b      	ldr	r3, [r5, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d0c4      	beq.n	8004f20 <__sflush_r+0x34>
 8004f96:	2b1d      	cmp	r3, #29
 8004f98:	d001      	beq.n	8004f9e <__sflush_r+0xb2>
 8004f9a:	2b16      	cmp	r3, #22
 8004f9c:	d101      	bne.n	8004fa2 <__sflush_r+0xb6>
 8004f9e:	602f      	str	r7, [r5, #0]
 8004fa0:	e7b1      	b.n	8004f06 <__sflush_r+0x1a>
 8004fa2:	89a3      	ldrh	r3, [r4, #12]
 8004fa4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fa8:	81a3      	strh	r3, [r4, #12]
 8004faa:	e7ad      	b.n	8004f08 <__sflush_r+0x1c>
 8004fac:	690f      	ldr	r7, [r1, #16]
 8004fae:	2f00      	cmp	r7, #0
 8004fb0:	d0a9      	beq.n	8004f06 <__sflush_r+0x1a>
 8004fb2:	0793      	lsls	r3, r2, #30
 8004fb4:	680e      	ldr	r6, [r1, #0]
 8004fb6:	bf08      	it	eq
 8004fb8:	694b      	ldreq	r3, [r1, #20]
 8004fba:	600f      	str	r7, [r1, #0]
 8004fbc:	bf18      	it	ne
 8004fbe:	2300      	movne	r3, #0
 8004fc0:	eba6 0807 	sub.w	r8, r6, r7
 8004fc4:	608b      	str	r3, [r1, #8]
 8004fc6:	f1b8 0f00 	cmp.w	r8, #0
 8004fca:	dd9c      	ble.n	8004f06 <__sflush_r+0x1a>
 8004fcc:	6a21      	ldr	r1, [r4, #32]
 8004fce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004fd0:	4643      	mov	r3, r8
 8004fd2:	463a      	mov	r2, r7
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	47b0      	blx	r6
 8004fd8:	2800      	cmp	r0, #0
 8004fda:	dc06      	bgt.n	8004fea <__sflush_r+0xfe>
 8004fdc:	89a3      	ldrh	r3, [r4, #12]
 8004fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fe2:	81a3      	strh	r3, [r4, #12]
 8004fe4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fe8:	e78e      	b.n	8004f08 <__sflush_r+0x1c>
 8004fea:	4407      	add	r7, r0
 8004fec:	eba8 0800 	sub.w	r8, r8, r0
 8004ff0:	e7e9      	b.n	8004fc6 <__sflush_r+0xda>
 8004ff2:	bf00      	nop
 8004ff4:	20400001 	.word	0x20400001

08004ff8 <_fflush_r>:
 8004ff8:	b538      	push	{r3, r4, r5, lr}
 8004ffa:	690b      	ldr	r3, [r1, #16]
 8004ffc:	4605      	mov	r5, r0
 8004ffe:	460c      	mov	r4, r1
 8005000:	b913      	cbnz	r3, 8005008 <_fflush_r+0x10>
 8005002:	2500      	movs	r5, #0
 8005004:	4628      	mov	r0, r5
 8005006:	bd38      	pop	{r3, r4, r5, pc}
 8005008:	b118      	cbz	r0, 8005012 <_fflush_r+0x1a>
 800500a:	6983      	ldr	r3, [r0, #24]
 800500c:	b90b      	cbnz	r3, 8005012 <_fflush_r+0x1a>
 800500e:	f000 f887 	bl	8005120 <__sinit>
 8005012:	4b14      	ldr	r3, [pc, #80]	; (8005064 <_fflush_r+0x6c>)
 8005014:	429c      	cmp	r4, r3
 8005016:	d11b      	bne.n	8005050 <_fflush_r+0x58>
 8005018:	686c      	ldr	r4, [r5, #4]
 800501a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0ef      	beq.n	8005002 <_fflush_r+0xa>
 8005022:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005024:	07d0      	lsls	r0, r2, #31
 8005026:	d404      	bmi.n	8005032 <_fflush_r+0x3a>
 8005028:	0599      	lsls	r1, r3, #22
 800502a:	d402      	bmi.n	8005032 <_fflush_r+0x3a>
 800502c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800502e:	f000 f927 	bl	8005280 <__retarget_lock_acquire_recursive>
 8005032:	4628      	mov	r0, r5
 8005034:	4621      	mov	r1, r4
 8005036:	f7ff ff59 	bl	8004eec <__sflush_r>
 800503a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800503c:	07da      	lsls	r2, r3, #31
 800503e:	4605      	mov	r5, r0
 8005040:	d4e0      	bmi.n	8005004 <_fflush_r+0xc>
 8005042:	89a3      	ldrh	r3, [r4, #12]
 8005044:	059b      	lsls	r3, r3, #22
 8005046:	d4dd      	bmi.n	8005004 <_fflush_r+0xc>
 8005048:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800504a:	f000 f91a 	bl	8005282 <__retarget_lock_release_recursive>
 800504e:	e7d9      	b.n	8005004 <_fflush_r+0xc>
 8005050:	4b05      	ldr	r3, [pc, #20]	; (8005068 <_fflush_r+0x70>)
 8005052:	429c      	cmp	r4, r3
 8005054:	d101      	bne.n	800505a <_fflush_r+0x62>
 8005056:	68ac      	ldr	r4, [r5, #8]
 8005058:	e7df      	b.n	800501a <_fflush_r+0x22>
 800505a:	4b04      	ldr	r3, [pc, #16]	; (800506c <_fflush_r+0x74>)
 800505c:	429c      	cmp	r4, r3
 800505e:	bf08      	it	eq
 8005060:	68ec      	ldreq	r4, [r5, #12]
 8005062:	e7da      	b.n	800501a <_fflush_r+0x22>
 8005064:	080062e4 	.word	0x080062e4
 8005068:	08006304 	.word	0x08006304
 800506c:	080062c4 	.word	0x080062c4

08005070 <std>:
 8005070:	2300      	movs	r3, #0
 8005072:	b510      	push	{r4, lr}
 8005074:	4604      	mov	r4, r0
 8005076:	e9c0 3300 	strd	r3, r3, [r0]
 800507a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800507e:	6083      	str	r3, [r0, #8]
 8005080:	8181      	strh	r1, [r0, #12]
 8005082:	6643      	str	r3, [r0, #100]	; 0x64
 8005084:	81c2      	strh	r2, [r0, #14]
 8005086:	6183      	str	r3, [r0, #24]
 8005088:	4619      	mov	r1, r3
 800508a:	2208      	movs	r2, #8
 800508c:	305c      	adds	r0, #92	; 0x5c
 800508e:	f7ff fcc1 	bl	8004a14 <memset>
 8005092:	4b05      	ldr	r3, [pc, #20]	; (80050a8 <std+0x38>)
 8005094:	6263      	str	r3, [r4, #36]	; 0x24
 8005096:	4b05      	ldr	r3, [pc, #20]	; (80050ac <std+0x3c>)
 8005098:	62a3      	str	r3, [r4, #40]	; 0x28
 800509a:	4b05      	ldr	r3, [pc, #20]	; (80050b0 <std+0x40>)
 800509c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800509e:	4b05      	ldr	r3, [pc, #20]	; (80050b4 <std+0x44>)
 80050a0:	6224      	str	r4, [r4, #32]
 80050a2:	6323      	str	r3, [r4, #48]	; 0x30
 80050a4:	bd10      	pop	{r4, pc}
 80050a6:	bf00      	nop
 80050a8:	08005dd5 	.word	0x08005dd5
 80050ac:	08005df7 	.word	0x08005df7
 80050b0:	08005e2f 	.word	0x08005e2f
 80050b4:	08005e53 	.word	0x08005e53

080050b8 <_cleanup_r>:
 80050b8:	4901      	ldr	r1, [pc, #4]	; (80050c0 <_cleanup_r+0x8>)
 80050ba:	f000 b8c1 	b.w	8005240 <_fwalk_reent>
 80050be:	bf00      	nop
 80050c0:	08004ff9 	.word	0x08004ff9

080050c4 <__sfmoreglue>:
 80050c4:	b570      	push	{r4, r5, r6, lr}
 80050c6:	2268      	movs	r2, #104	; 0x68
 80050c8:	1e4d      	subs	r5, r1, #1
 80050ca:	4355      	muls	r5, r2
 80050cc:	460e      	mov	r6, r1
 80050ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80050d2:	f000 f9b1 	bl	8005438 <_malloc_r>
 80050d6:	4604      	mov	r4, r0
 80050d8:	b140      	cbz	r0, 80050ec <__sfmoreglue+0x28>
 80050da:	2100      	movs	r1, #0
 80050dc:	e9c0 1600 	strd	r1, r6, [r0]
 80050e0:	300c      	adds	r0, #12
 80050e2:	60a0      	str	r0, [r4, #8]
 80050e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80050e8:	f7ff fc94 	bl	8004a14 <memset>
 80050ec:	4620      	mov	r0, r4
 80050ee:	bd70      	pop	{r4, r5, r6, pc}

080050f0 <__sfp_lock_acquire>:
 80050f0:	4801      	ldr	r0, [pc, #4]	; (80050f8 <__sfp_lock_acquire+0x8>)
 80050f2:	f000 b8c5 	b.w	8005280 <__retarget_lock_acquire_recursive>
 80050f6:	bf00      	nop
 80050f8:	20000121 	.word	0x20000121

080050fc <__sfp_lock_release>:
 80050fc:	4801      	ldr	r0, [pc, #4]	; (8005104 <__sfp_lock_release+0x8>)
 80050fe:	f000 b8c0 	b.w	8005282 <__retarget_lock_release_recursive>
 8005102:	bf00      	nop
 8005104:	20000121 	.word	0x20000121

08005108 <__sinit_lock_acquire>:
 8005108:	4801      	ldr	r0, [pc, #4]	; (8005110 <__sinit_lock_acquire+0x8>)
 800510a:	f000 b8b9 	b.w	8005280 <__retarget_lock_acquire_recursive>
 800510e:	bf00      	nop
 8005110:	20000122 	.word	0x20000122

08005114 <__sinit_lock_release>:
 8005114:	4801      	ldr	r0, [pc, #4]	; (800511c <__sinit_lock_release+0x8>)
 8005116:	f000 b8b4 	b.w	8005282 <__retarget_lock_release_recursive>
 800511a:	bf00      	nop
 800511c:	20000122 	.word	0x20000122

08005120 <__sinit>:
 8005120:	b510      	push	{r4, lr}
 8005122:	4604      	mov	r4, r0
 8005124:	f7ff fff0 	bl	8005108 <__sinit_lock_acquire>
 8005128:	69a3      	ldr	r3, [r4, #24]
 800512a:	b11b      	cbz	r3, 8005134 <__sinit+0x14>
 800512c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005130:	f7ff bff0 	b.w	8005114 <__sinit_lock_release>
 8005134:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005138:	6523      	str	r3, [r4, #80]	; 0x50
 800513a:	4b13      	ldr	r3, [pc, #76]	; (8005188 <__sinit+0x68>)
 800513c:	4a13      	ldr	r2, [pc, #76]	; (800518c <__sinit+0x6c>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	62a2      	str	r2, [r4, #40]	; 0x28
 8005142:	42a3      	cmp	r3, r4
 8005144:	bf04      	itt	eq
 8005146:	2301      	moveq	r3, #1
 8005148:	61a3      	streq	r3, [r4, #24]
 800514a:	4620      	mov	r0, r4
 800514c:	f000 f820 	bl	8005190 <__sfp>
 8005150:	6060      	str	r0, [r4, #4]
 8005152:	4620      	mov	r0, r4
 8005154:	f000 f81c 	bl	8005190 <__sfp>
 8005158:	60a0      	str	r0, [r4, #8]
 800515a:	4620      	mov	r0, r4
 800515c:	f000 f818 	bl	8005190 <__sfp>
 8005160:	2200      	movs	r2, #0
 8005162:	60e0      	str	r0, [r4, #12]
 8005164:	2104      	movs	r1, #4
 8005166:	6860      	ldr	r0, [r4, #4]
 8005168:	f7ff ff82 	bl	8005070 <std>
 800516c:	68a0      	ldr	r0, [r4, #8]
 800516e:	2201      	movs	r2, #1
 8005170:	2109      	movs	r1, #9
 8005172:	f7ff ff7d 	bl	8005070 <std>
 8005176:	68e0      	ldr	r0, [r4, #12]
 8005178:	2202      	movs	r2, #2
 800517a:	2112      	movs	r1, #18
 800517c:	f7ff ff78 	bl	8005070 <std>
 8005180:	2301      	movs	r3, #1
 8005182:	61a3      	str	r3, [r4, #24]
 8005184:	e7d2      	b.n	800512c <__sinit+0xc>
 8005186:	bf00      	nop
 8005188:	0800610c 	.word	0x0800610c
 800518c:	080050b9 	.word	0x080050b9

08005190 <__sfp>:
 8005190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005192:	4607      	mov	r7, r0
 8005194:	f7ff ffac 	bl	80050f0 <__sfp_lock_acquire>
 8005198:	4b1e      	ldr	r3, [pc, #120]	; (8005214 <__sfp+0x84>)
 800519a:	681e      	ldr	r6, [r3, #0]
 800519c:	69b3      	ldr	r3, [r6, #24]
 800519e:	b913      	cbnz	r3, 80051a6 <__sfp+0x16>
 80051a0:	4630      	mov	r0, r6
 80051a2:	f7ff ffbd 	bl	8005120 <__sinit>
 80051a6:	3648      	adds	r6, #72	; 0x48
 80051a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80051ac:	3b01      	subs	r3, #1
 80051ae:	d503      	bpl.n	80051b8 <__sfp+0x28>
 80051b0:	6833      	ldr	r3, [r6, #0]
 80051b2:	b30b      	cbz	r3, 80051f8 <__sfp+0x68>
 80051b4:	6836      	ldr	r6, [r6, #0]
 80051b6:	e7f7      	b.n	80051a8 <__sfp+0x18>
 80051b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80051bc:	b9d5      	cbnz	r5, 80051f4 <__sfp+0x64>
 80051be:	4b16      	ldr	r3, [pc, #88]	; (8005218 <__sfp+0x88>)
 80051c0:	60e3      	str	r3, [r4, #12]
 80051c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80051c6:	6665      	str	r5, [r4, #100]	; 0x64
 80051c8:	f000 f859 	bl	800527e <__retarget_lock_init_recursive>
 80051cc:	f7ff ff96 	bl	80050fc <__sfp_lock_release>
 80051d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80051d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80051d8:	6025      	str	r5, [r4, #0]
 80051da:	61a5      	str	r5, [r4, #24]
 80051dc:	2208      	movs	r2, #8
 80051de:	4629      	mov	r1, r5
 80051e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80051e4:	f7ff fc16 	bl	8004a14 <memset>
 80051e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80051ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80051f0:	4620      	mov	r0, r4
 80051f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051f4:	3468      	adds	r4, #104	; 0x68
 80051f6:	e7d9      	b.n	80051ac <__sfp+0x1c>
 80051f8:	2104      	movs	r1, #4
 80051fa:	4638      	mov	r0, r7
 80051fc:	f7ff ff62 	bl	80050c4 <__sfmoreglue>
 8005200:	4604      	mov	r4, r0
 8005202:	6030      	str	r0, [r6, #0]
 8005204:	2800      	cmp	r0, #0
 8005206:	d1d5      	bne.n	80051b4 <__sfp+0x24>
 8005208:	f7ff ff78 	bl	80050fc <__sfp_lock_release>
 800520c:	230c      	movs	r3, #12
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	e7ee      	b.n	80051f0 <__sfp+0x60>
 8005212:	bf00      	nop
 8005214:	0800610c 	.word	0x0800610c
 8005218:	ffff0001 	.word	0xffff0001

0800521c <fiprintf>:
 800521c:	b40e      	push	{r1, r2, r3}
 800521e:	b503      	push	{r0, r1, lr}
 8005220:	4601      	mov	r1, r0
 8005222:	ab03      	add	r3, sp, #12
 8005224:	4805      	ldr	r0, [pc, #20]	; (800523c <fiprintf+0x20>)
 8005226:	f853 2b04 	ldr.w	r2, [r3], #4
 800522a:	6800      	ldr	r0, [r0, #0]
 800522c:	9301      	str	r3, [sp, #4]
 800522e:	f000 fafd 	bl	800582c <_vfiprintf_r>
 8005232:	b002      	add	sp, #8
 8005234:	f85d eb04 	ldr.w	lr, [sp], #4
 8005238:	b003      	add	sp, #12
 800523a:	4770      	bx	lr
 800523c:	2000000c 	.word	0x2000000c

08005240 <_fwalk_reent>:
 8005240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005244:	4606      	mov	r6, r0
 8005246:	4688      	mov	r8, r1
 8005248:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800524c:	2700      	movs	r7, #0
 800524e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005252:	f1b9 0901 	subs.w	r9, r9, #1
 8005256:	d505      	bpl.n	8005264 <_fwalk_reent+0x24>
 8005258:	6824      	ldr	r4, [r4, #0]
 800525a:	2c00      	cmp	r4, #0
 800525c:	d1f7      	bne.n	800524e <_fwalk_reent+0xe>
 800525e:	4638      	mov	r0, r7
 8005260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005264:	89ab      	ldrh	r3, [r5, #12]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d907      	bls.n	800527a <_fwalk_reent+0x3a>
 800526a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800526e:	3301      	adds	r3, #1
 8005270:	d003      	beq.n	800527a <_fwalk_reent+0x3a>
 8005272:	4629      	mov	r1, r5
 8005274:	4630      	mov	r0, r6
 8005276:	47c0      	blx	r8
 8005278:	4307      	orrs	r7, r0
 800527a:	3568      	adds	r5, #104	; 0x68
 800527c:	e7e9      	b.n	8005252 <_fwalk_reent+0x12>

0800527e <__retarget_lock_init_recursive>:
 800527e:	4770      	bx	lr

08005280 <__retarget_lock_acquire_recursive>:
 8005280:	4770      	bx	lr

08005282 <__retarget_lock_release_recursive>:
 8005282:	4770      	bx	lr

08005284 <__swhatbuf_r>:
 8005284:	b570      	push	{r4, r5, r6, lr}
 8005286:	460e      	mov	r6, r1
 8005288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800528c:	2900      	cmp	r1, #0
 800528e:	b096      	sub	sp, #88	; 0x58
 8005290:	4614      	mov	r4, r2
 8005292:	461d      	mov	r5, r3
 8005294:	da08      	bge.n	80052a8 <__swhatbuf_r+0x24>
 8005296:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	602a      	str	r2, [r5, #0]
 800529e:	061a      	lsls	r2, r3, #24
 80052a0:	d410      	bmi.n	80052c4 <__swhatbuf_r+0x40>
 80052a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052a6:	e00e      	b.n	80052c6 <__swhatbuf_r+0x42>
 80052a8:	466a      	mov	r2, sp
 80052aa:	f000 fe01 	bl	8005eb0 <_fstat_r>
 80052ae:	2800      	cmp	r0, #0
 80052b0:	dbf1      	blt.n	8005296 <__swhatbuf_r+0x12>
 80052b2:	9a01      	ldr	r2, [sp, #4]
 80052b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80052b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80052bc:	425a      	negs	r2, r3
 80052be:	415a      	adcs	r2, r3
 80052c0:	602a      	str	r2, [r5, #0]
 80052c2:	e7ee      	b.n	80052a2 <__swhatbuf_r+0x1e>
 80052c4:	2340      	movs	r3, #64	; 0x40
 80052c6:	2000      	movs	r0, #0
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	b016      	add	sp, #88	; 0x58
 80052cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080052d0 <__smakebuf_r>:
 80052d0:	898b      	ldrh	r3, [r1, #12]
 80052d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80052d4:	079d      	lsls	r5, r3, #30
 80052d6:	4606      	mov	r6, r0
 80052d8:	460c      	mov	r4, r1
 80052da:	d507      	bpl.n	80052ec <__smakebuf_r+0x1c>
 80052dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	6123      	str	r3, [r4, #16]
 80052e4:	2301      	movs	r3, #1
 80052e6:	6163      	str	r3, [r4, #20]
 80052e8:	b002      	add	sp, #8
 80052ea:	bd70      	pop	{r4, r5, r6, pc}
 80052ec:	ab01      	add	r3, sp, #4
 80052ee:	466a      	mov	r2, sp
 80052f0:	f7ff ffc8 	bl	8005284 <__swhatbuf_r>
 80052f4:	9900      	ldr	r1, [sp, #0]
 80052f6:	4605      	mov	r5, r0
 80052f8:	4630      	mov	r0, r6
 80052fa:	f000 f89d 	bl	8005438 <_malloc_r>
 80052fe:	b948      	cbnz	r0, 8005314 <__smakebuf_r+0x44>
 8005300:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005304:	059a      	lsls	r2, r3, #22
 8005306:	d4ef      	bmi.n	80052e8 <__smakebuf_r+0x18>
 8005308:	f023 0303 	bic.w	r3, r3, #3
 800530c:	f043 0302 	orr.w	r3, r3, #2
 8005310:	81a3      	strh	r3, [r4, #12]
 8005312:	e7e3      	b.n	80052dc <__smakebuf_r+0xc>
 8005314:	4b0d      	ldr	r3, [pc, #52]	; (800534c <__smakebuf_r+0x7c>)
 8005316:	62b3      	str	r3, [r6, #40]	; 0x28
 8005318:	89a3      	ldrh	r3, [r4, #12]
 800531a:	6020      	str	r0, [r4, #0]
 800531c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005320:	81a3      	strh	r3, [r4, #12]
 8005322:	9b00      	ldr	r3, [sp, #0]
 8005324:	6163      	str	r3, [r4, #20]
 8005326:	9b01      	ldr	r3, [sp, #4]
 8005328:	6120      	str	r0, [r4, #16]
 800532a:	b15b      	cbz	r3, 8005344 <__smakebuf_r+0x74>
 800532c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005330:	4630      	mov	r0, r6
 8005332:	f000 fdcf 	bl	8005ed4 <_isatty_r>
 8005336:	b128      	cbz	r0, 8005344 <__smakebuf_r+0x74>
 8005338:	89a3      	ldrh	r3, [r4, #12]
 800533a:	f023 0303 	bic.w	r3, r3, #3
 800533e:	f043 0301 	orr.w	r3, r3, #1
 8005342:	81a3      	strh	r3, [r4, #12]
 8005344:	89a0      	ldrh	r0, [r4, #12]
 8005346:	4305      	orrs	r5, r0
 8005348:	81a5      	strh	r5, [r4, #12]
 800534a:	e7cd      	b.n	80052e8 <__smakebuf_r+0x18>
 800534c:	080050b9 	.word	0x080050b9

08005350 <malloc>:
 8005350:	4b02      	ldr	r3, [pc, #8]	; (800535c <malloc+0xc>)
 8005352:	4601      	mov	r1, r0
 8005354:	6818      	ldr	r0, [r3, #0]
 8005356:	f000 b86f 	b.w	8005438 <_malloc_r>
 800535a:	bf00      	nop
 800535c:	2000000c 	.word	0x2000000c

08005360 <_free_r>:
 8005360:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005362:	2900      	cmp	r1, #0
 8005364:	d044      	beq.n	80053f0 <_free_r+0x90>
 8005366:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800536a:	9001      	str	r0, [sp, #4]
 800536c:	2b00      	cmp	r3, #0
 800536e:	f1a1 0404 	sub.w	r4, r1, #4
 8005372:	bfb8      	it	lt
 8005374:	18e4      	addlt	r4, r4, r3
 8005376:	f000 fdf7 	bl	8005f68 <__malloc_lock>
 800537a:	4a1e      	ldr	r2, [pc, #120]	; (80053f4 <_free_r+0x94>)
 800537c:	9801      	ldr	r0, [sp, #4]
 800537e:	6813      	ldr	r3, [r2, #0]
 8005380:	b933      	cbnz	r3, 8005390 <_free_r+0x30>
 8005382:	6063      	str	r3, [r4, #4]
 8005384:	6014      	str	r4, [r2, #0]
 8005386:	b003      	add	sp, #12
 8005388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800538c:	f000 bdf2 	b.w	8005f74 <__malloc_unlock>
 8005390:	42a3      	cmp	r3, r4
 8005392:	d908      	bls.n	80053a6 <_free_r+0x46>
 8005394:	6825      	ldr	r5, [r4, #0]
 8005396:	1961      	adds	r1, r4, r5
 8005398:	428b      	cmp	r3, r1
 800539a:	bf01      	itttt	eq
 800539c:	6819      	ldreq	r1, [r3, #0]
 800539e:	685b      	ldreq	r3, [r3, #4]
 80053a0:	1949      	addeq	r1, r1, r5
 80053a2:	6021      	streq	r1, [r4, #0]
 80053a4:	e7ed      	b.n	8005382 <_free_r+0x22>
 80053a6:	461a      	mov	r2, r3
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	b10b      	cbz	r3, 80053b0 <_free_r+0x50>
 80053ac:	42a3      	cmp	r3, r4
 80053ae:	d9fa      	bls.n	80053a6 <_free_r+0x46>
 80053b0:	6811      	ldr	r1, [r2, #0]
 80053b2:	1855      	adds	r5, r2, r1
 80053b4:	42a5      	cmp	r5, r4
 80053b6:	d10b      	bne.n	80053d0 <_free_r+0x70>
 80053b8:	6824      	ldr	r4, [r4, #0]
 80053ba:	4421      	add	r1, r4
 80053bc:	1854      	adds	r4, r2, r1
 80053be:	42a3      	cmp	r3, r4
 80053c0:	6011      	str	r1, [r2, #0]
 80053c2:	d1e0      	bne.n	8005386 <_free_r+0x26>
 80053c4:	681c      	ldr	r4, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	6053      	str	r3, [r2, #4]
 80053ca:	4421      	add	r1, r4
 80053cc:	6011      	str	r1, [r2, #0]
 80053ce:	e7da      	b.n	8005386 <_free_r+0x26>
 80053d0:	d902      	bls.n	80053d8 <_free_r+0x78>
 80053d2:	230c      	movs	r3, #12
 80053d4:	6003      	str	r3, [r0, #0]
 80053d6:	e7d6      	b.n	8005386 <_free_r+0x26>
 80053d8:	6825      	ldr	r5, [r4, #0]
 80053da:	1961      	adds	r1, r4, r5
 80053dc:	428b      	cmp	r3, r1
 80053de:	bf04      	itt	eq
 80053e0:	6819      	ldreq	r1, [r3, #0]
 80053e2:	685b      	ldreq	r3, [r3, #4]
 80053e4:	6063      	str	r3, [r4, #4]
 80053e6:	bf04      	itt	eq
 80053e8:	1949      	addeq	r1, r1, r5
 80053ea:	6021      	streq	r1, [r4, #0]
 80053ec:	6054      	str	r4, [r2, #4]
 80053ee:	e7ca      	b.n	8005386 <_free_r+0x26>
 80053f0:	b003      	add	sp, #12
 80053f2:	bd30      	pop	{r4, r5, pc}
 80053f4:	20000124 	.word	0x20000124

080053f8 <sbrk_aligned>:
 80053f8:	b570      	push	{r4, r5, r6, lr}
 80053fa:	4e0e      	ldr	r6, [pc, #56]	; (8005434 <sbrk_aligned+0x3c>)
 80053fc:	460c      	mov	r4, r1
 80053fe:	6831      	ldr	r1, [r6, #0]
 8005400:	4605      	mov	r5, r0
 8005402:	b911      	cbnz	r1, 800540a <sbrk_aligned+0x12>
 8005404:	f000 fcd6 	bl	8005db4 <_sbrk_r>
 8005408:	6030      	str	r0, [r6, #0]
 800540a:	4621      	mov	r1, r4
 800540c:	4628      	mov	r0, r5
 800540e:	f000 fcd1 	bl	8005db4 <_sbrk_r>
 8005412:	1c43      	adds	r3, r0, #1
 8005414:	d00a      	beq.n	800542c <sbrk_aligned+0x34>
 8005416:	1cc4      	adds	r4, r0, #3
 8005418:	f024 0403 	bic.w	r4, r4, #3
 800541c:	42a0      	cmp	r0, r4
 800541e:	d007      	beq.n	8005430 <sbrk_aligned+0x38>
 8005420:	1a21      	subs	r1, r4, r0
 8005422:	4628      	mov	r0, r5
 8005424:	f000 fcc6 	bl	8005db4 <_sbrk_r>
 8005428:	3001      	adds	r0, #1
 800542a:	d101      	bne.n	8005430 <sbrk_aligned+0x38>
 800542c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005430:	4620      	mov	r0, r4
 8005432:	bd70      	pop	{r4, r5, r6, pc}
 8005434:	20000128 	.word	0x20000128

08005438 <_malloc_r>:
 8005438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800543c:	1ccd      	adds	r5, r1, #3
 800543e:	f025 0503 	bic.w	r5, r5, #3
 8005442:	3508      	adds	r5, #8
 8005444:	2d0c      	cmp	r5, #12
 8005446:	bf38      	it	cc
 8005448:	250c      	movcc	r5, #12
 800544a:	2d00      	cmp	r5, #0
 800544c:	4607      	mov	r7, r0
 800544e:	db01      	blt.n	8005454 <_malloc_r+0x1c>
 8005450:	42a9      	cmp	r1, r5
 8005452:	d905      	bls.n	8005460 <_malloc_r+0x28>
 8005454:	230c      	movs	r3, #12
 8005456:	603b      	str	r3, [r7, #0]
 8005458:	2600      	movs	r6, #0
 800545a:	4630      	mov	r0, r6
 800545c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005460:	4e2e      	ldr	r6, [pc, #184]	; (800551c <_malloc_r+0xe4>)
 8005462:	f000 fd81 	bl	8005f68 <__malloc_lock>
 8005466:	6833      	ldr	r3, [r6, #0]
 8005468:	461c      	mov	r4, r3
 800546a:	bb34      	cbnz	r4, 80054ba <_malloc_r+0x82>
 800546c:	4629      	mov	r1, r5
 800546e:	4638      	mov	r0, r7
 8005470:	f7ff ffc2 	bl	80053f8 <sbrk_aligned>
 8005474:	1c43      	adds	r3, r0, #1
 8005476:	4604      	mov	r4, r0
 8005478:	d14d      	bne.n	8005516 <_malloc_r+0xde>
 800547a:	6834      	ldr	r4, [r6, #0]
 800547c:	4626      	mov	r6, r4
 800547e:	2e00      	cmp	r6, #0
 8005480:	d140      	bne.n	8005504 <_malloc_r+0xcc>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	4631      	mov	r1, r6
 8005486:	4638      	mov	r0, r7
 8005488:	eb04 0803 	add.w	r8, r4, r3
 800548c:	f000 fc92 	bl	8005db4 <_sbrk_r>
 8005490:	4580      	cmp	r8, r0
 8005492:	d13a      	bne.n	800550a <_malloc_r+0xd2>
 8005494:	6821      	ldr	r1, [r4, #0]
 8005496:	3503      	adds	r5, #3
 8005498:	1a6d      	subs	r5, r5, r1
 800549a:	f025 0503 	bic.w	r5, r5, #3
 800549e:	3508      	adds	r5, #8
 80054a0:	2d0c      	cmp	r5, #12
 80054a2:	bf38      	it	cc
 80054a4:	250c      	movcc	r5, #12
 80054a6:	4629      	mov	r1, r5
 80054a8:	4638      	mov	r0, r7
 80054aa:	f7ff ffa5 	bl	80053f8 <sbrk_aligned>
 80054ae:	3001      	adds	r0, #1
 80054b0:	d02b      	beq.n	800550a <_malloc_r+0xd2>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	442b      	add	r3, r5
 80054b6:	6023      	str	r3, [r4, #0]
 80054b8:	e00e      	b.n	80054d8 <_malloc_r+0xa0>
 80054ba:	6822      	ldr	r2, [r4, #0]
 80054bc:	1b52      	subs	r2, r2, r5
 80054be:	d41e      	bmi.n	80054fe <_malloc_r+0xc6>
 80054c0:	2a0b      	cmp	r2, #11
 80054c2:	d916      	bls.n	80054f2 <_malloc_r+0xba>
 80054c4:	1961      	adds	r1, r4, r5
 80054c6:	42a3      	cmp	r3, r4
 80054c8:	6025      	str	r5, [r4, #0]
 80054ca:	bf18      	it	ne
 80054cc:	6059      	strne	r1, [r3, #4]
 80054ce:	6863      	ldr	r3, [r4, #4]
 80054d0:	bf08      	it	eq
 80054d2:	6031      	streq	r1, [r6, #0]
 80054d4:	5162      	str	r2, [r4, r5]
 80054d6:	604b      	str	r3, [r1, #4]
 80054d8:	4638      	mov	r0, r7
 80054da:	f104 060b 	add.w	r6, r4, #11
 80054de:	f000 fd49 	bl	8005f74 <__malloc_unlock>
 80054e2:	f026 0607 	bic.w	r6, r6, #7
 80054e6:	1d23      	adds	r3, r4, #4
 80054e8:	1af2      	subs	r2, r6, r3
 80054ea:	d0b6      	beq.n	800545a <_malloc_r+0x22>
 80054ec:	1b9b      	subs	r3, r3, r6
 80054ee:	50a3      	str	r3, [r4, r2]
 80054f0:	e7b3      	b.n	800545a <_malloc_r+0x22>
 80054f2:	6862      	ldr	r2, [r4, #4]
 80054f4:	42a3      	cmp	r3, r4
 80054f6:	bf0c      	ite	eq
 80054f8:	6032      	streq	r2, [r6, #0]
 80054fa:	605a      	strne	r2, [r3, #4]
 80054fc:	e7ec      	b.n	80054d8 <_malloc_r+0xa0>
 80054fe:	4623      	mov	r3, r4
 8005500:	6864      	ldr	r4, [r4, #4]
 8005502:	e7b2      	b.n	800546a <_malloc_r+0x32>
 8005504:	4634      	mov	r4, r6
 8005506:	6876      	ldr	r6, [r6, #4]
 8005508:	e7b9      	b.n	800547e <_malloc_r+0x46>
 800550a:	230c      	movs	r3, #12
 800550c:	603b      	str	r3, [r7, #0]
 800550e:	4638      	mov	r0, r7
 8005510:	f000 fd30 	bl	8005f74 <__malloc_unlock>
 8005514:	e7a1      	b.n	800545a <_malloc_r+0x22>
 8005516:	6025      	str	r5, [r4, #0]
 8005518:	e7de      	b.n	80054d8 <_malloc_r+0xa0>
 800551a:	bf00      	nop
 800551c:	20000124 	.word	0x20000124

08005520 <__ssputs_r>:
 8005520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005524:	688e      	ldr	r6, [r1, #8]
 8005526:	429e      	cmp	r6, r3
 8005528:	4682      	mov	sl, r0
 800552a:	460c      	mov	r4, r1
 800552c:	4690      	mov	r8, r2
 800552e:	461f      	mov	r7, r3
 8005530:	d838      	bhi.n	80055a4 <__ssputs_r+0x84>
 8005532:	898a      	ldrh	r2, [r1, #12]
 8005534:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005538:	d032      	beq.n	80055a0 <__ssputs_r+0x80>
 800553a:	6825      	ldr	r5, [r4, #0]
 800553c:	6909      	ldr	r1, [r1, #16]
 800553e:	eba5 0901 	sub.w	r9, r5, r1
 8005542:	6965      	ldr	r5, [r4, #20]
 8005544:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005548:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800554c:	3301      	adds	r3, #1
 800554e:	444b      	add	r3, r9
 8005550:	106d      	asrs	r5, r5, #1
 8005552:	429d      	cmp	r5, r3
 8005554:	bf38      	it	cc
 8005556:	461d      	movcc	r5, r3
 8005558:	0553      	lsls	r3, r2, #21
 800555a:	d531      	bpl.n	80055c0 <__ssputs_r+0xa0>
 800555c:	4629      	mov	r1, r5
 800555e:	f7ff ff6b 	bl	8005438 <_malloc_r>
 8005562:	4606      	mov	r6, r0
 8005564:	b950      	cbnz	r0, 800557c <__ssputs_r+0x5c>
 8005566:	230c      	movs	r3, #12
 8005568:	f8ca 3000 	str.w	r3, [sl]
 800556c:	89a3      	ldrh	r3, [r4, #12]
 800556e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005572:	81a3      	strh	r3, [r4, #12]
 8005574:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800557c:	6921      	ldr	r1, [r4, #16]
 800557e:	464a      	mov	r2, r9
 8005580:	f000 fcca 	bl	8005f18 <memcpy>
 8005584:	89a3      	ldrh	r3, [r4, #12]
 8005586:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800558a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800558e:	81a3      	strh	r3, [r4, #12]
 8005590:	6126      	str	r6, [r4, #16]
 8005592:	6165      	str	r5, [r4, #20]
 8005594:	444e      	add	r6, r9
 8005596:	eba5 0509 	sub.w	r5, r5, r9
 800559a:	6026      	str	r6, [r4, #0]
 800559c:	60a5      	str	r5, [r4, #8]
 800559e:	463e      	mov	r6, r7
 80055a0:	42be      	cmp	r6, r7
 80055a2:	d900      	bls.n	80055a6 <__ssputs_r+0x86>
 80055a4:	463e      	mov	r6, r7
 80055a6:	6820      	ldr	r0, [r4, #0]
 80055a8:	4632      	mov	r2, r6
 80055aa:	4641      	mov	r1, r8
 80055ac:	f000 fcc2 	bl	8005f34 <memmove>
 80055b0:	68a3      	ldr	r3, [r4, #8]
 80055b2:	1b9b      	subs	r3, r3, r6
 80055b4:	60a3      	str	r3, [r4, #8]
 80055b6:	6823      	ldr	r3, [r4, #0]
 80055b8:	4433      	add	r3, r6
 80055ba:	6023      	str	r3, [r4, #0]
 80055bc:	2000      	movs	r0, #0
 80055be:	e7db      	b.n	8005578 <__ssputs_r+0x58>
 80055c0:	462a      	mov	r2, r5
 80055c2:	f000 fcdd 	bl	8005f80 <_realloc_r>
 80055c6:	4606      	mov	r6, r0
 80055c8:	2800      	cmp	r0, #0
 80055ca:	d1e1      	bne.n	8005590 <__ssputs_r+0x70>
 80055cc:	6921      	ldr	r1, [r4, #16]
 80055ce:	4650      	mov	r0, sl
 80055d0:	f7ff fec6 	bl	8005360 <_free_r>
 80055d4:	e7c7      	b.n	8005566 <__ssputs_r+0x46>
	...

080055d8 <_svfiprintf_r>:
 80055d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055dc:	4698      	mov	r8, r3
 80055de:	898b      	ldrh	r3, [r1, #12]
 80055e0:	061b      	lsls	r3, r3, #24
 80055e2:	b09d      	sub	sp, #116	; 0x74
 80055e4:	4607      	mov	r7, r0
 80055e6:	460d      	mov	r5, r1
 80055e8:	4614      	mov	r4, r2
 80055ea:	d50e      	bpl.n	800560a <_svfiprintf_r+0x32>
 80055ec:	690b      	ldr	r3, [r1, #16]
 80055ee:	b963      	cbnz	r3, 800560a <_svfiprintf_r+0x32>
 80055f0:	2140      	movs	r1, #64	; 0x40
 80055f2:	f7ff ff21 	bl	8005438 <_malloc_r>
 80055f6:	6028      	str	r0, [r5, #0]
 80055f8:	6128      	str	r0, [r5, #16]
 80055fa:	b920      	cbnz	r0, 8005606 <_svfiprintf_r+0x2e>
 80055fc:	230c      	movs	r3, #12
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005604:	e0d1      	b.n	80057aa <_svfiprintf_r+0x1d2>
 8005606:	2340      	movs	r3, #64	; 0x40
 8005608:	616b      	str	r3, [r5, #20]
 800560a:	2300      	movs	r3, #0
 800560c:	9309      	str	r3, [sp, #36]	; 0x24
 800560e:	2320      	movs	r3, #32
 8005610:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005614:	f8cd 800c 	str.w	r8, [sp, #12]
 8005618:	2330      	movs	r3, #48	; 0x30
 800561a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80057c4 <_svfiprintf_r+0x1ec>
 800561e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005622:	f04f 0901 	mov.w	r9, #1
 8005626:	4623      	mov	r3, r4
 8005628:	469a      	mov	sl, r3
 800562a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800562e:	b10a      	cbz	r2, 8005634 <_svfiprintf_r+0x5c>
 8005630:	2a25      	cmp	r2, #37	; 0x25
 8005632:	d1f9      	bne.n	8005628 <_svfiprintf_r+0x50>
 8005634:	ebba 0b04 	subs.w	fp, sl, r4
 8005638:	d00b      	beq.n	8005652 <_svfiprintf_r+0x7a>
 800563a:	465b      	mov	r3, fp
 800563c:	4622      	mov	r2, r4
 800563e:	4629      	mov	r1, r5
 8005640:	4638      	mov	r0, r7
 8005642:	f7ff ff6d 	bl	8005520 <__ssputs_r>
 8005646:	3001      	adds	r0, #1
 8005648:	f000 80aa 	beq.w	80057a0 <_svfiprintf_r+0x1c8>
 800564c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800564e:	445a      	add	r2, fp
 8005650:	9209      	str	r2, [sp, #36]	; 0x24
 8005652:	f89a 3000 	ldrb.w	r3, [sl]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f000 80a2 	beq.w	80057a0 <_svfiprintf_r+0x1c8>
 800565c:	2300      	movs	r3, #0
 800565e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005662:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005666:	f10a 0a01 	add.w	sl, sl, #1
 800566a:	9304      	str	r3, [sp, #16]
 800566c:	9307      	str	r3, [sp, #28]
 800566e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005672:	931a      	str	r3, [sp, #104]	; 0x68
 8005674:	4654      	mov	r4, sl
 8005676:	2205      	movs	r2, #5
 8005678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800567c:	4851      	ldr	r0, [pc, #324]	; (80057c4 <_svfiprintf_r+0x1ec>)
 800567e:	f7fa fdbf 	bl	8000200 <memchr>
 8005682:	9a04      	ldr	r2, [sp, #16]
 8005684:	b9d8      	cbnz	r0, 80056be <_svfiprintf_r+0xe6>
 8005686:	06d0      	lsls	r0, r2, #27
 8005688:	bf44      	itt	mi
 800568a:	2320      	movmi	r3, #32
 800568c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005690:	0711      	lsls	r1, r2, #28
 8005692:	bf44      	itt	mi
 8005694:	232b      	movmi	r3, #43	; 0x2b
 8005696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800569a:	f89a 3000 	ldrb.w	r3, [sl]
 800569e:	2b2a      	cmp	r3, #42	; 0x2a
 80056a0:	d015      	beq.n	80056ce <_svfiprintf_r+0xf6>
 80056a2:	9a07      	ldr	r2, [sp, #28]
 80056a4:	4654      	mov	r4, sl
 80056a6:	2000      	movs	r0, #0
 80056a8:	f04f 0c0a 	mov.w	ip, #10
 80056ac:	4621      	mov	r1, r4
 80056ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056b2:	3b30      	subs	r3, #48	; 0x30
 80056b4:	2b09      	cmp	r3, #9
 80056b6:	d94e      	bls.n	8005756 <_svfiprintf_r+0x17e>
 80056b8:	b1b0      	cbz	r0, 80056e8 <_svfiprintf_r+0x110>
 80056ba:	9207      	str	r2, [sp, #28]
 80056bc:	e014      	b.n	80056e8 <_svfiprintf_r+0x110>
 80056be:	eba0 0308 	sub.w	r3, r0, r8
 80056c2:	fa09 f303 	lsl.w	r3, r9, r3
 80056c6:	4313      	orrs	r3, r2
 80056c8:	9304      	str	r3, [sp, #16]
 80056ca:	46a2      	mov	sl, r4
 80056cc:	e7d2      	b.n	8005674 <_svfiprintf_r+0x9c>
 80056ce:	9b03      	ldr	r3, [sp, #12]
 80056d0:	1d19      	adds	r1, r3, #4
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	9103      	str	r1, [sp, #12]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	bfbb      	ittet	lt
 80056da:	425b      	neglt	r3, r3
 80056dc:	f042 0202 	orrlt.w	r2, r2, #2
 80056e0:	9307      	strge	r3, [sp, #28]
 80056e2:	9307      	strlt	r3, [sp, #28]
 80056e4:	bfb8      	it	lt
 80056e6:	9204      	strlt	r2, [sp, #16]
 80056e8:	7823      	ldrb	r3, [r4, #0]
 80056ea:	2b2e      	cmp	r3, #46	; 0x2e
 80056ec:	d10c      	bne.n	8005708 <_svfiprintf_r+0x130>
 80056ee:	7863      	ldrb	r3, [r4, #1]
 80056f0:	2b2a      	cmp	r3, #42	; 0x2a
 80056f2:	d135      	bne.n	8005760 <_svfiprintf_r+0x188>
 80056f4:	9b03      	ldr	r3, [sp, #12]
 80056f6:	1d1a      	adds	r2, r3, #4
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	9203      	str	r2, [sp, #12]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	bfb8      	it	lt
 8005700:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005704:	3402      	adds	r4, #2
 8005706:	9305      	str	r3, [sp, #20]
 8005708:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80057d4 <_svfiprintf_r+0x1fc>
 800570c:	7821      	ldrb	r1, [r4, #0]
 800570e:	2203      	movs	r2, #3
 8005710:	4650      	mov	r0, sl
 8005712:	f7fa fd75 	bl	8000200 <memchr>
 8005716:	b140      	cbz	r0, 800572a <_svfiprintf_r+0x152>
 8005718:	2340      	movs	r3, #64	; 0x40
 800571a:	eba0 000a 	sub.w	r0, r0, sl
 800571e:	fa03 f000 	lsl.w	r0, r3, r0
 8005722:	9b04      	ldr	r3, [sp, #16]
 8005724:	4303      	orrs	r3, r0
 8005726:	3401      	adds	r4, #1
 8005728:	9304      	str	r3, [sp, #16]
 800572a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800572e:	4826      	ldr	r0, [pc, #152]	; (80057c8 <_svfiprintf_r+0x1f0>)
 8005730:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005734:	2206      	movs	r2, #6
 8005736:	f7fa fd63 	bl	8000200 <memchr>
 800573a:	2800      	cmp	r0, #0
 800573c:	d038      	beq.n	80057b0 <_svfiprintf_r+0x1d8>
 800573e:	4b23      	ldr	r3, [pc, #140]	; (80057cc <_svfiprintf_r+0x1f4>)
 8005740:	bb1b      	cbnz	r3, 800578a <_svfiprintf_r+0x1b2>
 8005742:	9b03      	ldr	r3, [sp, #12]
 8005744:	3307      	adds	r3, #7
 8005746:	f023 0307 	bic.w	r3, r3, #7
 800574a:	3308      	adds	r3, #8
 800574c:	9303      	str	r3, [sp, #12]
 800574e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005750:	4433      	add	r3, r6
 8005752:	9309      	str	r3, [sp, #36]	; 0x24
 8005754:	e767      	b.n	8005626 <_svfiprintf_r+0x4e>
 8005756:	fb0c 3202 	mla	r2, ip, r2, r3
 800575a:	460c      	mov	r4, r1
 800575c:	2001      	movs	r0, #1
 800575e:	e7a5      	b.n	80056ac <_svfiprintf_r+0xd4>
 8005760:	2300      	movs	r3, #0
 8005762:	3401      	adds	r4, #1
 8005764:	9305      	str	r3, [sp, #20]
 8005766:	4619      	mov	r1, r3
 8005768:	f04f 0c0a 	mov.w	ip, #10
 800576c:	4620      	mov	r0, r4
 800576e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005772:	3a30      	subs	r2, #48	; 0x30
 8005774:	2a09      	cmp	r2, #9
 8005776:	d903      	bls.n	8005780 <_svfiprintf_r+0x1a8>
 8005778:	2b00      	cmp	r3, #0
 800577a:	d0c5      	beq.n	8005708 <_svfiprintf_r+0x130>
 800577c:	9105      	str	r1, [sp, #20]
 800577e:	e7c3      	b.n	8005708 <_svfiprintf_r+0x130>
 8005780:	fb0c 2101 	mla	r1, ip, r1, r2
 8005784:	4604      	mov	r4, r0
 8005786:	2301      	movs	r3, #1
 8005788:	e7f0      	b.n	800576c <_svfiprintf_r+0x194>
 800578a:	ab03      	add	r3, sp, #12
 800578c:	9300      	str	r3, [sp, #0]
 800578e:	462a      	mov	r2, r5
 8005790:	4b0f      	ldr	r3, [pc, #60]	; (80057d0 <_svfiprintf_r+0x1f8>)
 8005792:	a904      	add	r1, sp, #16
 8005794:	4638      	mov	r0, r7
 8005796:	f3af 8000 	nop.w
 800579a:	1c42      	adds	r2, r0, #1
 800579c:	4606      	mov	r6, r0
 800579e:	d1d6      	bne.n	800574e <_svfiprintf_r+0x176>
 80057a0:	89ab      	ldrh	r3, [r5, #12]
 80057a2:	065b      	lsls	r3, r3, #25
 80057a4:	f53f af2c 	bmi.w	8005600 <_svfiprintf_r+0x28>
 80057a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80057aa:	b01d      	add	sp, #116	; 0x74
 80057ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b0:	ab03      	add	r3, sp, #12
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	462a      	mov	r2, r5
 80057b6:	4b06      	ldr	r3, [pc, #24]	; (80057d0 <_svfiprintf_r+0x1f8>)
 80057b8:	a904      	add	r1, sp, #16
 80057ba:	4638      	mov	r0, r7
 80057bc:	f000 f9d4 	bl	8005b68 <_printf_i>
 80057c0:	e7eb      	b.n	800579a <_svfiprintf_r+0x1c2>
 80057c2:	bf00      	nop
 80057c4:	08006324 	.word	0x08006324
 80057c8:	0800632e 	.word	0x0800632e
 80057cc:	00000000 	.word	0x00000000
 80057d0:	08005521 	.word	0x08005521
 80057d4:	0800632a 	.word	0x0800632a

080057d8 <__sfputc_r>:
 80057d8:	6893      	ldr	r3, [r2, #8]
 80057da:	3b01      	subs	r3, #1
 80057dc:	2b00      	cmp	r3, #0
 80057de:	b410      	push	{r4}
 80057e0:	6093      	str	r3, [r2, #8]
 80057e2:	da08      	bge.n	80057f6 <__sfputc_r+0x1e>
 80057e4:	6994      	ldr	r4, [r2, #24]
 80057e6:	42a3      	cmp	r3, r4
 80057e8:	db01      	blt.n	80057ee <__sfputc_r+0x16>
 80057ea:	290a      	cmp	r1, #10
 80057ec:	d103      	bne.n	80057f6 <__sfputc_r+0x1e>
 80057ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057f2:	f7ff ba9d 	b.w	8004d30 <__swbuf_r>
 80057f6:	6813      	ldr	r3, [r2, #0]
 80057f8:	1c58      	adds	r0, r3, #1
 80057fa:	6010      	str	r0, [r2, #0]
 80057fc:	7019      	strb	r1, [r3, #0]
 80057fe:	4608      	mov	r0, r1
 8005800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005804:	4770      	bx	lr

08005806 <__sfputs_r>:
 8005806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005808:	4606      	mov	r6, r0
 800580a:	460f      	mov	r7, r1
 800580c:	4614      	mov	r4, r2
 800580e:	18d5      	adds	r5, r2, r3
 8005810:	42ac      	cmp	r4, r5
 8005812:	d101      	bne.n	8005818 <__sfputs_r+0x12>
 8005814:	2000      	movs	r0, #0
 8005816:	e007      	b.n	8005828 <__sfputs_r+0x22>
 8005818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800581c:	463a      	mov	r2, r7
 800581e:	4630      	mov	r0, r6
 8005820:	f7ff ffda 	bl	80057d8 <__sfputc_r>
 8005824:	1c43      	adds	r3, r0, #1
 8005826:	d1f3      	bne.n	8005810 <__sfputs_r+0xa>
 8005828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800582c <_vfiprintf_r>:
 800582c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005830:	460d      	mov	r5, r1
 8005832:	b09d      	sub	sp, #116	; 0x74
 8005834:	4614      	mov	r4, r2
 8005836:	4698      	mov	r8, r3
 8005838:	4606      	mov	r6, r0
 800583a:	b118      	cbz	r0, 8005844 <_vfiprintf_r+0x18>
 800583c:	6983      	ldr	r3, [r0, #24]
 800583e:	b90b      	cbnz	r3, 8005844 <_vfiprintf_r+0x18>
 8005840:	f7ff fc6e 	bl	8005120 <__sinit>
 8005844:	4b89      	ldr	r3, [pc, #548]	; (8005a6c <_vfiprintf_r+0x240>)
 8005846:	429d      	cmp	r5, r3
 8005848:	d11b      	bne.n	8005882 <_vfiprintf_r+0x56>
 800584a:	6875      	ldr	r5, [r6, #4]
 800584c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800584e:	07d9      	lsls	r1, r3, #31
 8005850:	d405      	bmi.n	800585e <_vfiprintf_r+0x32>
 8005852:	89ab      	ldrh	r3, [r5, #12]
 8005854:	059a      	lsls	r2, r3, #22
 8005856:	d402      	bmi.n	800585e <_vfiprintf_r+0x32>
 8005858:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800585a:	f7ff fd11 	bl	8005280 <__retarget_lock_acquire_recursive>
 800585e:	89ab      	ldrh	r3, [r5, #12]
 8005860:	071b      	lsls	r3, r3, #28
 8005862:	d501      	bpl.n	8005868 <_vfiprintf_r+0x3c>
 8005864:	692b      	ldr	r3, [r5, #16]
 8005866:	b9eb      	cbnz	r3, 80058a4 <_vfiprintf_r+0x78>
 8005868:	4629      	mov	r1, r5
 800586a:	4630      	mov	r0, r6
 800586c:	f7ff fab2 	bl	8004dd4 <__swsetup_r>
 8005870:	b1c0      	cbz	r0, 80058a4 <_vfiprintf_r+0x78>
 8005872:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005874:	07dc      	lsls	r4, r3, #31
 8005876:	d50e      	bpl.n	8005896 <_vfiprintf_r+0x6a>
 8005878:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800587c:	b01d      	add	sp, #116	; 0x74
 800587e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005882:	4b7b      	ldr	r3, [pc, #492]	; (8005a70 <_vfiprintf_r+0x244>)
 8005884:	429d      	cmp	r5, r3
 8005886:	d101      	bne.n	800588c <_vfiprintf_r+0x60>
 8005888:	68b5      	ldr	r5, [r6, #8]
 800588a:	e7df      	b.n	800584c <_vfiprintf_r+0x20>
 800588c:	4b79      	ldr	r3, [pc, #484]	; (8005a74 <_vfiprintf_r+0x248>)
 800588e:	429d      	cmp	r5, r3
 8005890:	bf08      	it	eq
 8005892:	68f5      	ldreq	r5, [r6, #12]
 8005894:	e7da      	b.n	800584c <_vfiprintf_r+0x20>
 8005896:	89ab      	ldrh	r3, [r5, #12]
 8005898:	0598      	lsls	r0, r3, #22
 800589a:	d4ed      	bmi.n	8005878 <_vfiprintf_r+0x4c>
 800589c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800589e:	f7ff fcf0 	bl	8005282 <__retarget_lock_release_recursive>
 80058a2:	e7e9      	b.n	8005878 <_vfiprintf_r+0x4c>
 80058a4:	2300      	movs	r3, #0
 80058a6:	9309      	str	r3, [sp, #36]	; 0x24
 80058a8:	2320      	movs	r3, #32
 80058aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80058ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80058b2:	2330      	movs	r3, #48	; 0x30
 80058b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005a78 <_vfiprintf_r+0x24c>
 80058b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80058bc:	f04f 0901 	mov.w	r9, #1
 80058c0:	4623      	mov	r3, r4
 80058c2:	469a      	mov	sl, r3
 80058c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058c8:	b10a      	cbz	r2, 80058ce <_vfiprintf_r+0xa2>
 80058ca:	2a25      	cmp	r2, #37	; 0x25
 80058cc:	d1f9      	bne.n	80058c2 <_vfiprintf_r+0x96>
 80058ce:	ebba 0b04 	subs.w	fp, sl, r4
 80058d2:	d00b      	beq.n	80058ec <_vfiprintf_r+0xc0>
 80058d4:	465b      	mov	r3, fp
 80058d6:	4622      	mov	r2, r4
 80058d8:	4629      	mov	r1, r5
 80058da:	4630      	mov	r0, r6
 80058dc:	f7ff ff93 	bl	8005806 <__sfputs_r>
 80058e0:	3001      	adds	r0, #1
 80058e2:	f000 80aa 	beq.w	8005a3a <_vfiprintf_r+0x20e>
 80058e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058e8:	445a      	add	r2, fp
 80058ea:	9209      	str	r2, [sp, #36]	; 0x24
 80058ec:	f89a 3000 	ldrb.w	r3, [sl]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 80a2 	beq.w	8005a3a <_vfiprintf_r+0x20e>
 80058f6:	2300      	movs	r3, #0
 80058f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80058fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005900:	f10a 0a01 	add.w	sl, sl, #1
 8005904:	9304      	str	r3, [sp, #16]
 8005906:	9307      	str	r3, [sp, #28]
 8005908:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800590c:	931a      	str	r3, [sp, #104]	; 0x68
 800590e:	4654      	mov	r4, sl
 8005910:	2205      	movs	r2, #5
 8005912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005916:	4858      	ldr	r0, [pc, #352]	; (8005a78 <_vfiprintf_r+0x24c>)
 8005918:	f7fa fc72 	bl	8000200 <memchr>
 800591c:	9a04      	ldr	r2, [sp, #16]
 800591e:	b9d8      	cbnz	r0, 8005958 <_vfiprintf_r+0x12c>
 8005920:	06d1      	lsls	r1, r2, #27
 8005922:	bf44      	itt	mi
 8005924:	2320      	movmi	r3, #32
 8005926:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800592a:	0713      	lsls	r3, r2, #28
 800592c:	bf44      	itt	mi
 800592e:	232b      	movmi	r3, #43	; 0x2b
 8005930:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005934:	f89a 3000 	ldrb.w	r3, [sl]
 8005938:	2b2a      	cmp	r3, #42	; 0x2a
 800593a:	d015      	beq.n	8005968 <_vfiprintf_r+0x13c>
 800593c:	9a07      	ldr	r2, [sp, #28]
 800593e:	4654      	mov	r4, sl
 8005940:	2000      	movs	r0, #0
 8005942:	f04f 0c0a 	mov.w	ip, #10
 8005946:	4621      	mov	r1, r4
 8005948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800594c:	3b30      	subs	r3, #48	; 0x30
 800594e:	2b09      	cmp	r3, #9
 8005950:	d94e      	bls.n	80059f0 <_vfiprintf_r+0x1c4>
 8005952:	b1b0      	cbz	r0, 8005982 <_vfiprintf_r+0x156>
 8005954:	9207      	str	r2, [sp, #28]
 8005956:	e014      	b.n	8005982 <_vfiprintf_r+0x156>
 8005958:	eba0 0308 	sub.w	r3, r0, r8
 800595c:	fa09 f303 	lsl.w	r3, r9, r3
 8005960:	4313      	orrs	r3, r2
 8005962:	9304      	str	r3, [sp, #16]
 8005964:	46a2      	mov	sl, r4
 8005966:	e7d2      	b.n	800590e <_vfiprintf_r+0xe2>
 8005968:	9b03      	ldr	r3, [sp, #12]
 800596a:	1d19      	adds	r1, r3, #4
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	9103      	str	r1, [sp, #12]
 8005970:	2b00      	cmp	r3, #0
 8005972:	bfbb      	ittet	lt
 8005974:	425b      	neglt	r3, r3
 8005976:	f042 0202 	orrlt.w	r2, r2, #2
 800597a:	9307      	strge	r3, [sp, #28]
 800597c:	9307      	strlt	r3, [sp, #28]
 800597e:	bfb8      	it	lt
 8005980:	9204      	strlt	r2, [sp, #16]
 8005982:	7823      	ldrb	r3, [r4, #0]
 8005984:	2b2e      	cmp	r3, #46	; 0x2e
 8005986:	d10c      	bne.n	80059a2 <_vfiprintf_r+0x176>
 8005988:	7863      	ldrb	r3, [r4, #1]
 800598a:	2b2a      	cmp	r3, #42	; 0x2a
 800598c:	d135      	bne.n	80059fa <_vfiprintf_r+0x1ce>
 800598e:	9b03      	ldr	r3, [sp, #12]
 8005990:	1d1a      	adds	r2, r3, #4
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	9203      	str	r2, [sp, #12]
 8005996:	2b00      	cmp	r3, #0
 8005998:	bfb8      	it	lt
 800599a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800599e:	3402      	adds	r4, #2
 80059a0:	9305      	str	r3, [sp, #20]
 80059a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005a88 <_vfiprintf_r+0x25c>
 80059a6:	7821      	ldrb	r1, [r4, #0]
 80059a8:	2203      	movs	r2, #3
 80059aa:	4650      	mov	r0, sl
 80059ac:	f7fa fc28 	bl	8000200 <memchr>
 80059b0:	b140      	cbz	r0, 80059c4 <_vfiprintf_r+0x198>
 80059b2:	2340      	movs	r3, #64	; 0x40
 80059b4:	eba0 000a 	sub.w	r0, r0, sl
 80059b8:	fa03 f000 	lsl.w	r0, r3, r0
 80059bc:	9b04      	ldr	r3, [sp, #16]
 80059be:	4303      	orrs	r3, r0
 80059c0:	3401      	adds	r4, #1
 80059c2:	9304      	str	r3, [sp, #16]
 80059c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059c8:	482c      	ldr	r0, [pc, #176]	; (8005a7c <_vfiprintf_r+0x250>)
 80059ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80059ce:	2206      	movs	r2, #6
 80059d0:	f7fa fc16 	bl	8000200 <memchr>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	d03f      	beq.n	8005a58 <_vfiprintf_r+0x22c>
 80059d8:	4b29      	ldr	r3, [pc, #164]	; (8005a80 <_vfiprintf_r+0x254>)
 80059da:	bb1b      	cbnz	r3, 8005a24 <_vfiprintf_r+0x1f8>
 80059dc:	9b03      	ldr	r3, [sp, #12]
 80059de:	3307      	adds	r3, #7
 80059e0:	f023 0307 	bic.w	r3, r3, #7
 80059e4:	3308      	adds	r3, #8
 80059e6:	9303      	str	r3, [sp, #12]
 80059e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059ea:	443b      	add	r3, r7
 80059ec:	9309      	str	r3, [sp, #36]	; 0x24
 80059ee:	e767      	b.n	80058c0 <_vfiprintf_r+0x94>
 80059f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80059f4:	460c      	mov	r4, r1
 80059f6:	2001      	movs	r0, #1
 80059f8:	e7a5      	b.n	8005946 <_vfiprintf_r+0x11a>
 80059fa:	2300      	movs	r3, #0
 80059fc:	3401      	adds	r4, #1
 80059fe:	9305      	str	r3, [sp, #20]
 8005a00:	4619      	mov	r1, r3
 8005a02:	f04f 0c0a 	mov.w	ip, #10
 8005a06:	4620      	mov	r0, r4
 8005a08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a0c:	3a30      	subs	r2, #48	; 0x30
 8005a0e:	2a09      	cmp	r2, #9
 8005a10:	d903      	bls.n	8005a1a <_vfiprintf_r+0x1ee>
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d0c5      	beq.n	80059a2 <_vfiprintf_r+0x176>
 8005a16:	9105      	str	r1, [sp, #20]
 8005a18:	e7c3      	b.n	80059a2 <_vfiprintf_r+0x176>
 8005a1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a1e:	4604      	mov	r4, r0
 8005a20:	2301      	movs	r3, #1
 8005a22:	e7f0      	b.n	8005a06 <_vfiprintf_r+0x1da>
 8005a24:	ab03      	add	r3, sp, #12
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	462a      	mov	r2, r5
 8005a2a:	4b16      	ldr	r3, [pc, #88]	; (8005a84 <_vfiprintf_r+0x258>)
 8005a2c:	a904      	add	r1, sp, #16
 8005a2e:	4630      	mov	r0, r6
 8005a30:	f3af 8000 	nop.w
 8005a34:	4607      	mov	r7, r0
 8005a36:	1c78      	adds	r0, r7, #1
 8005a38:	d1d6      	bne.n	80059e8 <_vfiprintf_r+0x1bc>
 8005a3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a3c:	07d9      	lsls	r1, r3, #31
 8005a3e:	d405      	bmi.n	8005a4c <_vfiprintf_r+0x220>
 8005a40:	89ab      	ldrh	r3, [r5, #12]
 8005a42:	059a      	lsls	r2, r3, #22
 8005a44:	d402      	bmi.n	8005a4c <_vfiprintf_r+0x220>
 8005a46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a48:	f7ff fc1b 	bl	8005282 <__retarget_lock_release_recursive>
 8005a4c:	89ab      	ldrh	r3, [r5, #12]
 8005a4e:	065b      	lsls	r3, r3, #25
 8005a50:	f53f af12 	bmi.w	8005878 <_vfiprintf_r+0x4c>
 8005a54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a56:	e711      	b.n	800587c <_vfiprintf_r+0x50>
 8005a58:	ab03      	add	r3, sp, #12
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	462a      	mov	r2, r5
 8005a5e:	4b09      	ldr	r3, [pc, #36]	; (8005a84 <_vfiprintf_r+0x258>)
 8005a60:	a904      	add	r1, sp, #16
 8005a62:	4630      	mov	r0, r6
 8005a64:	f000 f880 	bl	8005b68 <_printf_i>
 8005a68:	e7e4      	b.n	8005a34 <_vfiprintf_r+0x208>
 8005a6a:	bf00      	nop
 8005a6c:	080062e4 	.word	0x080062e4
 8005a70:	08006304 	.word	0x08006304
 8005a74:	080062c4 	.word	0x080062c4
 8005a78:	08006324 	.word	0x08006324
 8005a7c:	0800632e 	.word	0x0800632e
 8005a80:	00000000 	.word	0x00000000
 8005a84:	08005807 	.word	0x08005807
 8005a88:	0800632a 	.word	0x0800632a

08005a8c <_printf_common>:
 8005a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a90:	4616      	mov	r6, r2
 8005a92:	4699      	mov	r9, r3
 8005a94:	688a      	ldr	r2, [r1, #8]
 8005a96:	690b      	ldr	r3, [r1, #16]
 8005a98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	bfb8      	it	lt
 8005aa0:	4613      	movlt	r3, r2
 8005aa2:	6033      	str	r3, [r6, #0]
 8005aa4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005aa8:	4607      	mov	r7, r0
 8005aaa:	460c      	mov	r4, r1
 8005aac:	b10a      	cbz	r2, 8005ab2 <_printf_common+0x26>
 8005aae:	3301      	adds	r3, #1
 8005ab0:	6033      	str	r3, [r6, #0]
 8005ab2:	6823      	ldr	r3, [r4, #0]
 8005ab4:	0699      	lsls	r1, r3, #26
 8005ab6:	bf42      	ittt	mi
 8005ab8:	6833      	ldrmi	r3, [r6, #0]
 8005aba:	3302      	addmi	r3, #2
 8005abc:	6033      	strmi	r3, [r6, #0]
 8005abe:	6825      	ldr	r5, [r4, #0]
 8005ac0:	f015 0506 	ands.w	r5, r5, #6
 8005ac4:	d106      	bne.n	8005ad4 <_printf_common+0x48>
 8005ac6:	f104 0a19 	add.w	sl, r4, #25
 8005aca:	68e3      	ldr	r3, [r4, #12]
 8005acc:	6832      	ldr	r2, [r6, #0]
 8005ace:	1a9b      	subs	r3, r3, r2
 8005ad0:	42ab      	cmp	r3, r5
 8005ad2:	dc26      	bgt.n	8005b22 <_printf_common+0x96>
 8005ad4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ad8:	1e13      	subs	r3, r2, #0
 8005ada:	6822      	ldr	r2, [r4, #0]
 8005adc:	bf18      	it	ne
 8005ade:	2301      	movne	r3, #1
 8005ae0:	0692      	lsls	r2, r2, #26
 8005ae2:	d42b      	bmi.n	8005b3c <_printf_common+0xb0>
 8005ae4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ae8:	4649      	mov	r1, r9
 8005aea:	4638      	mov	r0, r7
 8005aec:	47c0      	blx	r8
 8005aee:	3001      	adds	r0, #1
 8005af0:	d01e      	beq.n	8005b30 <_printf_common+0xa4>
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	68e5      	ldr	r5, [r4, #12]
 8005af6:	6832      	ldr	r2, [r6, #0]
 8005af8:	f003 0306 	and.w	r3, r3, #6
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	bf08      	it	eq
 8005b00:	1aad      	subeq	r5, r5, r2
 8005b02:	68a3      	ldr	r3, [r4, #8]
 8005b04:	6922      	ldr	r2, [r4, #16]
 8005b06:	bf0c      	ite	eq
 8005b08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b0c:	2500      	movne	r5, #0
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	bfc4      	itt	gt
 8005b12:	1a9b      	subgt	r3, r3, r2
 8005b14:	18ed      	addgt	r5, r5, r3
 8005b16:	2600      	movs	r6, #0
 8005b18:	341a      	adds	r4, #26
 8005b1a:	42b5      	cmp	r5, r6
 8005b1c:	d11a      	bne.n	8005b54 <_printf_common+0xc8>
 8005b1e:	2000      	movs	r0, #0
 8005b20:	e008      	b.n	8005b34 <_printf_common+0xa8>
 8005b22:	2301      	movs	r3, #1
 8005b24:	4652      	mov	r2, sl
 8005b26:	4649      	mov	r1, r9
 8005b28:	4638      	mov	r0, r7
 8005b2a:	47c0      	blx	r8
 8005b2c:	3001      	adds	r0, #1
 8005b2e:	d103      	bne.n	8005b38 <_printf_common+0xac>
 8005b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b38:	3501      	adds	r5, #1
 8005b3a:	e7c6      	b.n	8005aca <_printf_common+0x3e>
 8005b3c:	18e1      	adds	r1, r4, r3
 8005b3e:	1c5a      	adds	r2, r3, #1
 8005b40:	2030      	movs	r0, #48	; 0x30
 8005b42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b46:	4422      	add	r2, r4
 8005b48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b50:	3302      	adds	r3, #2
 8005b52:	e7c7      	b.n	8005ae4 <_printf_common+0x58>
 8005b54:	2301      	movs	r3, #1
 8005b56:	4622      	mov	r2, r4
 8005b58:	4649      	mov	r1, r9
 8005b5a:	4638      	mov	r0, r7
 8005b5c:	47c0      	blx	r8
 8005b5e:	3001      	adds	r0, #1
 8005b60:	d0e6      	beq.n	8005b30 <_printf_common+0xa4>
 8005b62:	3601      	adds	r6, #1
 8005b64:	e7d9      	b.n	8005b1a <_printf_common+0x8e>
	...

08005b68 <_printf_i>:
 8005b68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b6c:	7e0f      	ldrb	r7, [r1, #24]
 8005b6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b70:	2f78      	cmp	r7, #120	; 0x78
 8005b72:	4691      	mov	r9, r2
 8005b74:	4680      	mov	r8, r0
 8005b76:	460c      	mov	r4, r1
 8005b78:	469a      	mov	sl, r3
 8005b7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b7e:	d807      	bhi.n	8005b90 <_printf_i+0x28>
 8005b80:	2f62      	cmp	r7, #98	; 0x62
 8005b82:	d80a      	bhi.n	8005b9a <_printf_i+0x32>
 8005b84:	2f00      	cmp	r7, #0
 8005b86:	f000 80d8 	beq.w	8005d3a <_printf_i+0x1d2>
 8005b8a:	2f58      	cmp	r7, #88	; 0x58
 8005b8c:	f000 80a3 	beq.w	8005cd6 <_printf_i+0x16e>
 8005b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b98:	e03a      	b.n	8005c10 <_printf_i+0xa8>
 8005b9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b9e:	2b15      	cmp	r3, #21
 8005ba0:	d8f6      	bhi.n	8005b90 <_printf_i+0x28>
 8005ba2:	a101      	add	r1, pc, #4	; (adr r1, 8005ba8 <_printf_i+0x40>)
 8005ba4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ba8:	08005c01 	.word	0x08005c01
 8005bac:	08005c15 	.word	0x08005c15
 8005bb0:	08005b91 	.word	0x08005b91
 8005bb4:	08005b91 	.word	0x08005b91
 8005bb8:	08005b91 	.word	0x08005b91
 8005bbc:	08005b91 	.word	0x08005b91
 8005bc0:	08005c15 	.word	0x08005c15
 8005bc4:	08005b91 	.word	0x08005b91
 8005bc8:	08005b91 	.word	0x08005b91
 8005bcc:	08005b91 	.word	0x08005b91
 8005bd0:	08005b91 	.word	0x08005b91
 8005bd4:	08005d21 	.word	0x08005d21
 8005bd8:	08005c45 	.word	0x08005c45
 8005bdc:	08005d03 	.word	0x08005d03
 8005be0:	08005b91 	.word	0x08005b91
 8005be4:	08005b91 	.word	0x08005b91
 8005be8:	08005d43 	.word	0x08005d43
 8005bec:	08005b91 	.word	0x08005b91
 8005bf0:	08005c45 	.word	0x08005c45
 8005bf4:	08005b91 	.word	0x08005b91
 8005bf8:	08005b91 	.word	0x08005b91
 8005bfc:	08005d0b 	.word	0x08005d0b
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	1d1a      	adds	r2, r3, #4
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	602a      	str	r2, [r5, #0]
 8005c08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c10:	2301      	movs	r3, #1
 8005c12:	e0a3      	b.n	8005d5c <_printf_i+0x1f4>
 8005c14:	6820      	ldr	r0, [r4, #0]
 8005c16:	6829      	ldr	r1, [r5, #0]
 8005c18:	0606      	lsls	r6, r0, #24
 8005c1a:	f101 0304 	add.w	r3, r1, #4
 8005c1e:	d50a      	bpl.n	8005c36 <_printf_i+0xce>
 8005c20:	680e      	ldr	r6, [r1, #0]
 8005c22:	602b      	str	r3, [r5, #0]
 8005c24:	2e00      	cmp	r6, #0
 8005c26:	da03      	bge.n	8005c30 <_printf_i+0xc8>
 8005c28:	232d      	movs	r3, #45	; 0x2d
 8005c2a:	4276      	negs	r6, r6
 8005c2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c30:	485e      	ldr	r0, [pc, #376]	; (8005dac <_printf_i+0x244>)
 8005c32:	230a      	movs	r3, #10
 8005c34:	e019      	b.n	8005c6a <_printf_i+0x102>
 8005c36:	680e      	ldr	r6, [r1, #0]
 8005c38:	602b      	str	r3, [r5, #0]
 8005c3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c3e:	bf18      	it	ne
 8005c40:	b236      	sxthne	r6, r6
 8005c42:	e7ef      	b.n	8005c24 <_printf_i+0xbc>
 8005c44:	682b      	ldr	r3, [r5, #0]
 8005c46:	6820      	ldr	r0, [r4, #0]
 8005c48:	1d19      	adds	r1, r3, #4
 8005c4a:	6029      	str	r1, [r5, #0]
 8005c4c:	0601      	lsls	r1, r0, #24
 8005c4e:	d501      	bpl.n	8005c54 <_printf_i+0xec>
 8005c50:	681e      	ldr	r6, [r3, #0]
 8005c52:	e002      	b.n	8005c5a <_printf_i+0xf2>
 8005c54:	0646      	lsls	r6, r0, #25
 8005c56:	d5fb      	bpl.n	8005c50 <_printf_i+0xe8>
 8005c58:	881e      	ldrh	r6, [r3, #0]
 8005c5a:	4854      	ldr	r0, [pc, #336]	; (8005dac <_printf_i+0x244>)
 8005c5c:	2f6f      	cmp	r7, #111	; 0x6f
 8005c5e:	bf0c      	ite	eq
 8005c60:	2308      	moveq	r3, #8
 8005c62:	230a      	movne	r3, #10
 8005c64:	2100      	movs	r1, #0
 8005c66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c6a:	6865      	ldr	r5, [r4, #4]
 8005c6c:	60a5      	str	r5, [r4, #8]
 8005c6e:	2d00      	cmp	r5, #0
 8005c70:	bfa2      	ittt	ge
 8005c72:	6821      	ldrge	r1, [r4, #0]
 8005c74:	f021 0104 	bicge.w	r1, r1, #4
 8005c78:	6021      	strge	r1, [r4, #0]
 8005c7a:	b90e      	cbnz	r6, 8005c80 <_printf_i+0x118>
 8005c7c:	2d00      	cmp	r5, #0
 8005c7e:	d04d      	beq.n	8005d1c <_printf_i+0x1b4>
 8005c80:	4615      	mov	r5, r2
 8005c82:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c86:	fb03 6711 	mls	r7, r3, r1, r6
 8005c8a:	5dc7      	ldrb	r7, [r0, r7]
 8005c8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c90:	4637      	mov	r7, r6
 8005c92:	42bb      	cmp	r3, r7
 8005c94:	460e      	mov	r6, r1
 8005c96:	d9f4      	bls.n	8005c82 <_printf_i+0x11a>
 8005c98:	2b08      	cmp	r3, #8
 8005c9a:	d10b      	bne.n	8005cb4 <_printf_i+0x14c>
 8005c9c:	6823      	ldr	r3, [r4, #0]
 8005c9e:	07de      	lsls	r6, r3, #31
 8005ca0:	d508      	bpl.n	8005cb4 <_printf_i+0x14c>
 8005ca2:	6923      	ldr	r3, [r4, #16]
 8005ca4:	6861      	ldr	r1, [r4, #4]
 8005ca6:	4299      	cmp	r1, r3
 8005ca8:	bfde      	ittt	le
 8005caa:	2330      	movle	r3, #48	; 0x30
 8005cac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005cb0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005cb4:	1b52      	subs	r2, r2, r5
 8005cb6:	6122      	str	r2, [r4, #16]
 8005cb8:	f8cd a000 	str.w	sl, [sp]
 8005cbc:	464b      	mov	r3, r9
 8005cbe:	aa03      	add	r2, sp, #12
 8005cc0:	4621      	mov	r1, r4
 8005cc2:	4640      	mov	r0, r8
 8005cc4:	f7ff fee2 	bl	8005a8c <_printf_common>
 8005cc8:	3001      	adds	r0, #1
 8005cca:	d14c      	bne.n	8005d66 <_printf_i+0x1fe>
 8005ccc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cd0:	b004      	add	sp, #16
 8005cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cd6:	4835      	ldr	r0, [pc, #212]	; (8005dac <_printf_i+0x244>)
 8005cd8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005cdc:	6829      	ldr	r1, [r5, #0]
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ce4:	6029      	str	r1, [r5, #0]
 8005ce6:	061d      	lsls	r5, r3, #24
 8005ce8:	d514      	bpl.n	8005d14 <_printf_i+0x1ac>
 8005cea:	07df      	lsls	r7, r3, #31
 8005cec:	bf44      	itt	mi
 8005cee:	f043 0320 	orrmi.w	r3, r3, #32
 8005cf2:	6023      	strmi	r3, [r4, #0]
 8005cf4:	b91e      	cbnz	r6, 8005cfe <_printf_i+0x196>
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	f023 0320 	bic.w	r3, r3, #32
 8005cfc:	6023      	str	r3, [r4, #0]
 8005cfe:	2310      	movs	r3, #16
 8005d00:	e7b0      	b.n	8005c64 <_printf_i+0xfc>
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	f043 0320 	orr.w	r3, r3, #32
 8005d08:	6023      	str	r3, [r4, #0]
 8005d0a:	2378      	movs	r3, #120	; 0x78
 8005d0c:	4828      	ldr	r0, [pc, #160]	; (8005db0 <_printf_i+0x248>)
 8005d0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d12:	e7e3      	b.n	8005cdc <_printf_i+0x174>
 8005d14:	0659      	lsls	r1, r3, #25
 8005d16:	bf48      	it	mi
 8005d18:	b2b6      	uxthmi	r6, r6
 8005d1a:	e7e6      	b.n	8005cea <_printf_i+0x182>
 8005d1c:	4615      	mov	r5, r2
 8005d1e:	e7bb      	b.n	8005c98 <_printf_i+0x130>
 8005d20:	682b      	ldr	r3, [r5, #0]
 8005d22:	6826      	ldr	r6, [r4, #0]
 8005d24:	6961      	ldr	r1, [r4, #20]
 8005d26:	1d18      	adds	r0, r3, #4
 8005d28:	6028      	str	r0, [r5, #0]
 8005d2a:	0635      	lsls	r5, r6, #24
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	d501      	bpl.n	8005d34 <_printf_i+0x1cc>
 8005d30:	6019      	str	r1, [r3, #0]
 8005d32:	e002      	b.n	8005d3a <_printf_i+0x1d2>
 8005d34:	0670      	lsls	r0, r6, #25
 8005d36:	d5fb      	bpl.n	8005d30 <_printf_i+0x1c8>
 8005d38:	8019      	strh	r1, [r3, #0]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	6123      	str	r3, [r4, #16]
 8005d3e:	4615      	mov	r5, r2
 8005d40:	e7ba      	b.n	8005cb8 <_printf_i+0x150>
 8005d42:	682b      	ldr	r3, [r5, #0]
 8005d44:	1d1a      	adds	r2, r3, #4
 8005d46:	602a      	str	r2, [r5, #0]
 8005d48:	681d      	ldr	r5, [r3, #0]
 8005d4a:	6862      	ldr	r2, [r4, #4]
 8005d4c:	2100      	movs	r1, #0
 8005d4e:	4628      	mov	r0, r5
 8005d50:	f7fa fa56 	bl	8000200 <memchr>
 8005d54:	b108      	cbz	r0, 8005d5a <_printf_i+0x1f2>
 8005d56:	1b40      	subs	r0, r0, r5
 8005d58:	6060      	str	r0, [r4, #4]
 8005d5a:	6863      	ldr	r3, [r4, #4]
 8005d5c:	6123      	str	r3, [r4, #16]
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d64:	e7a8      	b.n	8005cb8 <_printf_i+0x150>
 8005d66:	6923      	ldr	r3, [r4, #16]
 8005d68:	462a      	mov	r2, r5
 8005d6a:	4649      	mov	r1, r9
 8005d6c:	4640      	mov	r0, r8
 8005d6e:	47d0      	blx	sl
 8005d70:	3001      	adds	r0, #1
 8005d72:	d0ab      	beq.n	8005ccc <_printf_i+0x164>
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	079b      	lsls	r3, r3, #30
 8005d78:	d413      	bmi.n	8005da2 <_printf_i+0x23a>
 8005d7a:	68e0      	ldr	r0, [r4, #12]
 8005d7c:	9b03      	ldr	r3, [sp, #12]
 8005d7e:	4298      	cmp	r0, r3
 8005d80:	bfb8      	it	lt
 8005d82:	4618      	movlt	r0, r3
 8005d84:	e7a4      	b.n	8005cd0 <_printf_i+0x168>
 8005d86:	2301      	movs	r3, #1
 8005d88:	4632      	mov	r2, r6
 8005d8a:	4649      	mov	r1, r9
 8005d8c:	4640      	mov	r0, r8
 8005d8e:	47d0      	blx	sl
 8005d90:	3001      	adds	r0, #1
 8005d92:	d09b      	beq.n	8005ccc <_printf_i+0x164>
 8005d94:	3501      	adds	r5, #1
 8005d96:	68e3      	ldr	r3, [r4, #12]
 8005d98:	9903      	ldr	r1, [sp, #12]
 8005d9a:	1a5b      	subs	r3, r3, r1
 8005d9c:	42ab      	cmp	r3, r5
 8005d9e:	dcf2      	bgt.n	8005d86 <_printf_i+0x21e>
 8005da0:	e7eb      	b.n	8005d7a <_printf_i+0x212>
 8005da2:	2500      	movs	r5, #0
 8005da4:	f104 0619 	add.w	r6, r4, #25
 8005da8:	e7f5      	b.n	8005d96 <_printf_i+0x22e>
 8005daa:	bf00      	nop
 8005dac:	08006335 	.word	0x08006335
 8005db0:	08006346 	.word	0x08006346

08005db4 <_sbrk_r>:
 8005db4:	b538      	push	{r3, r4, r5, lr}
 8005db6:	4d06      	ldr	r5, [pc, #24]	; (8005dd0 <_sbrk_r+0x1c>)
 8005db8:	2300      	movs	r3, #0
 8005dba:	4604      	mov	r4, r0
 8005dbc:	4608      	mov	r0, r1
 8005dbe:	602b      	str	r3, [r5, #0]
 8005dc0:	f7fb fc90 	bl	80016e4 <_sbrk>
 8005dc4:	1c43      	adds	r3, r0, #1
 8005dc6:	d102      	bne.n	8005dce <_sbrk_r+0x1a>
 8005dc8:	682b      	ldr	r3, [r5, #0]
 8005dca:	b103      	cbz	r3, 8005dce <_sbrk_r+0x1a>
 8005dcc:	6023      	str	r3, [r4, #0]
 8005dce:	bd38      	pop	{r3, r4, r5, pc}
 8005dd0:	2000012c 	.word	0x2000012c

08005dd4 <__sread>:
 8005dd4:	b510      	push	{r4, lr}
 8005dd6:	460c      	mov	r4, r1
 8005dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ddc:	f000 f900 	bl	8005fe0 <_read_r>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	bfab      	itete	ge
 8005de4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005de6:	89a3      	ldrhlt	r3, [r4, #12]
 8005de8:	181b      	addge	r3, r3, r0
 8005dea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005dee:	bfac      	ite	ge
 8005df0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005df2:	81a3      	strhlt	r3, [r4, #12]
 8005df4:	bd10      	pop	{r4, pc}

08005df6 <__swrite>:
 8005df6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dfa:	461f      	mov	r7, r3
 8005dfc:	898b      	ldrh	r3, [r1, #12]
 8005dfe:	05db      	lsls	r3, r3, #23
 8005e00:	4605      	mov	r5, r0
 8005e02:	460c      	mov	r4, r1
 8005e04:	4616      	mov	r6, r2
 8005e06:	d505      	bpl.n	8005e14 <__swrite+0x1e>
 8005e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f000 f870 	bl	8005ef4 <_lseek_r>
 8005e14:	89a3      	ldrh	r3, [r4, #12]
 8005e16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005e1e:	81a3      	strh	r3, [r4, #12]
 8005e20:	4632      	mov	r2, r6
 8005e22:	463b      	mov	r3, r7
 8005e24:	4628      	mov	r0, r5
 8005e26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e2a:	f000 b817 	b.w	8005e5c <_write_r>

08005e2e <__sseek>:
 8005e2e:	b510      	push	{r4, lr}
 8005e30:	460c      	mov	r4, r1
 8005e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e36:	f000 f85d 	bl	8005ef4 <_lseek_r>
 8005e3a:	1c43      	adds	r3, r0, #1
 8005e3c:	89a3      	ldrh	r3, [r4, #12]
 8005e3e:	bf15      	itete	ne
 8005e40:	6560      	strne	r0, [r4, #84]	; 0x54
 8005e42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005e46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005e4a:	81a3      	strheq	r3, [r4, #12]
 8005e4c:	bf18      	it	ne
 8005e4e:	81a3      	strhne	r3, [r4, #12]
 8005e50:	bd10      	pop	{r4, pc}

08005e52 <__sclose>:
 8005e52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e56:	f000 b81b 	b.w	8005e90 <_close_r>
	...

08005e5c <_write_r>:
 8005e5c:	b538      	push	{r3, r4, r5, lr}
 8005e5e:	4d07      	ldr	r5, [pc, #28]	; (8005e7c <_write_r+0x20>)
 8005e60:	4604      	mov	r4, r0
 8005e62:	4608      	mov	r0, r1
 8005e64:	4611      	mov	r1, r2
 8005e66:	2200      	movs	r2, #0
 8005e68:	602a      	str	r2, [r5, #0]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	f7fb fbe9 	bl	8001642 <_write>
 8005e70:	1c43      	adds	r3, r0, #1
 8005e72:	d102      	bne.n	8005e7a <_write_r+0x1e>
 8005e74:	682b      	ldr	r3, [r5, #0]
 8005e76:	b103      	cbz	r3, 8005e7a <_write_r+0x1e>
 8005e78:	6023      	str	r3, [r4, #0]
 8005e7a:	bd38      	pop	{r3, r4, r5, pc}
 8005e7c:	2000012c 	.word	0x2000012c

08005e80 <abort>:
 8005e80:	b508      	push	{r3, lr}
 8005e82:	2006      	movs	r0, #6
 8005e84:	f000 f8e6 	bl	8006054 <raise>
 8005e88:	2001      	movs	r0, #1
 8005e8a:	f7fb fbb3 	bl	80015f4 <_exit>
	...

08005e90 <_close_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4d06      	ldr	r5, [pc, #24]	; (8005eac <_close_r+0x1c>)
 8005e94:	2300      	movs	r3, #0
 8005e96:	4604      	mov	r4, r0
 8005e98:	4608      	mov	r0, r1
 8005e9a:	602b      	str	r3, [r5, #0]
 8005e9c:	f7fb fbed 	bl	800167a <_close>
 8005ea0:	1c43      	adds	r3, r0, #1
 8005ea2:	d102      	bne.n	8005eaa <_close_r+0x1a>
 8005ea4:	682b      	ldr	r3, [r5, #0]
 8005ea6:	b103      	cbz	r3, 8005eaa <_close_r+0x1a>
 8005ea8:	6023      	str	r3, [r4, #0]
 8005eaa:	bd38      	pop	{r3, r4, r5, pc}
 8005eac:	2000012c 	.word	0x2000012c

08005eb0 <_fstat_r>:
 8005eb0:	b538      	push	{r3, r4, r5, lr}
 8005eb2:	4d07      	ldr	r5, [pc, #28]	; (8005ed0 <_fstat_r+0x20>)
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	4604      	mov	r4, r0
 8005eb8:	4608      	mov	r0, r1
 8005eba:	4611      	mov	r1, r2
 8005ebc:	602b      	str	r3, [r5, #0]
 8005ebe:	f7fb fbe8 	bl	8001692 <_fstat>
 8005ec2:	1c43      	adds	r3, r0, #1
 8005ec4:	d102      	bne.n	8005ecc <_fstat_r+0x1c>
 8005ec6:	682b      	ldr	r3, [r5, #0]
 8005ec8:	b103      	cbz	r3, 8005ecc <_fstat_r+0x1c>
 8005eca:	6023      	str	r3, [r4, #0]
 8005ecc:	bd38      	pop	{r3, r4, r5, pc}
 8005ece:	bf00      	nop
 8005ed0:	2000012c 	.word	0x2000012c

08005ed4 <_isatty_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	4d06      	ldr	r5, [pc, #24]	; (8005ef0 <_isatty_r+0x1c>)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4604      	mov	r4, r0
 8005edc:	4608      	mov	r0, r1
 8005ede:	602b      	str	r3, [r5, #0]
 8005ee0:	f7fb fbe7 	bl	80016b2 <_isatty>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d102      	bne.n	8005eee <_isatty_r+0x1a>
 8005ee8:	682b      	ldr	r3, [r5, #0]
 8005eea:	b103      	cbz	r3, 8005eee <_isatty_r+0x1a>
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	bd38      	pop	{r3, r4, r5, pc}
 8005ef0:	2000012c 	.word	0x2000012c

08005ef4 <_lseek_r>:
 8005ef4:	b538      	push	{r3, r4, r5, lr}
 8005ef6:	4d07      	ldr	r5, [pc, #28]	; (8005f14 <_lseek_r+0x20>)
 8005ef8:	4604      	mov	r4, r0
 8005efa:	4608      	mov	r0, r1
 8005efc:	4611      	mov	r1, r2
 8005efe:	2200      	movs	r2, #0
 8005f00:	602a      	str	r2, [r5, #0]
 8005f02:	461a      	mov	r2, r3
 8005f04:	f7fb fbe0 	bl	80016c8 <_lseek>
 8005f08:	1c43      	adds	r3, r0, #1
 8005f0a:	d102      	bne.n	8005f12 <_lseek_r+0x1e>
 8005f0c:	682b      	ldr	r3, [r5, #0]
 8005f0e:	b103      	cbz	r3, 8005f12 <_lseek_r+0x1e>
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	bd38      	pop	{r3, r4, r5, pc}
 8005f14:	2000012c 	.word	0x2000012c

08005f18 <memcpy>:
 8005f18:	440a      	add	r2, r1
 8005f1a:	4291      	cmp	r1, r2
 8005f1c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005f20:	d100      	bne.n	8005f24 <memcpy+0xc>
 8005f22:	4770      	bx	lr
 8005f24:	b510      	push	{r4, lr}
 8005f26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f2e:	4291      	cmp	r1, r2
 8005f30:	d1f9      	bne.n	8005f26 <memcpy+0xe>
 8005f32:	bd10      	pop	{r4, pc}

08005f34 <memmove>:
 8005f34:	4288      	cmp	r0, r1
 8005f36:	b510      	push	{r4, lr}
 8005f38:	eb01 0402 	add.w	r4, r1, r2
 8005f3c:	d902      	bls.n	8005f44 <memmove+0x10>
 8005f3e:	4284      	cmp	r4, r0
 8005f40:	4623      	mov	r3, r4
 8005f42:	d807      	bhi.n	8005f54 <memmove+0x20>
 8005f44:	1e43      	subs	r3, r0, #1
 8005f46:	42a1      	cmp	r1, r4
 8005f48:	d008      	beq.n	8005f5c <memmove+0x28>
 8005f4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f52:	e7f8      	b.n	8005f46 <memmove+0x12>
 8005f54:	4402      	add	r2, r0
 8005f56:	4601      	mov	r1, r0
 8005f58:	428a      	cmp	r2, r1
 8005f5a:	d100      	bne.n	8005f5e <memmove+0x2a>
 8005f5c:	bd10      	pop	{r4, pc}
 8005f5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f66:	e7f7      	b.n	8005f58 <memmove+0x24>

08005f68 <__malloc_lock>:
 8005f68:	4801      	ldr	r0, [pc, #4]	; (8005f70 <__malloc_lock+0x8>)
 8005f6a:	f7ff b989 	b.w	8005280 <__retarget_lock_acquire_recursive>
 8005f6e:	bf00      	nop
 8005f70:	20000120 	.word	0x20000120

08005f74 <__malloc_unlock>:
 8005f74:	4801      	ldr	r0, [pc, #4]	; (8005f7c <__malloc_unlock+0x8>)
 8005f76:	f7ff b984 	b.w	8005282 <__retarget_lock_release_recursive>
 8005f7a:	bf00      	nop
 8005f7c:	20000120 	.word	0x20000120

08005f80 <_realloc_r>:
 8005f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f84:	4680      	mov	r8, r0
 8005f86:	4614      	mov	r4, r2
 8005f88:	460e      	mov	r6, r1
 8005f8a:	b921      	cbnz	r1, 8005f96 <_realloc_r+0x16>
 8005f8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f90:	4611      	mov	r1, r2
 8005f92:	f7ff ba51 	b.w	8005438 <_malloc_r>
 8005f96:	b92a      	cbnz	r2, 8005fa4 <_realloc_r+0x24>
 8005f98:	f7ff f9e2 	bl	8005360 <_free_r>
 8005f9c:	4625      	mov	r5, r4
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fa4:	f000 f872 	bl	800608c <_malloc_usable_size_r>
 8005fa8:	4284      	cmp	r4, r0
 8005faa:	4607      	mov	r7, r0
 8005fac:	d802      	bhi.n	8005fb4 <_realloc_r+0x34>
 8005fae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005fb2:	d812      	bhi.n	8005fda <_realloc_r+0x5a>
 8005fb4:	4621      	mov	r1, r4
 8005fb6:	4640      	mov	r0, r8
 8005fb8:	f7ff fa3e 	bl	8005438 <_malloc_r>
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	2800      	cmp	r0, #0
 8005fc0:	d0ed      	beq.n	8005f9e <_realloc_r+0x1e>
 8005fc2:	42bc      	cmp	r4, r7
 8005fc4:	4622      	mov	r2, r4
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	bf28      	it	cs
 8005fca:	463a      	movcs	r2, r7
 8005fcc:	f7ff ffa4 	bl	8005f18 <memcpy>
 8005fd0:	4631      	mov	r1, r6
 8005fd2:	4640      	mov	r0, r8
 8005fd4:	f7ff f9c4 	bl	8005360 <_free_r>
 8005fd8:	e7e1      	b.n	8005f9e <_realloc_r+0x1e>
 8005fda:	4635      	mov	r5, r6
 8005fdc:	e7df      	b.n	8005f9e <_realloc_r+0x1e>
	...

08005fe0 <_read_r>:
 8005fe0:	b538      	push	{r3, r4, r5, lr}
 8005fe2:	4d07      	ldr	r5, [pc, #28]	; (8006000 <_read_r+0x20>)
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	4608      	mov	r0, r1
 8005fe8:	4611      	mov	r1, r2
 8005fea:	2200      	movs	r2, #0
 8005fec:	602a      	str	r2, [r5, #0]
 8005fee:	461a      	mov	r2, r3
 8005ff0:	f7fb fb0a 	bl	8001608 <_read>
 8005ff4:	1c43      	adds	r3, r0, #1
 8005ff6:	d102      	bne.n	8005ffe <_read_r+0x1e>
 8005ff8:	682b      	ldr	r3, [r5, #0]
 8005ffa:	b103      	cbz	r3, 8005ffe <_read_r+0x1e>
 8005ffc:	6023      	str	r3, [r4, #0]
 8005ffe:	bd38      	pop	{r3, r4, r5, pc}
 8006000:	2000012c 	.word	0x2000012c

08006004 <_raise_r>:
 8006004:	291f      	cmp	r1, #31
 8006006:	b538      	push	{r3, r4, r5, lr}
 8006008:	4604      	mov	r4, r0
 800600a:	460d      	mov	r5, r1
 800600c:	d904      	bls.n	8006018 <_raise_r+0x14>
 800600e:	2316      	movs	r3, #22
 8006010:	6003      	str	r3, [r0, #0]
 8006012:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006016:	bd38      	pop	{r3, r4, r5, pc}
 8006018:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800601a:	b112      	cbz	r2, 8006022 <_raise_r+0x1e>
 800601c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006020:	b94b      	cbnz	r3, 8006036 <_raise_r+0x32>
 8006022:	4620      	mov	r0, r4
 8006024:	f000 f830 	bl	8006088 <_getpid_r>
 8006028:	462a      	mov	r2, r5
 800602a:	4601      	mov	r1, r0
 800602c:	4620      	mov	r0, r4
 800602e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006032:	f000 b817 	b.w	8006064 <_kill_r>
 8006036:	2b01      	cmp	r3, #1
 8006038:	d00a      	beq.n	8006050 <_raise_r+0x4c>
 800603a:	1c59      	adds	r1, r3, #1
 800603c:	d103      	bne.n	8006046 <_raise_r+0x42>
 800603e:	2316      	movs	r3, #22
 8006040:	6003      	str	r3, [r0, #0]
 8006042:	2001      	movs	r0, #1
 8006044:	e7e7      	b.n	8006016 <_raise_r+0x12>
 8006046:	2400      	movs	r4, #0
 8006048:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800604c:	4628      	mov	r0, r5
 800604e:	4798      	blx	r3
 8006050:	2000      	movs	r0, #0
 8006052:	e7e0      	b.n	8006016 <_raise_r+0x12>

08006054 <raise>:
 8006054:	4b02      	ldr	r3, [pc, #8]	; (8006060 <raise+0xc>)
 8006056:	4601      	mov	r1, r0
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	f7ff bfd3 	b.w	8006004 <_raise_r>
 800605e:	bf00      	nop
 8006060:	2000000c 	.word	0x2000000c

08006064 <_kill_r>:
 8006064:	b538      	push	{r3, r4, r5, lr}
 8006066:	4d07      	ldr	r5, [pc, #28]	; (8006084 <_kill_r+0x20>)
 8006068:	2300      	movs	r3, #0
 800606a:	4604      	mov	r4, r0
 800606c:	4608      	mov	r0, r1
 800606e:	4611      	mov	r1, r2
 8006070:	602b      	str	r3, [r5, #0]
 8006072:	f7fb faaf 	bl	80015d4 <_kill>
 8006076:	1c43      	adds	r3, r0, #1
 8006078:	d102      	bne.n	8006080 <_kill_r+0x1c>
 800607a:	682b      	ldr	r3, [r5, #0]
 800607c:	b103      	cbz	r3, 8006080 <_kill_r+0x1c>
 800607e:	6023      	str	r3, [r4, #0]
 8006080:	bd38      	pop	{r3, r4, r5, pc}
 8006082:	bf00      	nop
 8006084:	2000012c 	.word	0x2000012c

08006088 <_getpid_r>:
 8006088:	f7fb ba9c 	b.w	80015c4 <_getpid>

0800608c <_malloc_usable_size_r>:
 800608c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006090:	1f18      	subs	r0, r3, #4
 8006092:	2b00      	cmp	r3, #0
 8006094:	bfbc      	itt	lt
 8006096:	580b      	ldrlt	r3, [r1, r0]
 8006098:	18c0      	addlt	r0, r0, r3
 800609a:	4770      	bx	lr

0800609c <_init>:
 800609c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609e:	bf00      	nop
 80060a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060a2:	bc08      	pop	{r3}
 80060a4:	469e      	mov	lr, r3
 80060a6:	4770      	bx	lr

080060a8 <_fini>:
 80060a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060aa:	bf00      	nop
 80060ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ae:	bc08      	pop	{r3}
 80060b0:	469e      	mov	lr, r3
 80060b2:	4770      	bx	lr
