module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire [31:0]w1;
    wire cout1,cout2;
    
    assign w1={32{sub}}^b;
    add16 A1(a[15:0],w1[15:0],sub,sum[15:0],cout1);
    add16 A2(a[31:16],w1[31:16],cout1,sum[31:16],cout2);
endmodule