{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461880308431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461880308437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 16:51:48 2016 " "Processing started: Thu Apr 28 16:51:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461880308437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880308437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off acc_project -c acc_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880308437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461880308897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lcd/de2lcd/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lcd/de2lcd/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461880327839 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461880327839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880327839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA mpu-6050_english.v(17) " "Verilog HDL Declaration information at mpu-6050_english.v(17): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1461880327842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu-6050_english.v 1 1 " "Found 1 design units, including 1 entities, in source file mpu-6050_english.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPU " "Found entity 1: MPU" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461880327843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880327843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scale_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scale_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk200Hz-Behavioral " "Found design unit 1: clk200Hz-Behavioral" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/scale_clock.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461880327846 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk200Hz " "Found entity 1: clk200Hz" {  } { { "scale_clock.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/scale_clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461880327846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880327846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acc_project.vhd 2 1 " "Using design file acc_project.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc_project-mixed " "Found design unit 1: acc_project-mixed" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461880327914 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc_project " "Found entity 1: acc_project" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461880327914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1461880327914 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acc_project " "Elaborating entity \"acc_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461880327918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk200Hz clk200Hz:clock_map " "Elaborating entity \"clk200Hz\" for hierarchy \"clk200Hz:clock_map\"" {  } { { "acc_project.vhd" "clock_map" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461880328028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPU MPU:mpu_map " "Elaborating entity \"MPU\" for hierarchy \"MPU:mpu_map\"" {  } { { "acc_project.vhd" "mpu_map" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461880328050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACC_XH_READ mpu-6050_english.v(124) " "Verilog HDL or VHDL warning at mpu-6050_english.v(124): object \"ACC_XH_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328173 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACC_XL_READ mpu-6050_english.v(125) " "Verilog HDL or VHDL warning at mpu-6050_english.v(125): object \"ACC_XL_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328173 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACC_YH_READ mpu-6050_english.v(126) " "Verilog HDL or VHDL warning at mpu-6050_english.v(126): object \"ACC_YH_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328173 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACC_YL_READ mpu-6050_english.v(127) " "Verilog HDL or VHDL warning at mpu-6050_english.v(127): object \"ACC_YL_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328173 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACC_ZH_READ mpu-6050_english.v(128) " "Verilog HDL or VHDL warning at mpu-6050_english.v(128): object \"ACC_ZH_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328173 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACC_ZL_READ mpu-6050_english.v(129) " "Verilog HDL or VHDL warning at mpu-6050_english.v(129): object \"ACC_ZL_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328173 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GYRO_XH_READ mpu-6050_english.v(130) " "Verilog HDL or VHDL warning at mpu-6050_english.v(130): object \"GYRO_XH_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328174 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GYRO_XL_READ mpu-6050_english.v(131) " "Verilog HDL or VHDL warning at mpu-6050_english.v(131): object \"GYRO_XL_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328174 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GYRO_YH_READ mpu-6050_english.v(132) " "Verilog HDL or VHDL warning at mpu-6050_english.v(132): object \"GYRO_YH_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328174 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GYRO_YL_READ mpu-6050_english.v(133) " "Verilog HDL or VHDL warning at mpu-6050_english.v(133): object \"GYRO_YL_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328174 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GYRO_ZH_READ mpu-6050_english.v(134) " "Verilog HDL or VHDL warning at mpu-6050_english.v(134): object \"GYRO_ZH_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328174 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GYRO_ZL_READ mpu-6050_english.v(135) " "Verilog HDL or VHDL warning at mpu-6050_english.v(135): object \"GYRO_ZL_READ\" assigned a value but never read" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1461880328174 "|acc_project|MPU:mpu_map"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data mpu-6050_english.v(17) " "Output port \"data\" at mpu-6050_english.v(17) has no driver" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1461880328174 "|acc_project|MPU:mpu_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:de2lcd_map " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:de2lcd_map\"" {  } { { "acc_project.vhd" "de2lcd_map" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461880328175 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(9) " "VHDL Signal Declaration warning at de2lcd.vhd(9): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1461880328203 "|acc_project|de2lcd:de2lcd_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(48) " "VHDL Process Statement warning at de2lcd.vhd(48): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461880328203 "|acc_project|de2lcd:de2lcd_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(52) " "Inferred latch for \"init\" at de2lcd.vhd(52)" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880328203 "|acc_project|de2lcd:de2lcd_map"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "scl " "Inserted always-enabled tri-state buffer between \"scl\" and its non-tri-state driver." {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1461880329529 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1461880329529 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mpu-6050_english.v" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/mpu-6050_english.v" 120 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1461880329535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1461880329536 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[0\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[0\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[1\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[1\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[2\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[2\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[3\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[3\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[4\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[4\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[5\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[5\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[6\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[6\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:de2lcd_map\|DATA_BUS\[7\]~synth " "Node \"de2lcd:de2lcd_map\|DATA_BUS\[7\]~synth\"" {  } { { "de2lcd/de2lcd/de2lcd.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/de2lcd/de2lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""} { "Warning" "WMLS_MLS_NODE_NAME" "scl~synth " "Node \"scl~synth\"" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1461880329712 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1461880329712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461880329713 "|acc_project|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461880329713 "|acc_project|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "acc_project.vhd" "" { Text "C:/Users/Magz/Desktop/EECS 392/EECS392/acc_project.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1461880329713 "|acc_project|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1461880329713 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1461880329863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1461880330843 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Magz/Desktop/EECS 392/EECS392/output_files/acc_project.map.smsg " "Generated suppressed messages file C:/Users/Magz/Desktop/EECS 392/EECS392/output_files/acc_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880331026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1461880331350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461880331350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1461880332538 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1461880332538 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1461880332538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1461880332538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1461880332538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461880332603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 16:52:12 2016 " "Processing ended: Thu Apr 28 16:52:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461880332603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461880332603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461880332603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461880332603 ""}
