* 2 Input AND gate
.subckt and2 OUT A B

* PUN
M1 nand A VDD VDD CMOSP W={width_P} L={LAMBDA}
M2 VDD B nand VDD CMOSP W={width_P} L={LAMBDA}


* PDN
M3 node1 A GND Gnd CMOSN W={width_N} L={LAMBDA}
M4 nand B node1 Gnd CMOSN W={width_N} L={LAMBDA}

*Inverter
M5 OUT nand VDD VDD CMOSP W={width_P} L={LAMBDA}
M6 OUT nand GND Gnd CMOSN W={width_N} L={LAMBDA}

.ends
