-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accumulateStreamScal_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inStream_V_V_dout : IN STD_LOGIC_VECTOR (111 downto 0);
    inStream_V_V_empty_n : IN STD_LOGIC;
    inStream_V_V_read : OUT STD_LOGIC;
    tagColValidCntStream_V_V_dout : IN STD_LOGIC_VECTOR (41 downto 0);
    tagColValidCntStream_V_V_empty_n : IN STD_LOGIC;
    tagColValidCntStream_V_V_read : OUT STD_LOGIC;
    refTagValidCntStream_V_V_dout : IN STD_LOGIC_VECTOR (41 downto 0);
    refTagValidCntStream_V_V_empty_n : IN STD_LOGIC;
    refTagValidCntStream_V_V_read : OUT STD_LOGIC;
    refZeroCntStream_V_V_dout : IN STD_LOGIC_VECTOR (5 downto 0);
    refZeroCntStream_V_V_empty_n : IN STD_LOGIC;
    refZeroCntStream_V_V_read : OUT STD_LOGIC;
    outStream_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    outStream_V_full_n : IN STD_LOGIC;
    outStream_V_write : OUT STD_LOGIC;
    OF_yStream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    OF_yStream_V_full_n : IN STD_LOGIC;
    OF_yStream_V_write : OUT STD_LOGIC );
end;


architecture behav of accumulateStreamScal_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv112_0 : STD_LOGIC_VECTOR (111 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal exitcond_flatten_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal tmp_s_reg_1596 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1596_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter5 : BOOLEAN;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lastrefTagValidCntSu_2 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal lastSumRefZeroCntSca_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal lastSumDataWideScale : STD_LOGIC_VECTOR (111 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal lastTagColValidCntSu_2 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal inStream_V_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal outStream_V_blk_n : STD_LOGIC;
    signal OF_yStream_V_blk_n : STD_LOGIC;
    signal refZeroCntStream_V_V_blk_n : STD_LOGIC;
    signal tagColValidCntStream_V_V_blk_n : STD_LOGIC;
    signal refTagValidCntStream_V_V_blk_n : STD_LOGIC;
    signal exitcond_reg_228 : STD_LOGIC_VECTOR (0 downto 0);
    signal k3_reg_242 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten2_reg_256 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_V_211_reg_1548 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_V_211_reg_1548_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3010_fu_481_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3010_reg_1556 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1099_0_1_reg_1561 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1099_0_2_reg_1566 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1099_0_3_reg_1571 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1099_0_4_reg_1576 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1099_0_5_reg_1581 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1099_0_6_reg_1586 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_fu_791_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_reg_1591 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1596_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1596_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1596_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_819_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_next_reg_1600 : STD_LOGIC_VECTOR (6 downto 0);
    signal tagValidCond_V_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_reg_1605 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_reg_1610 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_1_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_1_reg_1615 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_1_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_1_reg_1620 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_2_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_2_reg_1625 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_2_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_2_reg_1630 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_3_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_3_reg_1635 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_3_reg_1635_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_3_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_3_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_3_reg_1640_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_4_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_4_reg_1645 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_4_reg_1645_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_4_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_4_reg_1650 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_4_reg_1650_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_5_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_5_reg_1655 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_5_reg_1655_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_5_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_5_reg_1660 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_5_reg_1660_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_6_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_6_reg_1665 : STD_LOGIC_VECTOR (0 downto 0);
    signal tagValidCond_V_6_reg_1665_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_6_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_6_reg_1670 : STD_LOGIC_VECTOR (0 downto 0);
    signal refTagValidCond_V_6_reg_1670_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_reg_1675 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1680 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1680_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1680_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1680_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1680_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_1215_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_94_reg_1684 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_fu_1329_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_reg_1691 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_reg_1691_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_1_trunc_fu_1359_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_1_trunc_reg_1696 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_1_trunc_reg_1696_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1455_2_fu_1367_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1455_2_reg_1701 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_2_trunc_fu_1389_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_2_trunc_reg_1706 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_2_trunc_reg_1706_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_182_3_trunc_reg_1711 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_182_4_trunc_reg_1716 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_182_5_trunc_reg_1721 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_182_6_trunc_reg_1726 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_3_trunc_fu_1432_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_3_trunc_reg_1731 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_4_trunc_fu_1460_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_4_trunc_reg_1736 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_5_trunc_fu_1488_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_5_trunc_reg_1741 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_6_trunc_fu_1521_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_loc_V_182_6_trunc_reg_1746 : STD_LOGIC_VECTOR (15 downto 0);
    signal outputMinData_V_reg_1751 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_reg_1756 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal grp_minWide_fu_270_inData_V : STD_LOGIC_VECTOR (111 downto 0);
    signal grp_minWide_fu_270_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_minWide_fu_270_ap_return_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_minWide_fu_270_ap_ce : STD_LOGIC;
    signal ap_phi_mux_exitcond_phi_fu_232_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_k3_phi_fu_246_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_indvar_flatten2_phi_fu_260_p6 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_1083_6_fu_937_p8 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_1456_6_fu_1295_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_1077_6_fu_1237_p8 : STD_LOGIC_VECTOR (111 downto 0);
    signal p_Result_1080_6_fu_907_p8 : STD_LOGIC_VECTOR (62 downto 0);
    signal grp_fu_397_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_411_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_425_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_439_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_453_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_467_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3011_fu_485_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3012_fu_497_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1101_0_1_fu_519_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1104_0_1_fu_537_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1101_0_2_fu_565_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1104_0_2_fu_583_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1101_0_3_fu_611_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1104_0_3_fu_629_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1101_0_4_fu_657_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1104_0_4_fu_675_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1101_0_5_fu_703_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1104_0_5_fu_721_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1101_0_6_fu_749_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_1104_0_6_fu_767_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_op_fu_785_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3014_fu_815_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_80_fu_489_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3018_fu_831_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_81_fu_501_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_279_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_82_fu_529_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_288_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_83_fu_547_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_298_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_84_fu_575_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_307_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_85_fu_593_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_317_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_86_fu_621_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_326_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_87_fu_639_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_336_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_88_fu_667_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_345_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_89_fu_685_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_355_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_90_fu_713_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_364_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_91_fu_731_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_374_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_92_fu_759_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_187_6_trunc_fu_901_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_187_5_trunc_fu_889_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_187_4_trunc_fu_877_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_187_3_trunc_fu_865_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_187_2_trunc_fu_853_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_187_1_trunc_fu_841_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_187_0_trunc_fu_825_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_383_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_93_fu_777_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_188_6_trunc_fu_931_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_188_5_trunc_fu_895_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_188_4_trunc_fu_883_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_188_3_trunc_fu_871_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_188_2_trunc_fu_859_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_188_1_trunc_fu_847_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_188_0_trunc_fu_835_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4300_cast_fu_493_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_0_trunc_fu_965_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_0_trunc_ca_fu_971_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4301_cast_fu_505_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_0_trunc_fu_981_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3015_fu_961_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal loc_V_184_0_trunc_ca_fu_987_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4302_cast_fu_533_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_1_trunc_fu_997_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_1_trunc_ca_fu_1003_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4303_cast_fu_551_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_1_trunc_fu_1013_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_1_trunc_ca_fu_1019_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4304_cast_fu_579_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_2_trunc_fu_1029_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_2_trunc_ca_fu_1035_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4305_cast_fu_597_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_2_trunc_fu_1045_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_2_trunc_ca_fu_1051_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4306_cast_fu_625_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_3_trunc_fu_1061_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_3_trunc_ca_fu_1067_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4307_cast_fu_643_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_3_trunc_fu_1077_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_3_trunc_ca_fu_1083_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4308_cast_fu_671_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_4_trunc_fu_1093_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_4_trunc_ca_fu_1099_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4309_cast_fu_689_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_4_trunc_fu_1109_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_4_trunc_ca_fu_1115_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4310_cast_fu_717_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_5_trunc_fu_1125_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_5_trunc_ca_fu_1131_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4311_cast_fu_735_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_5_trunc_fu_1141_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_5_trunc_ca_fu_1147_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4312_cast_fu_763_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_6_trunc_fu_1157_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_183_6_trunc_ca_fu_1163_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4313_cast_fu_781_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_6_trunc_fu_1173_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal loc_V_184_6_trunc_ca_fu_1179_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3013_fu_1228_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_182_0_trunc_fu_1232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_1267_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp10_cast_fu_1274_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_1261_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_1284_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp11_cast_fu_1291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_1278_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_95_fu_1307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_1319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refValidCond_V_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_s_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1455_1_fu_1337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_1349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refValidCond_V_1_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_166_1_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refValidCond_V_2_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_166_2_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1455_3_fu_1412_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refValidCond_V_3_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_166_3_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1455_4_fu_1439_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refValidCond_V_4_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_166_4_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1455_5_fu_1467_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_1478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refValidCond_V_5_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_166_5_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_cast_fu_1409_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1455_6_fu_1495_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1455_6_cast_fu_1501_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal refValidCond_V_6_fu_1505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_166_6_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_270 : BOOLEAN;
    signal ap_condition_225 : BOOLEAN;
    signal ap_condition_87 : BOOLEAN;

    component minWide IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        inData_V : IN STD_LOGIC_VECTOR (111 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_minWide_fu_270 : component minWide
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        inData_V => grp_minWide_fu_270_inData_V,
        ap_return_0 => grp_minWide_fu_270_ap_return_0,
        ap_return_1 => grp_minWide_fu_270_ap_return_1,
        ap_ce => grp_minWide_fu_270_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    exitcond_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1680 = ap_const_lv1_0))) then 
                exitcond_reg_228 <= exitcond4_reg_1675;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1680 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                exitcond_reg_228 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    indvar_flatten2_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1680 = ap_const_lv1_0))) then 
                indvar_flatten2_reg_256 <= indvar_flatten_next_reg_1600;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1680 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                indvar_flatten2_reg_256 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    k3_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_1680 = ap_const_lv1_0))) then 
                k3_reg_242 <= k_reg_1591;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1680 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                k3_reg_242 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    lastSumDataWideScale_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_225)) then
                if ((tmp_s_reg_1596 = ap_const_lv1_1)) then 
                    lastSumDataWideScale <= ap_const_lv112_0;
                elsif ((tmp_s_reg_1596 = ap_const_lv1_0)) then 
                    lastSumDataWideScale <= p_Result_1077_6_fu_1237_p8;
                end if;
            end if; 
        end if;
    end process;

    lastSumRefZeroCntSca_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_225)) then
                if ((tmp_s_reg_1596 = ap_const_lv1_1)) then 
                    lastSumRefZeroCntSca_1 <= ap_const_lv16_0;
                elsif ((tmp_s_reg_1596 = ap_const_lv1_0)) then 
                    lastSumRefZeroCntSca_1 <= tmp_1456_6_fu_1295_p2;
                end if;
            end if; 
        end if;
    end process;

    lastTagColValidCntSu_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_87)) then
                if ((tmp_s_fu_799_p2 = ap_const_lv1_1)) then 
                    lastTagColValidCntSu_2 <= ap_const_lv63_0;
                elsif ((tmp_s_fu_799_p2 = ap_const_lv1_0)) then 
                    lastTagColValidCntSu_2 <= p_Result_1080_6_fu_907_p8;
                end if;
            end if; 
        end if;
    end process;

    lastrefTagValidCntSu_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_87)) then
                if ((tmp_s_fu_799_p2 = ap_const_lv1_1)) then 
                    lastrefTagValidCntSu_2 <= ap_const_lv63_0;
                elsif ((tmp_s_fu_799_p2 = ap_const_lv1_0)) then 
                    lastrefTagValidCntSu_2 <= p_Result_1083_6_fu_937_p8;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond4_reg_1675 <= exitcond4_fu_1201_p2;
                indvar_flatten_next_reg_1600 <= indvar_flatten_next_fu_819_p2;
                k_reg_1591 <= k_fu_791_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_1680 <= exitcond_flatten_fu_1207_p2;
                exitcond_flatten_reg_1680_pp0_iter1_reg <= exitcond_flatten_reg_1680;
                p_Result_1099_0_1_reg_1561 <= inStream_V_V_dout(31 downto 16);
                p_Result_1099_0_2_reg_1566 <= inStream_V_V_dout(47 downto 32);
                p_Result_1099_0_3_reg_1571 <= inStream_V_V_dout(63 downto 48);
                p_Result_1099_0_4_reg_1576 <= inStream_V_V_dout(79 downto 64);
                p_Result_1099_0_5_reg_1581 <= inStream_V_V_dout(95 downto 80);
                p_Result_1099_0_6_reg_1586 <= inStream_V_V_dout(111 downto 96);
                refTagValidCond_V_3_reg_1640_pp0_iter1_reg <= refTagValidCond_V_3_reg_1640;
                refTagValidCond_V_4_reg_1650_pp0_iter1_reg <= refTagValidCond_V_4_reg_1650;
                refTagValidCond_V_5_reg_1660_pp0_iter1_reg <= refTagValidCond_V_5_reg_1660;
                refTagValidCond_V_6_reg_1670_pp0_iter1_reg <= refTagValidCond_V_6_reg_1670;
                tagValidCond_V_3_reg_1635_pp0_iter1_reg <= tagValidCond_V_3_reg_1635;
                tagValidCond_V_4_reg_1645_pp0_iter1_reg <= tagValidCond_V_4_reg_1645;
                tagValidCond_V_5_reg_1655_pp0_iter1_reg <= tagValidCond_V_5_reg_1655;
                tagValidCond_V_6_reg_1665_pp0_iter1_reg <= tagValidCond_V_6_reg_1665;
                tmp_3010_reg_1556 <= tmp_3010_fu_481_p1;
                    tmp_94_reg_1684(5 downto 0) <= tmp_94_fu_1215_p1(5 downto 0);
                tmp_V_211_reg_1548 <= refZeroCntStream_V_V_dout;
                tmp_V_211_reg_1548_pp0_iter1_reg <= tmp_V_211_reg_1548;
                tmp_s_reg_1596 <= tmp_s_fu_799_p2;
                tmp_s_reg_1596_pp0_iter1_reg <= tmp_s_reg_1596;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond_flatten_reg_1680_pp0_iter2_reg <= exitcond_flatten_reg_1680_pp0_iter1_reg;
                exitcond_flatten_reg_1680_pp0_iter3_reg <= exitcond_flatten_reg_1680_pp0_iter2_reg;
                exitcond_flatten_reg_1680_pp0_iter4_reg <= exitcond_flatten_reg_1680_pp0_iter3_reg;
                p_loc_V_182_1_trunc_reg_1696_pp0_iter2_reg <= p_loc_V_182_1_trunc_reg_1696;
                p_loc_V_182_2_trunc_reg_1706_pp0_iter2_reg <= p_loc_V_182_2_trunc_reg_1706;
                p_s_reg_1691_pp0_iter2_reg <= p_s_reg_1691;
                tmp_s_reg_1596_pp0_iter2_reg <= tmp_s_reg_1596_pp0_iter1_reg;
                tmp_s_reg_1596_pp0_iter3_reg <= tmp_s_reg_1596_pp0_iter2_reg;
                tmp_s_reg_1596_pp0_iter4_reg <= tmp_s_reg_1596_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_1596_pp0_iter3_reg = ap_const_lv1_1))) then
                index_reg_1756 <= grp_minWide_fu_270_ap_return_1;
                outputMinData_V_reg_1751 <= grp_minWide_fu_270_ap_return_0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_1596 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                loc_V_182_3_trunc_reg_1711 <= grp_fu_434_p2;
                loc_V_182_4_trunc_reg_1716 <= grp_fu_448_p2;
                loc_V_182_5_trunc_reg_1721 <= grp_fu_462_p2;
                loc_V_182_6_trunc_reg_1726 <= grp_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_1596 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_loc_V_182_1_trunc_reg_1696 <= p_loc_V_182_1_trunc_fu_1359_p3;
                p_loc_V_182_2_trunc_reg_1706 <= p_loc_V_182_2_trunc_fu_1389_p3;
                p_s_reg_1691 <= p_s_fu_1329_p3;
                tmp_1455_2_reg_1701 <= tmp_1455_2_fu_1367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_1596_pp0_iter1_reg = ap_const_lv1_1))) then
                p_loc_V_182_3_trunc_reg_1731 <= p_loc_V_182_3_trunc_fu_1432_p3;
                p_loc_V_182_4_trunc_reg_1736 <= p_loc_V_182_4_trunc_fu_1460_p3;
                p_loc_V_182_5_trunc_reg_1741 <= p_loc_V_182_5_trunc_fu_1488_p3;
                p_loc_V_182_6_trunc_reg_1746 <= p_loc_V_182_6_trunc_fu_1521_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_fu_799_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                refTagValidCond_V_1_reg_1620 <= refTagValidCond_V_1_fu_1023_p2;
                refTagValidCond_V_2_reg_1630 <= refTagValidCond_V_2_fu_1055_p2;
                refTagValidCond_V_3_reg_1640 <= refTagValidCond_V_3_fu_1087_p2;
                refTagValidCond_V_4_reg_1650 <= refTagValidCond_V_4_fu_1119_p2;
                refTagValidCond_V_5_reg_1660 <= refTagValidCond_V_5_fu_1151_p2;
                refTagValidCond_V_6_reg_1670 <= refTagValidCond_V_6_fu_1183_p2;
                refTagValidCond_V_reg_1610 <= refTagValidCond_V_fu_991_p2;
                tagValidCond_V_1_reg_1615 <= tagValidCond_V_1_fu_1007_p2;
                tagValidCond_V_2_reg_1625 <= tagValidCond_V_2_fu_1039_p2;
                tagValidCond_V_3_reg_1635 <= tagValidCond_V_3_fu_1071_p2;
                tagValidCond_V_4_reg_1645 <= tagValidCond_V_4_fu_1103_p2;
                tagValidCond_V_5_reg_1655 <= tagValidCond_V_5_fu_1135_p2;
                tagValidCond_V_6_reg_1665 <= tagValidCond_V_6_fu_1167_p2;
                tagValidCond_V_reg_1605 <= tagValidCond_V_fu_975_p2;
            end if;
        end if;
    end process;
    tmp_94_reg_1684(15 downto 6) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    OF_yStream_V_blk_n_assign_proc : process(tmp_s_reg_1596_pp0_iter4_reg, OF_yStream_V_full_n, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            OF_yStream_V_blk_n <= OF_yStream_V_full_n;
        else 
            OF_yStream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    OF_yStream_V_din <= index_reg_1756;

    OF_yStream_V_write_assign_proc : process(tmp_s_reg_1596_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            OF_yStream_V_write <= ap_const_logic_1;
        else 
            OF_yStream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, inStream_V_V_empty_n, tagColValidCntStream_V_V_empty_n, refTagValidCntStream_V_V_empty_n, refZeroCntStream_V_V_empty_n, outStream_V_full_n, tmp_s_reg_1596_pp0_iter4_reg, OF_yStream_V_full_n, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_const_logic_0 = OF_yStream_V_full_n) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)) or ((outStream_V_full_n = ap_const_logic_0) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)))) or ((ap_start = ap_const_logic_1) and ((refZeroCntStream_V_V_empty_n = ap_const_logic_0) or (refTagValidCntStream_V_V_empty_n = ap_const_logic_0) or (tagColValidCntStream_V_V_empty_n = ap_const_logic_0) or (inStream_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, inStream_V_V_empty_n, tagColValidCntStream_V_V_empty_n, refTagValidCntStream_V_V_empty_n, refZeroCntStream_V_V_empty_n, outStream_V_full_n, tmp_s_reg_1596_pp0_iter4_reg, OF_yStream_V_full_n, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_const_logic_0 = OF_yStream_V_full_n) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)) or ((outStream_V_full_n = ap_const_logic_0) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)))) or ((ap_start = ap_const_logic_1) and ((refZeroCntStream_V_V_empty_n = ap_const_logic_0) or (refTagValidCntStream_V_V_empty_n = ap_const_logic_0) or (tagColValidCntStream_V_V_empty_n = ap_const_logic_0) or (inStream_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, inStream_V_V_empty_n, tagColValidCntStream_V_V_empty_n, refTagValidCntStream_V_V_empty_n, refZeroCntStream_V_V_empty_n, outStream_V_full_n, tmp_s_reg_1596_pp0_iter4_reg, OF_yStream_V_full_n, ap_enable_reg_pp0_iter5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (((ap_const_logic_0 = OF_yStream_V_full_n) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)) or ((outStream_V_full_n = ap_const_logic_0) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)))) or ((ap_start = ap_const_logic_1) and ((refZeroCntStream_V_V_empty_n = ap_const_logic_0) or (refTagValidCntStream_V_V_empty_n = ap_const_logic_0) or (tagColValidCntStream_V_V_empty_n = ap_const_logic_0) or (inStream_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(inStream_V_V_empty_n, tagColValidCntStream_V_V_empty_n, refTagValidCntStream_V_V_empty_n, refZeroCntStream_V_V_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((refZeroCntStream_V_V_empty_n = ap_const_logic_0) or (refTagValidCntStream_V_V_empty_n = ap_const_logic_0) or (tagColValidCntStream_V_V_empty_n = ap_const_logic_0) or (inStream_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter5_assign_proc : process(outStream_V_full_n, tmp_s_reg_1596_pp0_iter4_reg, OF_yStream_V_full_n)
    begin
                ap_block_state3_pp0_stage0_iter5 <= (((ap_const_logic_0 = OF_yStream_V_full_n) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)) or ((outStream_V_full_n = ap_const_logic_0) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1)));
    end process;

        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_225_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_225 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_270_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_270 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_87_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_87 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, exitcond_flatten_reg_1680_pp0_iter4_reg)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1680_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_exitcond_phi_fu_232_p6_assign_proc : process(exitcond_reg_228, exitcond4_reg_1675, exitcond_flatten_reg_1680, ap_condition_270)
    begin
        if ((ap_const_boolean_1 = ap_condition_270)) then
            if ((exitcond_flatten_reg_1680 = ap_const_lv1_1)) then 
                ap_phi_mux_exitcond_phi_fu_232_p6 <= ap_const_lv1_0;
            elsif ((exitcond_flatten_reg_1680 = ap_const_lv1_0)) then 
                ap_phi_mux_exitcond_phi_fu_232_p6 <= exitcond4_reg_1675;
            else 
                ap_phi_mux_exitcond_phi_fu_232_p6 <= exitcond_reg_228;
            end if;
        else 
            ap_phi_mux_exitcond_phi_fu_232_p6 <= exitcond_reg_228;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten2_phi_fu_260_p6_assign_proc : process(indvar_flatten2_reg_256, indvar_flatten_next_reg_1600, exitcond_flatten_reg_1680, ap_condition_270)
    begin
        if ((ap_const_boolean_1 = ap_condition_270)) then
            if ((exitcond_flatten_reg_1680 = ap_const_lv1_1)) then 
                ap_phi_mux_indvar_flatten2_phi_fu_260_p6 <= ap_const_lv7_0;
            elsif ((exitcond_flatten_reg_1680 = ap_const_lv1_0)) then 
                ap_phi_mux_indvar_flatten2_phi_fu_260_p6 <= indvar_flatten_next_reg_1600;
            else 
                ap_phi_mux_indvar_flatten2_phi_fu_260_p6 <= indvar_flatten2_reg_256;
            end if;
        else 
            ap_phi_mux_indvar_flatten2_phi_fu_260_p6 <= indvar_flatten2_reg_256;
        end if; 
    end process;


    ap_phi_mux_k3_phi_fu_246_p6_assign_proc : process(k3_reg_242, k_reg_1591, exitcond_flatten_reg_1680, ap_condition_270)
    begin
        if ((ap_const_boolean_1 = ap_condition_270)) then
            if ((exitcond_flatten_reg_1680 = ap_const_lv1_1)) then 
                ap_phi_mux_k3_phi_fu_246_p6 <= ap_const_lv4_0;
            elsif ((exitcond_flatten_reg_1680 = ap_const_lv1_0)) then 
                ap_phi_mux_k3_phi_fu_246_p6 <= k_reg_1591;
            else 
                ap_phi_mux_k3_phi_fu_246_p6 <= k3_reg_242;
            end if;
        else 
            ap_phi_mux_k3_phi_fu_246_p6 <= k3_reg_242;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, exitcond_flatten_fu_1207_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_1207_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond4_fu_1201_p2 <= "1" when (k_fu_791_p3 = ap_const_lv4_D) else "0";
    exitcond_flatten_fu_1207_p2 <= "1" when (ap_phi_mux_indvar_flatten2_phi_fu_260_p6 = ap_const_lv7_5A) else "0";
    grp_fu_279_p4 <= lastTagColValidCntSu_2(17 downto 9);
    grp_fu_288_p4 <= lastrefTagValidCntSu_2(17 downto 9);
    grp_fu_298_p4 <= lastTagColValidCntSu_2(26 downto 18);
    grp_fu_307_p4 <= lastrefTagValidCntSu_2(26 downto 18);
    grp_fu_317_p4 <= lastTagColValidCntSu_2(35 downto 27);
    grp_fu_326_p4 <= lastrefTagValidCntSu_2(35 downto 27);
    grp_fu_336_p4 <= lastTagColValidCntSu_2(44 downto 36);
    grp_fu_345_p4 <= lastrefTagValidCntSu_2(44 downto 36);
    grp_fu_355_p4 <= lastTagColValidCntSu_2(53 downto 45);
    grp_fu_364_p4 <= lastrefTagValidCntSu_2(53 downto 45);
    grp_fu_374_p4 <= lastTagColValidCntSu_2(62 downto 54);
    grp_fu_383_p4 <= lastrefTagValidCntSu_2(62 downto 54);
    grp_fu_397_p4 <= lastSumDataWideScale(31 downto 16);
    grp_fu_406_p2 <= std_logic_vector(unsigned(grp_fu_397_p4) + unsigned(p_Result_1099_0_1_reg_1561));
    grp_fu_411_p4 <= lastSumDataWideScale(47 downto 32);
    grp_fu_420_p2 <= std_logic_vector(unsigned(grp_fu_411_p4) + unsigned(p_Result_1099_0_2_reg_1566));
    grp_fu_425_p4 <= lastSumDataWideScale(63 downto 48);
    grp_fu_434_p2 <= std_logic_vector(unsigned(grp_fu_425_p4) + unsigned(p_Result_1099_0_3_reg_1571));
    grp_fu_439_p4 <= lastSumDataWideScale(79 downto 64);
    grp_fu_448_p2 <= std_logic_vector(unsigned(grp_fu_439_p4) + unsigned(p_Result_1099_0_4_reg_1576));
    grp_fu_453_p4 <= lastSumDataWideScale(95 downto 80);
    grp_fu_462_p2 <= std_logic_vector(unsigned(grp_fu_453_p4) + unsigned(p_Result_1099_0_5_reg_1581));
    grp_fu_467_p4 <= lastSumDataWideScale(111 downto 96);
    grp_fu_476_p2 <= std_logic_vector(unsigned(grp_fu_467_p4) + unsigned(p_Result_1099_0_6_reg_1586));

    grp_minWide_fu_270_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_minWide_fu_270_ap_ce <= ap_const_logic_1;
        else 
            grp_minWide_fu_270_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_minWide_fu_270_inData_V <= ((((((p_loc_V_182_6_trunc_reg_1746 & p_loc_V_182_5_trunc_reg_1741) & p_loc_V_182_4_trunc_reg_1736) & p_loc_V_182_3_trunc_reg_1731) & p_loc_V_182_2_trunc_reg_1706_pp0_iter2_reg) & p_loc_V_182_1_trunc_reg_1696_pp0_iter2_reg) & p_s_reg_1691_pp0_iter2_reg);

    inStream_V_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, inStream_V_V_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_V_V_blk_n <= inStream_V_V_empty_n;
        else 
            inStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inStream_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_V_V_read <= ap_const_logic_1;
        else 
            inStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_819_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_indvar_flatten2_phi_fu_260_p6));
    k_fu_791_p3 <= 
        ap_const_lv4_1 when (ap_phi_mux_exitcond_phi_fu_232_p6(0) = '1') else 
        k_op_fu_785_p2;
    k_op_fu_785_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(ap_phi_mux_k3_phi_fu_246_p6));
    loc_V_182_0_trunc_fu_1232_p2 <= std_logic_vector(unsigned(tmp_3013_fu_1228_p1) + unsigned(tmp_3010_reg_1556));
        loc_V_183_0_trunc_ca_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_183_0_trunc_fu_965_p2),9));

    loc_V_183_0_trunc_fu_965_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4300_cast_fu_493_p1));
        loc_V_183_1_trunc_ca_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_183_1_trunc_fu_997_p2),9));

    loc_V_183_1_trunc_fu_997_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4302_cast_fu_533_p1));
        loc_V_183_2_trunc_ca_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_183_2_trunc_fu_1029_p2),9));

    loc_V_183_2_trunc_fu_1029_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4304_cast_fu_579_p1));
        loc_V_183_3_trunc_ca_fu_1067_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_183_3_trunc_fu_1061_p2),9));

    loc_V_183_3_trunc_fu_1061_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4306_cast_fu_625_p1));
        loc_V_183_4_trunc_ca_fu_1099_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_183_4_trunc_fu_1093_p2),9));

    loc_V_183_4_trunc_fu_1093_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4308_cast_fu_671_p1));
        loc_V_183_5_trunc_ca_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_183_5_trunc_fu_1125_p2),9));

    loc_V_183_5_trunc_fu_1125_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4310_cast_fu_717_p1));
        loc_V_183_6_trunc_ca_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_183_6_trunc_fu_1157_p2),9));

    loc_V_183_6_trunc_fu_1157_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4312_cast_fu_763_p1));
        loc_V_184_0_trunc_ca_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_184_0_trunc_fu_981_p2),9));

    loc_V_184_0_trunc_fu_981_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4301_cast_fu_505_p1));
        loc_V_184_1_trunc_ca_fu_1019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_184_1_trunc_fu_1013_p2),9));

    loc_V_184_1_trunc_fu_1013_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4303_cast_fu_551_p1));
        loc_V_184_2_trunc_ca_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_184_2_trunc_fu_1045_p2),9));

    loc_V_184_2_trunc_fu_1045_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4305_cast_fu_597_p1));
        loc_V_184_3_trunc_ca_fu_1083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_184_3_trunc_fu_1077_p2),9));

    loc_V_184_3_trunc_fu_1077_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4307_cast_fu_643_p1));
        loc_V_184_4_trunc_ca_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_184_4_trunc_fu_1109_p2),9));

    loc_V_184_4_trunc_fu_1109_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4309_cast_fu_689_p1));
        loc_V_184_5_trunc_ca_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_184_5_trunc_fu_1141_p2),9));

    loc_V_184_5_trunc_fu_1141_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4311_cast_fu_735_p1));
        loc_V_184_6_trunc_ca_fu_1179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(loc_V_184_6_trunc_fu_1173_p2),9));

    loc_V_184_6_trunc_fu_1173_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_4313_cast_fu_781_p1));
    loc_V_187_0_trunc_fu_825_p2 <= std_logic_vector(unsigned(tmp_3014_fu_815_p1) + unsigned(tmp_80_fu_489_p1));
    loc_V_187_1_trunc_fu_841_p2 <= std_logic_vector(unsigned(grp_fu_279_p4) + unsigned(tmp_82_fu_529_p1));
    loc_V_187_2_trunc_fu_853_p2 <= std_logic_vector(unsigned(grp_fu_298_p4) + unsigned(tmp_84_fu_575_p1));
    loc_V_187_3_trunc_fu_865_p2 <= std_logic_vector(unsigned(grp_fu_317_p4) + unsigned(tmp_86_fu_621_p1));
    loc_V_187_4_trunc_fu_877_p2 <= std_logic_vector(unsigned(grp_fu_336_p4) + unsigned(tmp_88_fu_667_p1));
    loc_V_187_5_trunc_fu_889_p2 <= std_logic_vector(unsigned(grp_fu_355_p4) + unsigned(tmp_90_fu_713_p1));
    loc_V_187_6_trunc_fu_901_p2 <= std_logic_vector(unsigned(grp_fu_374_p4) + unsigned(tmp_92_fu_759_p1));
    loc_V_188_0_trunc_fu_835_p2 <= std_logic_vector(unsigned(tmp_3018_fu_831_p1) + unsigned(tmp_81_fu_501_p1));
    loc_V_188_1_trunc_fu_847_p2 <= std_logic_vector(unsigned(grp_fu_288_p4) + unsigned(tmp_83_fu_547_p1));
    loc_V_188_2_trunc_fu_859_p2 <= std_logic_vector(unsigned(grp_fu_307_p4) + unsigned(tmp_85_fu_593_p1));
    loc_V_188_3_trunc_fu_871_p2 <= std_logic_vector(unsigned(grp_fu_326_p4) + unsigned(tmp_87_fu_639_p1));
    loc_V_188_4_trunc_fu_883_p2 <= std_logic_vector(unsigned(grp_fu_345_p4) + unsigned(tmp_89_fu_685_p1));
    loc_V_188_5_trunc_fu_895_p2 <= std_logic_vector(unsigned(grp_fu_364_p4) + unsigned(tmp_91_fu_731_p1));
    loc_V_188_6_trunc_fu_931_p2 <= std_logic_vector(unsigned(grp_fu_383_p4) + unsigned(tmp_93_fu_777_p1));

    outStream_V_blk_n_assign_proc : process(outStream_V_full_n, tmp_s_reg_1596_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            outStream_V_blk_n <= outStream_V_full_n;
        else 
            outStream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream_V_din <= outputMinData_V_reg_1751;

    outStream_V_write_assign_proc : process(tmp_s_reg_1596_pp0_iter4_reg, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_s_reg_1596_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            outStream_V_write <= ap_const_logic_1;
        else 
            outStream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_1077_6_fu_1237_p8 <= ((((((grp_fu_476_p2 & grp_fu_462_p2) & grp_fu_448_p2) & grp_fu_434_p2) & grp_fu_420_p2) & grp_fu_406_p2) & loc_V_182_0_trunc_fu_1232_p2);
    p_Result_1080_6_fu_907_p8 <= ((((((loc_V_187_6_trunc_fu_901_p2 & loc_V_187_5_trunc_fu_889_p2) & loc_V_187_4_trunc_fu_877_p2) & loc_V_187_3_trunc_fu_865_p2) & loc_V_187_2_trunc_fu_853_p2) & loc_V_187_1_trunc_fu_841_p2) & loc_V_187_0_trunc_fu_825_p2);
    p_Result_1083_6_fu_937_p8 <= ((((((loc_V_188_6_trunc_fu_931_p2 & loc_V_188_5_trunc_fu_895_p2) & loc_V_188_4_trunc_fu_883_p2) & loc_V_188_3_trunc_fu_871_p2) & loc_V_188_2_trunc_fu_859_p2) & loc_V_188_1_trunc_fu_847_p2) & loc_V_188_0_trunc_fu_835_p2);
    p_Result_1101_0_1_fu_519_p4 <= tagColValidCntStream_V_V_dout(11 downto 6);
    p_Result_1101_0_2_fu_565_p4 <= tagColValidCntStream_V_V_dout(17 downto 12);
    p_Result_1101_0_3_fu_611_p4 <= tagColValidCntStream_V_V_dout(23 downto 18);
    p_Result_1101_0_4_fu_657_p4 <= tagColValidCntStream_V_V_dout(29 downto 24);
    p_Result_1101_0_5_fu_703_p4 <= tagColValidCntStream_V_V_dout(35 downto 30);
    p_Result_1101_0_6_fu_749_p4 <= tagColValidCntStream_V_V_dout(41 downto 36);
    p_Result_1104_0_1_fu_537_p4 <= refTagValidCntStream_V_V_dout(11 downto 6);
    p_Result_1104_0_2_fu_583_p4 <= refTagValidCntStream_V_V_dout(17 downto 12);
    p_Result_1104_0_3_fu_629_p4 <= refTagValidCntStream_V_V_dout(23 downto 18);
    p_Result_1104_0_4_fu_675_p4 <= refTagValidCntStream_V_V_dout(29 downto 24);
    p_Result_1104_0_5_fu_721_p4 <= refTagValidCntStream_V_V_dout(35 downto 30);
    p_Result_1104_0_6_fu_767_p4 <= refTagValidCntStream_V_V_dout(41 downto 36);
    p_loc_V_182_1_trunc_fu_1359_p3 <= 
        ap_const_lv16_7FFF when (r_V_166_1_fu_1353_p2(0) = '1') else 
        grp_fu_406_p2;
    p_loc_V_182_2_trunc_fu_1389_p3 <= 
        ap_const_lv16_7FFF when (r_V_166_2_fu_1383_p2(0) = '1') else 
        grp_fu_420_p2;
    p_loc_V_182_3_trunc_fu_1432_p3 <= 
        ap_const_lv16_7FFF when (r_V_166_3_fu_1426_p2(0) = '1') else 
        loc_V_182_3_trunc_reg_1711;
    p_loc_V_182_4_trunc_fu_1460_p3 <= 
        ap_const_lv16_7FFF when (r_V_166_4_fu_1454_p2(0) = '1') else 
        loc_V_182_4_trunc_reg_1716;
    p_loc_V_182_5_trunc_fu_1488_p3 <= 
        ap_const_lv16_7FFF when (r_V_166_5_fu_1482_p2(0) = '1') else 
        loc_V_182_5_trunc_reg_1721;
    p_loc_V_182_6_trunc_fu_1521_p3 <= 
        ap_const_lv16_7FFF when (r_V_166_6_fu_1515_p2(0) = '1') else 
        loc_V_182_6_trunc_reg_1726;
    p_s_fu_1329_p3 <= 
        ap_const_lv16_7FFF when (r_V_s_fu_1323_p2(0) = '1') else 
        loc_V_182_0_trunc_fu_1232_p2;
    r_V_166_1_fu_1353_p2 <= (tmp2_fu_1349_p2 or refValidCond_V_1_fu_1343_p2);
    r_V_166_2_fu_1383_p2 <= (tmp3_fu_1379_p2 or refValidCond_V_2_fu_1373_p2);
    r_V_166_3_fu_1426_p2 <= (tmp4_fu_1422_p2 or refValidCond_V_3_fu_1416_p2);
    r_V_166_4_fu_1454_p2 <= (tmp5_fu_1450_p2 or refValidCond_V_4_fu_1444_p2);
    r_V_166_5_fu_1482_p2 <= (tmp6_fu_1478_p2 or refValidCond_V_5_fu_1472_p2);
    r_V_166_6_fu_1515_p2 <= (tmp7_fu_1511_p2 or refValidCond_V_6_fu_1505_p2);
    r_V_s_fu_1323_p2 <= (tmp1_fu_1319_p2 or refValidCond_V_fu_1313_p2);

    refTagValidCntStream_V_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, refTagValidCntStream_V_V_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            refTagValidCntStream_V_V_blk_n <= refTagValidCntStream_V_V_empty_n;
        else 
            refTagValidCntStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    refTagValidCntStream_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            refTagValidCntStream_V_V_read <= ap_const_logic_1;
        else 
            refTagValidCntStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    refTagValidCond_V_1_fu_1023_p2 <= "1" when (grp_fu_288_p4 = loc_V_184_1_trunc_ca_fu_1019_p1) else "0";
    refTagValidCond_V_2_fu_1055_p2 <= "1" when (grp_fu_307_p4 = loc_V_184_2_trunc_ca_fu_1051_p1) else "0";
    refTagValidCond_V_3_fu_1087_p2 <= "1" when (grp_fu_326_p4 = loc_V_184_3_trunc_ca_fu_1083_p1) else "0";
    refTagValidCond_V_4_fu_1119_p2 <= "1" when (grp_fu_345_p4 = loc_V_184_4_trunc_ca_fu_1115_p1) else "0";
    refTagValidCond_V_5_fu_1151_p2 <= "1" when (grp_fu_364_p4 = loc_V_184_5_trunc_ca_fu_1147_p1) else "0";
    refTagValidCond_V_6_fu_1183_p2 <= "1" when (grp_fu_383_p4 = loc_V_184_6_trunc_ca_fu_1179_p1) else "0";
    refTagValidCond_V_fu_991_p2 <= "1" when (tmp_3015_fu_961_p1 = loc_V_184_0_trunc_ca_fu_987_p1) else "0";
    refValidCond_V_1_fu_1343_p2 <= "1" when (tmp_1455_1_fu_1337_p2 = ap_const_lv16_0) else "0";
    refValidCond_V_2_fu_1373_p2 <= "1" when (tmp_1455_2_fu_1367_p2 = ap_const_lv16_0) else "0";
    refValidCond_V_3_fu_1416_p2 <= "1" when (tmp_1455_3_fu_1412_p2 = ap_const_lv16_0) else "0";
    refValidCond_V_4_fu_1444_p2 <= "1" when (tmp_1455_4_fu_1439_p2 = ap_const_lv16_0) else "0";
    refValidCond_V_5_fu_1472_p2 <= "1" when (tmp_1455_5_fu_1467_p2 = ap_const_lv16_0) else "0";
    refValidCond_V_6_fu_1505_p2 <= "1" when (tmp_1455_5_fu_1467_p2 = tmp_1455_6_cast_fu_1501_p1) else "0";
    refValidCond_V_fu_1313_p2 <= "1" when (tmp_95_fu_1307_p2 = ap_const_lv16_0) else "0";

    refZeroCntStream_V_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, refZeroCntStream_V_V_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            refZeroCntStream_V_V_blk_n <= refZeroCntStream_V_V_empty_n;
        else 
            refZeroCntStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    refZeroCntStream_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            refZeroCntStream_V_V_read <= ap_const_logic_1;
        else 
            refZeroCntStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    tagColValidCntStream_V_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tagColValidCntStream_V_V_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tagColValidCntStream_V_V_blk_n <= tagColValidCntStream_V_V_empty_n;
        else 
            tagColValidCntStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tagColValidCntStream_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tagColValidCntStream_V_V_read <= ap_const_logic_1;
        else 
            tagColValidCntStream_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tagValidCond_V_1_fu_1007_p2 <= "1" when (grp_fu_279_p4 = loc_V_183_1_trunc_ca_fu_1003_p1) else "0";
    tagValidCond_V_2_fu_1039_p2 <= "1" when (grp_fu_298_p4 = loc_V_183_2_trunc_ca_fu_1035_p1) else "0";
    tagValidCond_V_3_fu_1071_p2 <= "1" when (grp_fu_317_p4 = loc_V_183_3_trunc_ca_fu_1067_p1) else "0";
    tagValidCond_V_4_fu_1103_p2 <= "1" when (grp_fu_336_p4 = loc_V_183_4_trunc_ca_fu_1099_p1) else "0";
    tagValidCond_V_5_fu_1135_p2 <= "1" when (grp_fu_355_p4 = loc_V_183_5_trunc_ca_fu_1131_p1) else "0";
    tagValidCond_V_6_fu_1167_p2 <= "1" when (grp_fu_374_p4 = loc_V_183_6_trunc_ca_fu_1163_p1) else "0";
    tagValidCond_V_fu_975_p2 <= "1" when (tmp_3014_fu_815_p1 = loc_V_183_0_trunc_ca_fu_971_p1) else "0";
    tmp10_cast_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp10_fu_1267_p3),16));
    tmp10_fu_1267_p3 <= (tmp_V_211_reg_1548 & ap_const_lv1_0);
    tmp11_cast_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp11_fu_1284_p3),16));
    tmp11_fu_1284_p3 <= (tmp_V_211_reg_1548 & ap_const_lv2_0);
    tmp1_fu_1319_p2 <= (tagValidCond_V_reg_1605 or refTagValidCond_V_reg_1610);
    tmp2_fu_1349_p2 <= (tagValidCond_V_1_reg_1615 or refTagValidCond_V_1_reg_1620);
    tmp3_fu_1379_p2 <= (tagValidCond_V_2_reg_1625 or refTagValidCond_V_2_reg_1630);
    tmp4_fu_1422_p2 <= (tagValidCond_V_3_reg_1635_pp0_iter1_reg or refTagValidCond_V_3_reg_1640_pp0_iter1_reg);
    tmp5_fu_1450_p2 <= (tagValidCond_V_4_reg_1645_pp0_iter1_reg or refTagValidCond_V_4_reg_1650_pp0_iter1_reg);
    tmp6_fu_1478_p2 <= (tagValidCond_V_5_reg_1655_pp0_iter1_reg or refTagValidCond_V_5_reg_1660_pp0_iter1_reg);
    tmp7_fu_1511_p2 <= (tagValidCond_V_6_reg_1665_pp0_iter1_reg or refTagValidCond_V_6_reg_1670_pp0_iter1_reg);
    tmp8_fu_1278_p2 <= std_logic_vector(unsigned(tmp10_cast_fu_1274_p1) + unsigned(tmp9_fu_1261_p2));
    tmp9_fu_1261_p2 <= std_logic_vector(unsigned(lastSumRefZeroCntSca_1) + unsigned(tmp_94_fu_1215_p1));
    tmp_1455_1_fu_1337_p2 <= std_logic_vector(unsigned(tmp_94_fu_1215_p1) + unsigned(tmp_95_fu_1307_p2));
    tmp_1455_2_fu_1367_p2 <= std_logic_vector(unsigned(tmp_94_fu_1215_p1) + unsigned(tmp_1455_1_fu_1337_p2));
    tmp_1455_3_fu_1412_p2 <= std_logic_vector(unsigned(tmp_94_reg_1684) + unsigned(tmp_1455_2_reg_1701));
    tmp_1455_4_fu_1439_p2 <= std_logic_vector(unsigned(tmp_94_reg_1684) + unsigned(tmp_1455_3_fu_1412_p2));
    tmp_1455_5_fu_1467_p2 <= std_logic_vector(unsigned(tmp_94_reg_1684) + unsigned(tmp_1455_4_fu_1439_p2));
        tmp_1455_6_cast_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1455_6_fu_1495_p2),16));

    tmp_1455_6_fu_1495_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_95_cast_fu_1409_p1));
    tmp_1456_6_fu_1295_p2 <= std_logic_vector(unsigned(tmp11_cast_fu_1291_p1) + unsigned(tmp8_fu_1278_p2));
    tmp_3010_fu_481_p1 <= inStream_V_V_dout(16 - 1 downto 0);
    tmp_3011_fu_485_p1 <= tagColValidCntStream_V_V_dout(6 - 1 downto 0);
    tmp_3012_fu_497_p1 <= refTagValidCntStream_V_V_dout(6 - 1 downto 0);
    tmp_3013_fu_1228_p1 <= lastSumDataWideScale(16 - 1 downto 0);
    tmp_3014_fu_815_p1 <= lastTagColValidCntSu_2(9 - 1 downto 0);
    tmp_3015_fu_961_p1 <= lastrefTagValidCntSu_2(9 - 1 downto 0);
    tmp_3018_fu_831_p1 <= lastrefTagValidCntSu_2(9 - 1 downto 0);
    tmp_4300_cast_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3011_fu_485_p1),7));
    tmp_4301_cast_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3012_fu_497_p1),7));
    tmp_4302_cast_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_1_fu_519_p4),7));
    tmp_4303_cast_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_1_fu_537_p4),7));
    tmp_4304_cast_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_2_fu_565_p4),7));
    tmp_4305_cast_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_2_fu_583_p4),7));
    tmp_4306_cast_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_3_fu_611_p4),7));
    tmp_4307_cast_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_3_fu_629_p4),7));
    tmp_4308_cast_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_4_fu_657_p4),7));
    tmp_4309_cast_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_4_fu_675_p4),7));
    tmp_4310_cast_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_5_fu_703_p4),7));
    tmp_4311_cast_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_5_fu_721_p4),7));
    tmp_4312_cast_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_6_fu_749_p4),7));
    tmp_4313_cast_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_6_fu_767_p4),7));
    tmp_80_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3011_fu_485_p1),9));
    tmp_81_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3012_fu_497_p1),9));
    tmp_82_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_1_fu_519_p4),9));
    tmp_83_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_1_fu_537_p4),9));
    tmp_84_fu_575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_2_fu_565_p4),9));
    tmp_85_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_2_fu_583_p4),9));
    tmp_86_fu_621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_3_fu_611_p4),9));
    tmp_87_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_3_fu_629_p4),9));
    tmp_88_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_4_fu_657_p4),9));
    tmp_89_fu_685_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_4_fu_675_p4),9));
    tmp_90_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_5_fu_703_p4),9));
    tmp_91_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_5_fu_721_p4),9));
    tmp_92_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1101_0_6_fu_749_p4),9));
    tmp_93_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1104_0_6_fu_767_p4),9));
    tmp_94_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_211_reg_1548),16));
    tmp_95_cast_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_211_reg_1548_pp0_iter1_reg),7));
    tmp_95_fu_1307_p2 <= std_logic_vector(unsigned(tmp_94_fu_1215_p1) + unsigned(lastSumRefZeroCntSca_1));
    tmp_s_fu_799_p2 <= "1" when (unsigned(k_fu_791_p3) > unsigned(ap_const_lv4_C)) else "0";
end behav;
