# fpga_roadmap
My digital design road map repository

## Quartus
* Board: DE0 
* FPGA: Altera Cyclone III
* Language: VHDL

I am studying with the Asistant M. Said Saracoglu at Hacettepe University. 

## Vivado
* Language: Verilog

### Documents
* Addressing: https://docs.xilinx.com/r/en-US/ug994-vivado-ip-subsystems/Addressing-Overview


