Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/decoder_3_to_8/decoder_3_to_8.srcs/sources_1/new/decoder_3_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/decoder_3_to_8/decoder_3_to_8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
