#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu May  4 19:01:25 2017
# Process ID: 13832
# Current directory: F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu_zynq.runs/synth_1
# Command line: vivado.exe -log gpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gpu.tcl
# Log file: F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu_zynq.runs/synth_1/gpu.vds
# Journal file: F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu_zynq.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source gpu.tcl -notrace
Command: synth_design -top gpu -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 298.746 ; gain = 78.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gpu' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:4]
INFO: [Synth 8-3491] module 'draw_pixel' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_pixel.vhd:5' bound to instance 'pixel1' of component 'draw_pixel' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:268]
INFO: [Synth 8-638] synthesizing module 'draw_pixel' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_pixel-behaviour.vhd:5]
WARNING: [Synth 8-6014] Unused sequential element draw_write_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_pixel-behaviour.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element busy_tmp_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_pixel-behaviour.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'draw_pixel' (1#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_pixel-behaviour.vhd:5]
INFO: [Synth 8-3491] module 'draw_rect' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_rect.vhd:5' bound to instance 'rect1' of component 'draw_rect' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:283]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_rect-behaviour.vhd:6]
WARNING: [Synth 8-6014] Unused sequential element oe_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_rect-behaviour.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (2#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_rect-behaviour.vhd:6]
INFO: [Synth 8-3491] module 'draw_line' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_line.vhd:5' bound to instance 'line1' of component 'draw_line' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:301]
INFO: [Synth 8-638] synthesizing module 'draw_line' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_line-behaviour.vhd:6]
INFO: [Synth 8-256] done synthesizing module 'draw_line' (3#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_line-behaviour.vhd:6]
INFO: [Synth 8-3491] module 'draw_sprite' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_sprite.vhd:5' bound to instance 'sprite1' of component 'draw_sprite' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:318]
INFO: [Synth 8-638] synthesizing module 'draw_sprite' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_sprite-behaviour.vhd:6]
	Parameter SizeDCounter bound to: 3 - type: integer 
	Parameter DCounterMax bound to: 6 - type: integer 
	Parameter DCounterStart bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_sprite' (4#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_sprite-behaviour.vhd:6]
INFO: [Synth 8-3491] module 'decoder' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/decoder.vhd:5' bound to instance 'decoder1' of component 'decoder' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:337]
INFO: [Synth 8-638] synthesizing module 'decoder' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/decoder-behaviour.vhd:6]
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/decoder-behaviour.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'decoder' (5#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/decoder-behaviour.vhd:6]
INFO: [Synth 8-3491] module 'ramcontroller' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/ramcontroller.vhd:5' bound to instance 'ramcontroller1' of component 'ramcontroller' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:362]
INFO: [Synth 8-638] synthesizing module 'ramcontroller' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/ramcontroller-behaviour.vhd:4]
INFO: [Synth 8-256] done synthesizing module 'ramcontroller' (6#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/ramcontroller-behaviour.vhd:4]
INFO: [Synth 8-3491] module 'vgacontroller' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/vgacontroller.vhd:6' bound to instance 'vgacontroller1' of component 'vgacontroller' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:377]
INFO: [Synth 8-638] synthesizing module 'vgacontroller' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/vgacontroller-behaviour.vhd:10]
	Parameter h_pulse bound to: 24 - type: integer 
	Parameter h_bp bound to: 12 - type: integer 
	Parameter h_pixels bound to: 160 - type: integer 
	Parameter h_fp bound to: 4 - type: integer 
	Parameter h_pol bound to: 1'b0 
	Parameter v_pulse bound to: 2 - type: integer 
	Parameter v_bp bound to: 33 - type: integer 
	Parameter v_pixels bound to: 480 - type: integer 
	Parameter v_fp bound to: 10 - type: integer 
	Parameter v_pol bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'vgacontroller' (7#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/vgacontroller-behaviour.vhd:10]
INFO: [Synth 8-3491] module 'spi' declared at 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/spi.vhd:8' bound to instance 'spi1' of component 'spi' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:389]
INFO: [Synth 8-638] synthesizing module 'spi' [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/spi-behaviour.vhd:6]
	Parameter c bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi' (8#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/spi-behaviour.vhd:6]
INFO: [Synth 8-256] done synthesizing module 'gpu' (9#1) [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu-structural.vhd:4]
WARNING: [Synth 8-3331] design gpu has unconnected port XO
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 341.832 ; gain = 121.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 341.832 ; gain = 121.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu_zynq.srcs/constrs_1/new/gpu.xdc]
Finished Parsing XDC File [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu_zynq.srcs/constrs_1/new/gpu.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 664.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 664.465 ; gain = 443.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 664.465 ; gain = 443.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 664.465 ; gain = 443.965
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "draw_read" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_sprite-behaviour.vhd:25]
INFO: [Synth 8-5546] ROM "done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_x" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_w" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_id" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_id" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_color" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_int_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timeout_count_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/decoder-behaviour.vhd:39]
INFO: [Synth 8-5544] ROM "spi_data_available" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/spi-behaviour.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 664.465 ; gain = 443.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 13    
	   4 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 20    
	   4 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 83    
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module draw_pixel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_rect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module draw_line 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module draw_sprite 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 10    
Module decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 9     
	   4 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 13    
	   4 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module ramcontroller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vgacontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/draw_sprite-behaviour.vhd:25]
INFO: [Synth 8-5544] ROM "next_id" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_id" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timeout_count_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/decoder-behaviour.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/spi-behaviour.vhd:30]
WARNING: [Synth 8-3331] design gpu has unconnected port XO
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 664.465 ; gain = 443.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 664.465 ; gain = 443.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 664.465 ; gain = 443.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    31|
|4     |LUT2   |   110|
|5     |LUT3   |    50|
|6     |LUT4   |   156|
|7     |LUT5   |   107|
|8     |LUT6   |   205|
|9     |FDCE   |     3|
|10    |FDRE   |   174|
|11    |FDSE   |     8|
|12    |IBUF   |     4|
|13    |IOBUF  |     6|
|14    |OBUF   |     5|
|15    |OBUFT  |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   908|
|2     |  decoder1       |decoder       |   451|
|3     |  line1          |draw_line     |   116|
|4     |  pixel1         |draw_pixel    |     2|
|5     |  rect1          |draw_rect     |    72|
|6     |  spi1           |spi           |    50|
|7     |  sprite1        |draw_sprite   |   111|
|8     |  vgacontroller1 |vgacontroller |    74|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 683.320 ; gain = 140.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 683.320 ; gain = 462.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

52 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 683.320 ; gain = 462.820
INFO: [Common 17-1381] The checkpoint 'F:/Users/Erwin/Documents/GitHub/DaC/hardware/gpu_zynq/gpu_zynq.runs/synth_1/gpu.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 683.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May  4 19:02:02 2017...
