// Generated by CIRCT firtool-1.128.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module mem_4096x96(	// src/main/scala/Common/Mem.scala:16:24
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [95:0] R0_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [95:0] W0_data
);

  reg [95:0] Memory[0:4095];	// src/main/scala/Common/Mem.scala:16:24
  reg        _R0_en_d0;	// src/main/scala/Common/Mem.scala:16:24
  reg [11:0] _R0_addr_d0;	// src/main/scala/Common/Mem.scala:16:24
  always @(posedge R0_clk) begin	// src/main/scala/Common/Mem.scala:16:24
    _R0_en_d0 <= R0_en;	// src/main/scala/Common/Mem.scala:16:24
    _R0_addr_d0 <= R0_addr;	// src/main/scala/Common/Mem.scala:16:24
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/Common/Mem.scala:16:24
    if (W0_en)	// src/main/scala/Common/Mem.scala:16:24
      Memory[W0_addr] <= W0_data;	// src/main/scala/Common/Mem.scala:16:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/Common/Mem.scala:16:24
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Common/Mem.scala:16:24
      reg [31:0] _RANDOM;	// src/main/scala/Common/Mem.scala:16:24
    `endif // RANDOMIZE_REG_INIT
    reg [95:0] _RANDOM_MEM;	// src/main/scala/Common/Mem.scala:16:24
    initial begin	// src/main/scala/Common/Mem.scala:16:24
      `INIT_RANDOM_PROLOG_	// src/main/scala/Common/Mem.scala:16:24
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/Common/Mem.scala:16:24
        for (logic [12:0] i = 13'h0; i < 13'h1000; i += 13'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/Common/Mem.scala:16:24
          end
          Memory[i[11:0]] = _RANDOM_MEM;	// src/main/scala/Common/Mem.scala:16:24
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Common/Mem.scala:16:24
        _RANDOM = {`RANDOM};	// src/main/scala/Common/Mem.scala:16:24
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/Common/Mem.scala:16:24
        _R0_addr_d0 = _RANDOM[12:1];	// src/main/scala/Common/Mem.scala:16:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 96'bx;	// src/main/scala/Common/Mem.scala:16:24
endmodule

module R1W1Mem(	// src/main/scala/Common/Mem.scala:6:7
  input         clock,	// src/main/scala/Common/Mem.scala:6:7
                io_wen,	// src/main/scala/Common/Mem.scala:8:14
  input  [11:0] io_waddr,	// src/main/scala/Common/Mem.scala:8:14
  input  [95:0] io_wdata,	// src/main/scala/Common/Mem.scala:8:14
  input  [11:0] io_raddr,	// src/main/scala/Common/Mem.scala:8:14
  output [95:0] io_rdata	// src/main/scala/Common/Mem.scala:8:14
);

  mem_4096x96 mem_ext (	// src/main/scala/Common/Mem.scala:16:24
    .R0_addr (io_raddr),
    .R0_en   (1'h1),	// src/main/scala/Common/Mem.scala:6:7
    .R0_clk  (clock),
    .R0_data (io_rdata),
    .W0_addr (io_waddr),
    .W0_en   (io_wen),
    .W0_clk  (clock),
    .W0_data (io_wdata)
  );	// src/main/scala/Common/Mem.scala:16:24
endmodule

module DataMen(	// src/main/scala/Common/Mem.scala:26:7
  input         clock,	// src/main/scala/Common/Mem.scala:26:7
                reset,	// src/main/scala/Common/Mem.scala:26:7
                io_w_st,	// src/main/scala/Common/Mem.scala:27:14
                io_w_last,	// src/main/scala/Common/Mem.scala:27:14
  input  [95:0] io_w_data,	// src/main/scala/Common/Mem.scala:27:14
  input  [10:0] io_w_addr,	// src/main/scala/Common/Mem.scala:27:14
  input         io_w_valid,	// src/main/scala/Common/Mem.scala:27:14
  output        io_w_ready,	// src/main/scala/Common/Mem.scala:27:14
  input         io_r_last,	// src/main/scala/Common/Mem.scala:27:14
  output [95:0] io_r_data,	// src/main/scala/Common/Mem.scala:27:14
  input  [10:0] io_r_addr,	// src/main/scala/Common/Mem.scala:27:14
  output        io_r_ready	// src/main/scala/Common/Mem.scala:27:14
);

  reg  [2:0] state;	// src/main/scala/Common/Mem.scala:45:21
  wire       _io_r_ready_T_3 = state == 3'h4;	// src/main/scala/Common/Mem.scala:45:21, :87:4
  wire       _io_w_ready_T = state == 3'h0;	// src/main/scala/Common/Mem.scala:45:21, :87:4
  reg        w_sel_r;	// src/main/scala/Common/Mem.scala:99:21
  reg        r_sel_r;	// src/main/scala/Common/Mem.scala:101:21
  always @(posedge clock) begin	// src/main/scala/Common/Mem.scala:26:7
    if (reset) begin	// src/main/scala/Common/Mem.scala:26:7
      state <= 3'h0;	// src/main/scala/Common/Mem.scala:45:21
      w_sel_r <= 1'h0;	// src/main/scala/Common/Mem.scala:26:7, :99:21
      r_sel_r <= 1'h0;	// src/main/scala/Common/Mem.scala:26:7, :101:21
    end
    else begin	// src/main/scala/Common/Mem.scala:26:7
      if (_io_w_ready_T)	// src/main/scala/Common/Mem.scala:87:4
        state <= {2'h0, io_w_st};	// src/main/scala/Common/Mem.scala:45:21, :82:19
      else begin	// src/main/scala/Common/Mem.scala:87:4
        automatic logic [2:0]      _be_mux_T = {io_w_st, io_w_last, io_r_last};	// src/main/scala/Common/Mem.scala:48:8
        automatic logic            _GEN = _be_mux_T != 3'h1;	// src/main/scala/Common/Mem.scala:48:8, :50:4
        automatic logic [7:0][2:0] _GEN_0 =
          {{3'h0},
           {3'h0},
           {{2'h2, ~io_r_last}},
           {_be_mux_T == 3'h5 ? 3'h1 : _be_mux_T == 3'h4 ? 3'h3 : {_GEN, 2'h0}},
           {_be_mux_T == 3'h3 ? 3'h4 : _be_mux_T == 3'h2 ? 3'h5 : {1'h0, _GEN, 1'h1}},
           {{2'h1, io_w_last}},
           {_be_mux_T == 3'h6
              ? 3'h3
              : _be_mux_T == 3'h4 ? 3'h2 : _be_mux_T == 3'h2 ? 3'h4 : 3'h1},
           {3'h0}};	// src/main/scala/Common/Mem.scala:26:7, :46:19, :48:8, :50:4, :61:4, :70:19, :74:4, :87:4
        state <= _GEN_0[state];	// src/main/scala/Common/Mem.scala:45:21, :87:4
      end
      w_sel_r <= io_w_last ^ w_sel_r;	// src/main/scala/Common/Mem.scala:99:21
      r_sel_r <= io_r_last ^ r_sel_r;	// src/main/scala/Common/Mem.scala:101:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Common/Mem.scala:26:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Common/Mem.scala:26:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Common/Mem.scala:26:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Common/Mem.scala:26:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/Common/Mem.scala:26:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Common/Mem.scala:26:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Common/Mem.scala:26:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Common/Mem.scala:26:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/Common/Mem.scala:26:7
        state = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/Common/Mem.scala:26:7, :45:21
        w_sel_r = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/Common/Mem.scala:26:7, :45:21, :99:21
        r_sel_r = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/Common/Mem.scala:26:7, :45:21, :101:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Common/Mem.scala:26:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Common/Mem.scala:26:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  R1W1Mem mem (	// src/main/scala/Common/Mem.scala:103:19
    .clock    (clock),
    .io_wen   (io_w_valid),
    .io_waddr ({w_sel_r, io_w_addr}),	// src/main/scala/Common/Mem.scala:99:21, :105:22
    .io_wdata (io_w_data),
    .io_raddr ({r_sel_r, io_r_addr}),	// src/main/scala/Common/Mem.scala:101:21, :108:22
    .io_rdata (io_r_data)
  );	// src/main/scala/Common/Mem.scala:103:19
  assign io_w_ready = _io_w_ready_T | state == 3'h1 | _io_r_ready_T_3;	// src/main/scala/Common/Mem.scala:26:7, :45:21, :50:4, :87:4, :111:{28,44}
  assign io_r_ready = state == 3'h5 | state == 3'h3 | _io_r_ready_T_3;	// src/main/scala/Common/Mem.scala:26:7, :45:21, :50:4, :87:4, :112:{30,46}
endmodule

module LoadU(	// src/main/scala/SiLU/LoadU.scala:9:7
  input         clock,	// src/main/scala/SiLU/LoadU.scala:9:7
                reset,	// src/main/scala/SiLU/LoadU.scala:9:7
  input  [95:0] io_data_in,	// src/main/scala/SiLU/LoadU.scala:10:14
  output [10:0] io_data_in_addr,	// src/main/scala/SiLU/LoadU.scala:10:14
  output        io_data_in_last,	// src/main/scala/SiLU/LoadU.scala:10:14
  input         io_data_in_ready,	// src/main/scala/SiLU/LoadU.scala:10:14
  output [95:0] io_data_out,	// src/main/scala/SiLU/LoadU.scala:10:14
  output        io_data_out_valid,	// src/main/scala/SiLU/LoadU.scala:10:14
  input         io_data_out_ready,	// src/main/scala/SiLU/LoadU.scala:10:14
  output        io_data_out_start	// src/main/scala/SiLU/LoadU.scala:10:14
);

  reg  [5:0] vector_cnt_r;	// src/main/scala/SiLU/LoadU.scala:55:26
  reg  [4:0] batchsize_cnt_r;	// src/main/scala/SiLU/LoadU.scala:44:28
  reg        state;	// src/main/scala/SiLU/LoadU.scala:29:22
  wire       io_data_in_last_0 = (&vector_cnt_r) & (&batchsize_cnt_r);	// src/main/scala/SiLU/LoadU.scala:22:37, :26:32, :38:17, :44:28, :55:26
  reg        io_data_out_valid_REG;	// src/main/scala/SiLU/LoadU.scala:70:31
  reg        state_next;	// src/main/scala/SiLU/LoadU.scala:72:27
  always @(posedge clock) begin	// src/main/scala/SiLU/LoadU.scala:9:7
    if (reset) begin	// src/main/scala/SiLU/LoadU.scala:9:7
      state <= 1'h0;	// src/main/scala/SiLU/LoadU.scala:9:7, :29:22
      batchsize_cnt_r <= 5'h0;	// src/main/scala/SiLU/LoadU.scala:44:28
      vector_cnt_r <= 6'h0;	// src/main/scala/SiLU/LoadU.scala:55:26
      io_data_out_valid_REG <= 1'h0;	// src/main/scala/SiLU/LoadU.scala:9:7, :70:31
      state_next <= 1'h0;	// src/main/scala/SiLU/LoadU.scala:9:7, :72:27
    end
    else begin	// src/main/scala/SiLU/LoadU.scala:9:7
      if (state) begin	// src/main/scala/SiLU/LoadU.scala:29:22
        state <= ~io_data_in_last_0;	// src/main/scala/SiLU/LoadU.scala:29:22, :37:21, :38:17
        batchsize_cnt_r <= (&batchsize_cnt_r) ? 5'h0 : batchsize_cnt_r + 5'h1;	// src/main/scala/SiLU/LoadU.scala:22:37, :44:28, :45:8, :48:21
      end
      else	// src/main/scala/SiLU/LoadU.scala:29:22
        state <= io_data_in_ready & io_data_out_ready;	// src/main/scala/SiLU/LoadU.scala:29:22, :33:22
      if (state & (&batchsize_cnt_r))	// src/main/scala/SiLU/LoadU.scala:22:37, :29:22, :44:28, :62:13
        vector_cnt_r <= (&vector_cnt_r) ? 6'h0 : vector_cnt_r + 6'h1;	// src/main/scala/SiLU/LoadU.scala:26:32, :55:26, :56:8, :59:18
      io_data_out_valid_REG <= state;	// src/main/scala/SiLU/LoadU.scala:29:22, :70:31
      state_next <= state;	// src/main/scala/SiLU/LoadU.scala:29:22, :72:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/SiLU/LoadU.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/SiLU/LoadU.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/SiLU/LoadU.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/SiLU/LoadU.scala:9:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/SiLU/LoadU.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/SiLU/LoadU.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/SiLU/LoadU.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/SiLU/LoadU.scala:9:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/SiLU/LoadU.scala:9:7
        state = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/SiLU/LoadU.scala:9:7, :29:22
        batchsize_cnt_r = _RANDOM[/*Zero width*/ 1'b0][5:1];	// src/main/scala/SiLU/LoadU.scala:9:7, :29:22, :44:28
        vector_cnt_r = _RANDOM[/*Zero width*/ 1'b0][11:6];	// src/main/scala/SiLU/LoadU.scala:9:7, :29:22, :55:26
        io_data_out_valid_REG = _RANDOM[/*Zero width*/ 1'b0][12];	// src/main/scala/SiLU/LoadU.scala:9:7, :29:22, :70:31
        state_next = _RANDOM[/*Zero width*/ 1'b0][13];	// src/main/scala/SiLU/LoadU.scala:9:7, :29:22, :72:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/SiLU/LoadU.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/SiLU/LoadU.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_data_in_addr = {5'h0, vector_cnt_r} + {batchsize_cnt_r, 6'h0};	// src/main/scala/SiLU/LoadU.scala:9:7, :44:28, :55:26, :65:25
  assign io_data_in_last = io_data_in_last_0;	// src/main/scala/SiLU/LoadU.scala:9:7, :38:17
  assign io_data_out = io_data_in;	// src/main/scala/SiLU/LoadU.scala:9:7
  assign io_data_out_valid = io_data_out_valid_REG;	// src/main/scala/SiLU/LoadU.scala:9:7, :70:31
  assign io_data_out_start = state & ~state_next;	// src/main/scala/SiLU/LoadU.scala:9:7, :29:22, :72:27, :73:{32,46}
endmodule

module Log2(	// src/main/scala/SiLU/Log2.scala:5:7
  input  [15:0] io_in_0,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_1,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_2,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_3,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_4,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_5,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_6,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_7,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_8,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_9,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_10,	// src/main/scala/SiLU/Log2.scala:6:14
                io_in_11,	// src/main/scala/SiLU/Log2.scala:6:14
  output [15:0] io_out_0,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_1,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_2,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_3,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_4,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_5,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_6,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_7,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_8,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_9,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_10,	// src/main/scala/SiLU/Log2.scala:6:14
                io_out_11	// src/main/scala/SiLU/Log2.scala:6:14
);

  wire [15:0] _leading_one_pos_T_9 = {8'h0, io_in_0[15:8]} | {io_in_0[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_19 =
    {4'h0, _leading_one_pos_T_9[15:4] & 12'hF0F}
    | {_leading_one_pos_T_9[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_29 =
    {2'h0, _leading_one_pos_T_19[15:2] & 14'h3333}
    | {_leading_one_pos_T_19[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_39 =
    _leading_one_pos_T_29[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_29[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos =
    4'h0
    - (_leading_one_pos_T_39[0]
         ? 4'h0
         : _leading_one_pos_T_39[1]
             ? 4'h1
             : _leading_one_pos_T_39[2]
                 ? 4'h2
                 : _leading_one_pos_T_39[3]
                     ? 4'h3
                     : _leading_one_pos_T_39[4]
                         ? 4'h4
                         : _leading_one_pos_T_39[5]
                             ? 4'h5
                             : _leading_one_pos_T_39[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_39[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_39[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_39[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_39[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_39[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_39[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_39[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_39[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w =
    leading_one_pos[3] ? leading_one_pos + 4'h7 : 4'h8 - leading_one_pos - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_3 = {15'h0, io_in_0} << w;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x = leading_one_pos[3] ? io_in_0 >> w : _x_T_3[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN = {4'h0, w, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_81 = {8'h0, io_in_1[15:8]} | {io_in_1[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_91 =
    {4'h0, _leading_one_pos_T_81[15:4] & 12'hF0F}
    | {_leading_one_pos_T_81[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_101 =
    {2'h0, _leading_one_pos_T_91[15:2] & 14'h3333}
    | {_leading_one_pos_T_91[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_111 =
    _leading_one_pos_T_101[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_101[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_1 =
    4'h0
    - (_leading_one_pos_T_111[0]
         ? 4'h0
         : _leading_one_pos_T_111[1]
             ? 4'h1
             : _leading_one_pos_T_111[2]
                 ? 4'h2
                 : _leading_one_pos_T_111[3]
                     ? 4'h3
                     : _leading_one_pos_T_111[4]
                         ? 4'h4
                         : _leading_one_pos_T_111[5]
                             ? 4'h5
                             : _leading_one_pos_T_111[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_111[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_111[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_111[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_111[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_111[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_111[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_111[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_111[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_1 =
    leading_one_pos_1[3] ? leading_one_pos_1 + 4'h7 : 4'h8 - leading_one_pos_1 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_7 = {15'h0, io_in_1} << w_1;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_1 = leading_one_pos_1[3] ? io_in_1 >> w_1 : _x_T_7[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_0 = {4'h0, w_1, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_153 = {8'h0, io_in_2[15:8]} | {io_in_2[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_163 =
    {4'h0, _leading_one_pos_T_153[15:4] & 12'hF0F}
    | {_leading_one_pos_T_153[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_173 =
    {2'h0, _leading_one_pos_T_163[15:2] & 14'h3333}
    | {_leading_one_pos_T_163[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_183 =
    _leading_one_pos_T_173[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_173[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_2 =
    4'h0
    - (_leading_one_pos_T_183[0]
         ? 4'h0
         : _leading_one_pos_T_183[1]
             ? 4'h1
             : _leading_one_pos_T_183[2]
                 ? 4'h2
                 : _leading_one_pos_T_183[3]
                     ? 4'h3
                     : _leading_one_pos_T_183[4]
                         ? 4'h4
                         : _leading_one_pos_T_183[5]
                             ? 4'h5
                             : _leading_one_pos_T_183[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_183[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_183[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_183[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_183[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_183[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_183[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_183[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_183[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_2 =
    leading_one_pos_2[3] ? leading_one_pos_2 + 4'h7 : 4'h8 - leading_one_pos_2 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_11 = {15'h0, io_in_2} << w_2;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_2 = leading_one_pos_2[3] ? io_in_2 >> w_2 : _x_T_11[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_1 = {4'h0, w_2, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_225 = {8'h0, io_in_3[15:8]} | {io_in_3[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_235 =
    {4'h0, _leading_one_pos_T_225[15:4] & 12'hF0F}
    | {_leading_one_pos_T_225[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_245 =
    {2'h0, _leading_one_pos_T_235[15:2] & 14'h3333}
    | {_leading_one_pos_T_235[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_255 =
    _leading_one_pos_T_245[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_245[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_3 =
    4'h0
    - (_leading_one_pos_T_255[0]
         ? 4'h0
         : _leading_one_pos_T_255[1]
             ? 4'h1
             : _leading_one_pos_T_255[2]
                 ? 4'h2
                 : _leading_one_pos_T_255[3]
                     ? 4'h3
                     : _leading_one_pos_T_255[4]
                         ? 4'h4
                         : _leading_one_pos_T_255[5]
                             ? 4'h5
                             : _leading_one_pos_T_255[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_255[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_255[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_255[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_255[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_255[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_255[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_255[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_255[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_3 =
    leading_one_pos_3[3] ? leading_one_pos_3 + 4'h7 : 4'h8 - leading_one_pos_3 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_15 = {15'h0, io_in_3} << w_3;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_3 = leading_one_pos_3[3] ? io_in_3 >> w_3 : _x_T_15[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_2 = {4'h0, w_3, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_297 = {8'h0, io_in_4[15:8]} | {io_in_4[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_307 =
    {4'h0, _leading_one_pos_T_297[15:4] & 12'hF0F}
    | {_leading_one_pos_T_297[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_317 =
    {2'h0, _leading_one_pos_T_307[15:2] & 14'h3333}
    | {_leading_one_pos_T_307[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_327 =
    _leading_one_pos_T_317[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_317[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_4 =
    4'h0
    - (_leading_one_pos_T_327[0]
         ? 4'h0
         : _leading_one_pos_T_327[1]
             ? 4'h1
             : _leading_one_pos_T_327[2]
                 ? 4'h2
                 : _leading_one_pos_T_327[3]
                     ? 4'h3
                     : _leading_one_pos_T_327[4]
                         ? 4'h4
                         : _leading_one_pos_T_327[5]
                             ? 4'h5
                             : _leading_one_pos_T_327[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_327[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_327[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_327[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_327[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_327[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_327[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_327[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_327[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_4 =
    leading_one_pos_4[3] ? leading_one_pos_4 + 4'h7 : 4'h8 - leading_one_pos_4 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_19 = {15'h0, io_in_4} << w_4;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_4 = leading_one_pos_4[3] ? io_in_4 >> w_4 : _x_T_19[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_3 = {4'h0, w_4, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_369 = {8'h0, io_in_5[15:8]} | {io_in_5[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_379 =
    {4'h0, _leading_one_pos_T_369[15:4] & 12'hF0F}
    | {_leading_one_pos_T_369[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_389 =
    {2'h0, _leading_one_pos_T_379[15:2] & 14'h3333}
    | {_leading_one_pos_T_379[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_399 =
    _leading_one_pos_T_389[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_389[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_5 =
    4'h0
    - (_leading_one_pos_T_399[0]
         ? 4'h0
         : _leading_one_pos_T_399[1]
             ? 4'h1
             : _leading_one_pos_T_399[2]
                 ? 4'h2
                 : _leading_one_pos_T_399[3]
                     ? 4'h3
                     : _leading_one_pos_T_399[4]
                         ? 4'h4
                         : _leading_one_pos_T_399[5]
                             ? 4'h5
                             : _leading_one_pos_T_399[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_399[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_399[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_399[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_399[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_399[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_399[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_399[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_399[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_5 =
    leading_one_pos_5[3] ? leading_one_pos_5 + 4'h7 : 4'h8 - leading_one_pos_5 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_23 = {15'h0, io_in_5} << w_5;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_5 = leading_one_pos_5[3] ? io_in_5 >> w_5 : _x_T_23[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_4 = {4'h0, w_5, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_441 = {8'h0, io_in_6[15:8]} | {io_in_6[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_451 =
    {4'h0, _leading_one_pos_T_441[15:4] & 12'hF0F}
    | {_leading_one_pos_T_441[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_461 =
    {2'h0, _leading_one_pos_T_451[15:2] & 14'h3333}
    | {_leading_one_pos_T_451[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_471 =
    _leading_one_pos_T_461[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_461[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_6 =
    4'h0
    - (_leading_one_pos_T_471[0]
         ? 4'h0
         : _leading_one_pos_T_471[1]
             ? 4'h1
             : _leading_one_pos_T_471[2]
                 ? 4'h2
                 : _leading_one_pos_T_471[3]
                     ? 4'h3
                     : _leading_one_pos_T_471[4]
                         ? 4'h4
                         : _leading_one_pos_T_471[5]
                             ? 4'h5
                             : _leading_one_pos_T_471[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_471[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_471[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_471[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_471[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_471[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_471[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_471[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_471[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_6 =
    leading_one_pos_6[3] ? leading_one_pos_6 + 4'h7 : 4'h8 - leading_one_pos_6 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_27 = {15'h0, io_in_6} << w_6;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_6 = leading_one_pos_6[3] ? io_in_6 >> w_6 : _x_T_27[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_5 = {4'h0, w_6, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_513 = {8'h0, io_in_7[15:8]} | {io_in_7[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_523 =
    {4'h0, _leading_one_pos_T_513[15:4] & 12'hF0F}
    | {_leading_one_pos_T_513[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_533 =
    {2'h0, _leading_one_pos_T_523[15:2] & 14'h3333}
    | {_leading_one_pos_T_523[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_543 =
    _leading_one_pos_T_533[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_533[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_7 =
    4'h0
    - (_leading_one_pos_T_543[0]
         ? 4'h0
         : _leading_one_pos_T_543[1]
             ? 4'h1
             : _leading_one_pos_T_543[2]
                 ? 4'h2
                 : _leading_one_pos_T_543[3]
                     ? 4'h3
                     : _leading_one_pos_T_543[4]
                         ? 4'h4
                         : _leading_one_pos_T_543[5]
                             ? 4'h5
                             : _leading_one_pos_T_543[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_543[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_543[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_543[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_543[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_543[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_543[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_543[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_543[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_7 =
    leading_one_pos_7[3] ? leading_one_pos_7 + 4'h7 : 4'h8 - leading_one_pos_7 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_31 = {15'h0, io_in_7} << w_7;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_7 = leading_one_pos_7[3] ? io_in_7 >> w_7 : _x_T_31[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_6 = {4'h0, w_7, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_585 = {8'h0, io_in_8[15:8]} | {io_in_8[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_595 =
    {4'h0, _leading_one_pos_T_585[15:4] & 12'hF0F}
    | {_leading_one_pos_T_585[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_605 =
    {2'h0, _leading_one_pos_T_595[15:2] & 14'h3333}
    | {_leading_one_pos_T_595[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_615 =
    _leading_one_pos_T_605[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_605[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_8 =
    4'h0
    - (_leading_one_pos_T_615[0]
         ? 4'h0
         : _leading_one_pos_T_615[1]
             ? 4'h1
             : _leading_one_pos_T_615[2]
                 ? 4'h2
                 : _leading_one_pos_T_615[3]
                     ? 4'h3
                     : _leading_one_pos_T_615[4]
                         ? 4'h4
                         : _leading_one_pos_T_615[5]
                             ? 4'h5
                             : _leading_one_pos_T_615[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_615[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_615[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_615[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_615[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_615[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_615[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_615[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_615[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_8 =
    leading_one_pos_8[3] ? leading_one_pos_8 + 4'h7 : 4'h8 - leading_one_pos_8 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_35 = {15'h0, io_in_8} << w_8;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_8 = leading_one_pos_8[3] ? io_in_8 >> w_8 : _x_T_35[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_7 = {4'h0, w_8, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_657 = {8'h0, io_in_9[15:8]} | {io_in_9[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_667 =
    {4'h0, _leading_one_pos_T_657[15:4] & 12'hF0F}
    | {_leading_one_pos_T_657[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_677 =
    {2'h0, _leading_one_pos_T_667[15:2] & 14'h3333}
    | {_leading_one_pos_T_667[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_687 =
    _leading_one_pos_T_677[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_677[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_9 =
    4'h0
    - (_leading_one_pos_T_687[0]
         ? 4'h0
         : _leading_one_pos_T_687[1]
             ? 4'h1
             : _leading_one_pos_T_687[2]
                 ? 4'h2
                 : _leading_one_pos_T_687[3]
                     ? 4'h3
                     : _leading_one_pos_T_687[4]
                         ? 4'h4
                         : _leading_one_pos_T_687[5]
                             ? 4'h5
                             : _leading_one_pos_T_687[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_687[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_687[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_687[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_687[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_687[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_687[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_687[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_687[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_9 =
    leading_one_pos_9[3] ? leading_one_pos_9 + 4'h7 : 4'h8 - leading_one_pos_9 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_39 = {15'h0, io_in_9} << w_9;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_9 = leading_one_pos_9[3] ? io_in_9 >> w_9 : _x_T_39[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_8 = {4'h0, w_9, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_729 = {8'h0, io_in_10[15:8]} | {io_in_10[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_739 =
    {4'h0, _leading_one_pos_T_729[15:4] & 12'hF0F}
    | {_leading_one_pos_T_729[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_749 =
    {2'h0, _leading_one_pos_T_739[15:2] & 14'h3333}
    | {_leading_one_pos_T_739[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_759 =
    _leading_one_pos_T_749[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_749[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_10 =
    4'h0
    - (_leading_one_pos_T_759[0]
         ? 4'h0
         : _leading_one_pos_T_759[1]
             ? 4'h1
             : _leading_one_pos_T_759[2]
                 ? 4'h2
                 : _leading_one_pos_T_759[3]
                     ? 4'h3
                     : _leading_one_pos_T_759[4]
                         ? 4'h4
                         : _leading_one_pos_T_759[5]
                             ? 4'h5
                             : _leading_one_pos_T_759[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_759[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_759[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_759[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_759[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_759[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_759[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_759[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_759[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_10 =
    leading_one_pos_10[3] ? leading_one_pos_10 + 4'h7 : 4'h8 - leading_one_pos_10 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_43 = {15'h0, io_in_10} << w_10;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_10 = leading_one_pos_10[3] ? io_in_10 >> w_10 : _x_T_43[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_9 = {4'h0, w_10, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  wire [15:0] _leading_one_pos_T_801 = {8'h0, io_in_11[15:8]} | {io_in_11[7:0], 8'h0};	// src/main/scala/SiLU/Log2.scala:16:{65,75}
  wire [15:0] _leading_one_pos_T_811 =
    {4'h0, _leading_one_pos_T_801[15:4] & 12'hF0F}
    | {_leading_one_pos_T_801[11:0] & 12'hF0F, 4'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [15:0] _leading_one_pos_T_821 =
    {2'h0, _leading_one_pos_T_811[15:2] & 14'h3333}
    | {_leading_one_pos_T_811[13:0] & 14'h3333, 2'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [14:0] _leading_one_pos_T_831 =
    _leading_one_pos_T_821[15:1] & 15'h5555
    | {1'h0, _leading_one_pos_T_821[12:0] & 13'h1555, 1'h0};	// src/main/scala/SiLU/Log2.scala:16:65
  wire [3:0]  leading_one_pos_11 =
    4'h0
    - (_leading_one_pos_T_831[0]
         ? 4'h0
         : _leading_one_pos_T_831[1]
             ? 4'h1
             : _leading_one_pos_T_831[2]
                 ? 4'h2
                 : _leading_one_pos_T_831[3]
                     ? 4'h3
                     : _leading_one_pos_T_831[4]
                         ? 4'h4
                         : _leading_one_pos_T_831[5]
                             ? 4'h5
                             : _leading_one_pos_T_831[6]
                                 ? 4'h6
                                 : _leading_one_pos_T_831[7]
                                     ? 4'h7
                                     : _leading_one_pos_T_831[8]
                                         ? 4'h8
                                         : _leading_one_pos_T_831[9]
                                             ? 4'h9
                                             : _leading_one_pos_T_831[10]
                                                 ? 4'hA
                                                 : _leading_one_pos_T_831[11]
                                                     ? 4'hB
                                                     : _leading_one_pos_T_831[12]
                                                         ? 4'hC
                                                         : _leading_one_pos_T_831[13]
                                                             ? 4'hD
                                                             : {3'h7,
                                                                ~(_leading_one_pos_T_831[14])});	// src/main/scala/SiLU/Log2.scala:12:25, :16:{40,65}, src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/chisel3/util/OneHot.scala:48:45
  wire [3:0]  w_11 =
    leading_one_pos_11[3] ? leading_one_pos_11 + 4'h7 : 4'h8 - leading_one_pos_11 - 4'h1;	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:{20,47,59,76,94}
  wire [30:0] _x_T_47 = {15'h0, io_in_11} << w_11;	// src/main/scala/SiLU/Log2.scala:20:20, :22:69
  wire [15:0] x_11 = leading_one_pos_11[3] ? io_in_11 >> w_11 : _x_T_47[15:0];	// src/main/scala/SiLU/Log2.scala:12:25, :16:40, :18:41, :20:20, :22:{20,47,69}
  wire [15:0] _GEN_10 = {4'h0, w_11, 8'h0};	// src/main/scala/SiLU/Log2.scala:20:20, :24:{39,53}
  assign io_out_0 = leading_one_pos[3] ? _GEN + x - 16'h100 : x - _GEN - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_1 =
    leading_one_pos_1[3] ? _GEN_0 + x_1 - 16'h100 : x_1 - _GEN_0 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_2 =
    leading_one_pos_2[3] ? _GEN_1 + x_2 - 16'h100 : x_2 - _GEN_1 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_3 =
    leading_one_pos_3[3] ? _GEN_2 + x_3 - 16'h100 : x_3 - _GEN_2 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_4 =
    leading_one_pos_4[3] ? _GEN_3 + x_4 - 16'h100 : x_4 - _GEN_3 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_5 =
    leading_one_pos_5[3] ? _GEN_4 + x_5 - 16'h100 : x_5 - _GEN_4 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_6 =
    leading_one_pos_6[3] ? _GEN_5 + x_6 - 16'h100 : x_6 - _GEN_5 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_7 =
    leading_one_pos_7[3] ? _GEN_6 + x_7 - 16'h100 : x_7 - _GEN_6 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_8 =
    leading_one_pos_8[3] ? _GEN_7 + x_8 - 16'h100 : x_8 - _GEN_7 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_9 =
    leading_one_pos_9[3] ? _GEN_8 + x_9 - 16'h100 : x_9 - _GEN_8 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_10 =
    leading_one_pos_10[3] ? _GEN_9 + x_10 - 16'h100 : x_10 - _GEN_9 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
  assign io_out_11 =
    leading_one_pos_11[3] ? _GEN_10 + x_11 - 16'h100 : x_11 - _GEN_10 - 16'h100;	// src/main/scala/SiLU/Log2.scala:5:7, :12:25, :16:40, :18:41, :22:20, :24:{25,39,53,57,77,96}
endmodule

module Exp2(	// src/main/scala/SiLU/Exp2.scala:5:7
  input  [15:0] io_in_0,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_1,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_2,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_3,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_4,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_5,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_6,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_7,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_8,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_9,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_10,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_in_11,	// src/main/scala/SiLU/Exp2.scala:6:14
  output [15:0] io_out_0,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_1,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_2,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_3,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_4,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_5,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_6,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_7,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_8,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_9,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_10,	// src/main/scala/SiLU/Exp2.scala:6:14
                io_out_11	// src/main/scala/SiLU/Exp2.scala:6:14
);

  wire [9:0]   _GEN = {2'h0, io_in_0[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_0_T_1 = {261'h0, _GEN} << io_in_0[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_0 = {2'h0, io_in_1[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_1_T_1 = {261'h0, _GEN_0} << io_in_1[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_1 = {2'h0, io_in_2[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_2_T_1 = {261'h0, _GEN_1} << io_in_2[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_2 = {2'h0, io_in_3[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_3_T_1 = {261'h0, _GEN_2} << io_in_3[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_3 = {2'h0, io_in_4[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_4_T_1 = {261'h0, _GEN_3} << io_in_4[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_4 = {2'h0, io_in_5[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_5_T_1 = {261'h0, _GEN_4} << io_in_5[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_5 = {2'h0, io_in_6[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_6_T_1 = {261'h0, _GEN_5} << io_in_6[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_6 = {2'h0, io_in_7[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_7_T_1 = {261'h0, _GEN_6} << io_in_7[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_7 = {2'h0, io_in_8[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_8_T_1 = {261'h0, _GEN_7} << io_in_8[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_8 = {2'h0, io_in_9[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_9_T_1 = {261'h0, _GEN_8} << io_in_9[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_9 = {2'h0, io_in_10[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_10_T_1 = {261'h0, _GEN_9} << io_in_10[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  wire [9:0]   _GEN_10 = {2'h0, io_in_11[7:0]} + 10'h100;	// src/main/scala/SiLU/Exp2.scala:15:{26,33}, :16:45
  wire [270:0] _io_out_11_T_1 = {261'h0, _GEN_10} << io_in_11[15:8];	// src/main/scala/SiLU/Exp2.scala:14:26, :15:33, :16:45, :18:49
  assign io_out_0 =
    $signed(io_in_0[15:8]) > 8'sh0
      ? _io_out_0_T_1[15:0]
      : {6'h0, _GEN} >> 8'h0 - io_in_0[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_1 =
    $signed(io_in_1[15:8]) > 8'sh0
      ? _io_out_1_T_1[15:0]
      : {6'h0, _GEN_0} >> 8'h0 - io_in_1[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_2 =
    $signed(io_in_2[15:8]) > 8'sh0
      ? _io_out_2_T_1[15:0]
      : {6'h0, _GEN_1} >> 8'h0 - io_in_2[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_3 =
    $signed(io_in_3[15:8]) > 8'sh0
      ? _io_out_3_T_1[15:0]
      : {6'h0, _GEN_2} >> 8'h0 - io_in_3[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_4 =
    $signed(io_in_4[15:8]) > 8'sh0
      ? _io_out_4_T_1[15:0]
      : {6'h0, _GEN_3} >> 8'h0 - io_in_4[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_5 =
    $signed(io_in_5[15:8]) > 8'sh0
      ? _io_out_5_T_1[15:0]
      : {6'h0, _GEN_4} >> 8'h0 - io_in_5[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_6 =
    $signed(io_in_6[15:8]) > 8'sh0
      ? _io_out_6_T_1[15:0]
      : {6'h0, _GEN_5} >> 8'h0 - io_in_6[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_7 =
    $signed(io_in_7[15:8]) > 8'sh0
      ? _io_out_7_T_1[15:0]
      : {6'h0, _GEN_6} >> 8'h0 - io_in_7[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_8 =
    $signed(io_in_8[15:8]) > 8'sh0
      ? _io_out_8_T_1[15:0]
      : {6'h0, _GEN_7} >> 8'h0 - io_in_8[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_9 =
    $signed(io_in_9[15:8]) > 8'sh0
      ? _io_out_9_T_1[15:0]
      : {6'h0, _GEN_8} >> 8'h0 - io_in_9[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_10 =
    $signed(io_in_10[15:8]) > 8'sh0
      ? _io_out_10_T_1[15:0]
      : {6'h0, _GEN_9} >> 8'h0 - io_in_10[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
  assign io_out_11 =
    $signed(io_in_11[15:8]) > 8'sh0
      ? _io_out_11_T_1[15:0]
      : {6'h0, _GEN_10} >> 8'h0 - io_in_11[15:8];	// src/main/scala/SiLU/Exp2.scala:5:7, :14:26, :15:33, :16:45, :17:28, :18:{25,49,73,77}
endmodule

module SiLU(	// src/main/scala/SiLU/SiLU.scala:8:7
  input        clock,	// src/main/scala/SiLU/SiLU.scala:8:7
               reset,	// src/main/scala/SiLU/SiLU.scala:8:7
  input  [7:0] io_in_0,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_1,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_2,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_3,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_4,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_5,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_6,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_7,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_8,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_9,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_10,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_in_11,	// src/main/scala/SiLU/SiLU.scala:9:14
  output [7:0] io_out_0,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_1,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_2,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_3,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_4,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_5,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_6,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_7,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_8,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_9,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_10,	// src/main/scala/SiLU/SiLU.scala:9:14
               io_out_11	// src/main/scala/SiLU/SiLU.scala:9:14
);

  wire [15:0] _exp2_2_io_out_0;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_1;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_2;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_3;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_4;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_5;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_6;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_7;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_8;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_9;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_10;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_2_io_out_11;	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] _exp2_1_io_out_0;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_1;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_2;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_3;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_4;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_5;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_6;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_7;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_8;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_9;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_10;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _exp2_1_io_out_11;	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] _log2_io_out_0;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_1;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_2;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_3;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_4;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_5;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_6;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_7;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_8;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_9;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_10;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] _log2_io_out_11;	// src/main/scala/SiLU/SiLU.scala:24:22
  wire        isPositive_0 = $signed(io_in_0) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire [15:0] fixInput_0 = {io_in_0, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :39:{27,64}
  wire        isPositive_1 = $signed(io_in_1) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_2 = $signed(io_in_2) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_3 = $signed(io_in_3) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_4 = $signed(io_in_4) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_5 = $signed(io_in_5) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_6 = $signed(io_in_6) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_7 = $signed(io_in_7) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_8 = $signed(io_in_8) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_9 = $signed(io_in_9) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_10 = $signed(io_in_10) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire        isPositive_11 = $signed(io_in_11) > 8'sh0;	// src/main/scala/SiLU/SiLU.scala:37:35
  wire [15:0] _GEN = {io_in_0, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_0 = isPositive_0 ? _GEN - 16'h1C : _GEN - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_0_T_4 = {xg_0[15], xg_0} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_0 =
    {{7{_xg_mul_const_fullwidth_0_T_4[16]}}, _xg_mul_const_fullwidth_0_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_0_T_1 = _GEN_0 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_0_T_5 = _GEN_0 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] xg_mul_const_fixwidth_0 =
    isPositive_0
      ? _xg_mul_const_fullwidth_0_T_1[23:8]
      : _xg_mul_const_fullwidth_0_T_5[23:8];	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57, :50:101
  wire [15:0] _GEN_1 = {io_in_1, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_1 = isPositive_1 ? _GEN_1 - 16'h1C : _GEN_1 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_1_T_4 = {xg_1[15], xg_1} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_2 =
    {{7{_xg_mul_const_fullwidth_1_T_4[16]}}, _xg_mul_const_fullwidth_1_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_1_T_1 = _GEN_2 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_1_T_5 = _GEN_2 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_3 = {io_in_2, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_2 = isPositive_2 ? _GEN_3 - 16'h1C : _GEN_3 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_2_T_4 = {xg_2[15], xg_2} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_4 =
    {{7{_xg_mul_const_fullwidth_2_T_4[16]}}, _xg_mul_const_fullwidth_2_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_2_T_1 = _GEN_4 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_2_T_5 = _GEN_4 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_5 = {io_in_3, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_3 = isPositive_3 ? _GEN_5 - 16'h1C : _GEN_5 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_3_T_4 = {xg_3[15], xg_3} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_6 =
    {{7{_xg_mul_const_fullwidth_3_T_4[16]}}, _xg_mul_const_fullwidth_3_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_3_T_1 = _GEN_6 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_3_T_5 = _GEN_6 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_7 = {io_in_4, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_4 = isPositive_4 ? _GEN_7 - 16'h1C : _GEN_7 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_4_T_4 = {xg_4[15], xg_4} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_8 =
    {{7{_xg_mul_const_fullwidth_4_T_4[16]}}, _xg_mul_const_fullwidth_4_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_4_T_1 = _GEN_8 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_4_T_5 = _GEN_8 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_9 = {io_in_5, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_5 = isPositive_5 ? _GEN_9 - 16'h1C : _GEN_9 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_5_T_4 = {xg_5[15], xg_5} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_10 =
    {{7{_xg_mul_const_fullwidth_5_T_4[16]}}, _xg_mul_const_fullwidth_5_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_5_T_1 = _GEN_10 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_5_T_5 = _GEN_10 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_11 = {io_in_6, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_6 = isPositive_6 ? _GEN_11 - 16'h1C : _GEN_11 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_6_T_4 = {xg_6[15], xg_6} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_12 =
    {{7{_xg_mul_const_fullwidth_6_T_4[16]}}, _xg_mul_const_fullwidth_6_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_6_T_1 = _GEN_12 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_6_T_5 = _GEN_12 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_13 = {io_in_7, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_7 = isPositive_7 ? _GEN_13 - 16'h1C : _GEN_13 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_7_T_4 = {xg_7[15], xg_7} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_14 =
    {{7{_xg_mul_const_fullwidth_7_T_4[16]}}, _xg_mul_const_fullwidth_7_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_7_T_1 = _GEN_14 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_7_T_5 = _GEN_14 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_15 = {io_in_8, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_8 = isPositive_8 ? _GEN_15 - 16'h1C : _GEN_15 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_8_T_4 = {xg_8[15], xg_8} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_16 =
    {{7{_xg_mul_const_fullwidth_8_T_4[16]}}, _xg_mul_const_fullwidth_8_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_8_T_1 = _GEN_16 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_8_T_5 = _GEN_16 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_17 = {io_in_9, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_9 = isPositive_9 ? _GEN_17 - 16'h1C : _GEN_17 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_9_T_4 = {xg_9[15], xg_9} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_18 =
    {{7{_xg_mul_const_fullwidth_9_T_4[16]}}, _xg_mul_const_fullwidth_9_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_9_T_1 = _GEN_18 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_9_T_5 = _GEN_18 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_19 = {io_in_10, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_10 = isPositive_10 ? _GEN_19 - 16'h1C : _GEN_19 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_10_T_4 = {xg_10[15], xg_10} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_20 =
    {{7{_xg_mul_const_fullwidth_10_T_4[16]}}, _xg_mul_const_fullwidth_10_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_10_T_1 = _GEN_20 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_10_T_5 = _GEN_20 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] _GEN_21 = {io_in_11, 8'h0};	// src/main/scala/SiLU/SiLU.scala:37:35, :45:34
  wire [15:0] xg_11 = isPositive_11 ? _GEN_21 - 16'h1C : _GEN_21 - 16'h1C;	// src/main/scala/SiLU/SiLU.scala:37:35, :44:21, :45:34, :46:34
  wire [16:0] _xg_mul_const_fullwidth_11_T_4 = {xg_11[15], xg_11} * 17'h1FFFF;	// src/main/scala/SiLU/SiLU.scala:44:21, :48:49
  wire [23:0] _GEN_22 =
    {{7{_xg_mul_const_fullwidth_11_T_4[16]}}, _xg_mul_const_fullwidth_11_T_4};	// src/main/scala/SiLU/SiLU.scala:48:{49,57}
  wire [23:0] _xg_mul_const_fullwidth_11_T_1 = _GEN_22 * 24'h10C;	// src/main/scala/SiLU/SiLU.scala:48:57
  wire [23:0] _xg_mul_const_fullwidth_11_T_5 = _GEN_22 * 24'h16C;	// src/main/scala/SiLU/SiLU.scala:48:57, :49:57
  wire [15:0] axg_0 = _exp2_1_io_out_0 + 16'h100;	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
  wire [15:0] xg_hat_0 = 16'h0 - _log2_io_out_0;	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
  wire [23:0] res_mul_0 =
    {{8{_exp2_2_io_out_0[15]}}, _exp2_2_io_out_0} * {{8{io_in_0[7]}}, io_in_0, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_1 =
    {{8{_exp2_2_io_out_1[15]}}, _exp2_2_io_out_1} * {{8{io_in_1[7]}}, io_in_1, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_2 =
    {{8{_exp2_2_io_out_2[15]}}, _exp2_2_io_out_2} * {{8{io_in_2[7]}}, io_in_2, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_3 =
    {{8{_exp2_2_io_out_3[15]}}, _exp2_2_io_out_3} * {{8{io_in_3[7]}}, io_in_3, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_4 =
    {{8{_exp2_2_io_out_4[15]}}, _exp2_2_io_out_4} * {{8{io_in_4[7]}}, io_in_4, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_5 =
    {{8{_exp2_2_io_out_5[15]}}, _exp2_2_io_out_5} * {{8{io_in_5[7]}}, io_in_5, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_6 =
    {{8{_exp2_2_io_out_6[15]}}, _exp2_2_io_out_6} * {{8{io_in_6[7]}}, io_in_6, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_7 =
    {{8{_exp2_2_io_out_7[15]}}, _exp2_2_io_out_7} * {{8{io_in_7[7]}}, io_in_7, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_8 =
    {{8{_exp2_2_io_out_8[15]}}, _exp2_2_io_out_8} * {{8{io_in_8[7]}}, io_in_8, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_9 =
    {{8{_exp2_2_io_out_9[15]}}, _exp2_2_io_out_9} * {{8{io_in_9[7]}}, io_in_9, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_10 =
    {{8{_exp2_2_io_out_10[15]}}, _exp2_2_io_out_10} * {{8{io_in_10[7]}}, io_in_10, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [23:0] res_mul_11 =
    {{8{_exp2_2_io_out_11[15]}}, _exp2_2_io_out_11} * {{8{io_in_11[7]}}, io_in_11, 8'h0};	// src/main/scala/SiLU/SiLU.scala:26:24, :37:35, :45:34, :75:36
  wire [15:0] _y_round_T = res_mul_0[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [7:0]  io_out_0_0 = _y_round_T[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  wire [15:0] _y_round_T_2 = res_mul_1[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_4 = res_mul_2[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_6 = res_mul_3[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_8 = res_mul_4[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_10 = res_mul_5[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_12 = res_mul_6[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_14 = res_mul_7[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_16 = res_mul_8[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_18 = res_mul_9[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_20 = res_mul_10[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  wire [15:0] _y_round_T_22 = res_mul_11[23:8] + 16'h80;	// src/main/scala/SiLU/SiLU.scala:75:36, :76:29, :83:30
  Log2 log2 (	// src/main/scala/SiLU/SiLU.scala:24:22
    .io_in_0   (axg_0),	// src/main/scala/SiLU/SiLU.scala:59:26
    .io_in_1   (_exp2_1_io_out_1 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_2   (_exp2_1_io_out_2 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_3   (_exp2_1_io_out_3 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_4   (_exp2_1_io_out_4 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_5   (_exp2_1_io_out_5 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_6   (_exp2_1_io_out_6 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_7   (_exp2_1_io_out_7 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_8   (_exp2_1_io_out_8 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_9   (_exp2_1_io_out_9 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_10  (_exp2_1_io_out_10 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_in_11  (_exp2_1_io_out_11 + 16'h100),	// src/main/scala/SiLU/SiLU.scala:25:24, :59:26
    .io_out_0  (_log2_io_out_0),
    .io_out_1  (_log2_io_out_1),
    .io_out_2  (_log2_io_out_2),
    .io_out_3  (_log2_io_out_3),
    .io_out_4  (_log2_io_out_4),
    .io_out_5  (_log2_io_out_5),
    .io_out_6  (_log2_io_out_6),
    .io_out_7  (_log2_io_out_7),
    .io_out_8  (_log2_io_out_8),
    .io_out_9  (_log2_io_out_9),
    .io_out_10 (_log2_io_out_10),
    .io_out_11 (_log2_io_out_11)
  );	// src/main/scala/SiLU/SiLU.scala:24:22
  wire [15:0] log2_io_out_0;	// src/main/scala/SiLU/SiLU.scala:24:22
  assign log2_io_out_0 = _log2_io_out_0;	// src/main/scala/SiLU/SiLU.scala:24:22
  Exp2 exp2_1 (	// src/main/scala/SiLU/SiLU.scala:25:24
    .io_in_0   (xg_mul_const_fixwidth_0),	// src/main/scala/SiLU/SiLU.scala:50:101
    .io_in_1
      (isPositive_1
         ? _xg_mul_const_fullwidth_1_T_1[23:8]
         : _xg_mul_const_fullwidth_1_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_2
      (isPositive_2
         ? _xg_mul_const_fullwidth_2_T_1[23:8]
         : _xg_mul_const_fullwidth_2_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_3
      (isPositive_3
         ? _xg_mul_const_fullwidth_3_T_1[23:8]
         : _xg_mul_const_fullwidth_3_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_4
      (isPositive_4
         ? _xg_mul_const_fullwidth_4_T_1[23:8]
         : _xg_mul_const_fullwidth_4_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_5
      (isPositive_5
         ? _xg_mul_const_fullwidth_5_T_1[23:8]
         : _xg_mul_const_fullwidth_5_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_6
      (isPositive_6
         ? _xg_mul_const_fullwidth_6_T_1[23:8]
         : _xg_mul_const_fullwidth_6_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_7
      (isPositive_7
         ? _xg_mul_const_fullwidth_7_T_1[23:8]
         : _xg_mul_const_fullwidth_7_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_8
      (isPositive_8
         ? _xg_mul_const_fullwidth_8_T_1[23:8]
         : _xg_mul_const_fullwidth_8_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_9
      (isPositive_9
         ? _xg_mul_const_fullwidth_9_T_1[23:8]
         : _xg_mul_const_fullwidth_9_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_10
      (isPositive_10
         ? _xg_mul_const_fullwidth_10_T_1[23:8]
         : _xg_mul_const_fullwidth_10_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_in_11
      (isPositive_11
         ? _xg_mul_const_fullwidth_11_T_1[23:8]
         : _xg_mul_const_fullwidth_11_T_5[23:8]),	// src/main/scala/SiLU/SiLU.scala:37:35, :47:41, :48:57, :49:57
    .io_out_0  (_exp2_1_io_out_0),
    .io_out_1  (_exp2_1_io_out_1),
    .io_out_2  (_exp2_1_io_out_2),
    .io_out_3  (_exp2_1_io_out_3),
    .io_out_4  (_exp2_1_io_out_4),
    .io_out_5  (_exp2_1_io_out_5),
    .io_out_6  (_exp2_1_io_out_6),
    .io_out_7  (_exp2_1_io_out_7),
    .io_out_8  (_exp2_1_io_out_8),
    .io_out_9  (_exp2_1_io_out_9),
    .io_out_10 (_exp2_1_io_out_10),
    .io_out_11 (_exp2_1_io_out_11)
  );	// src/main/scala/SiLU/SiLU.scala:25:24
  wire [15:0] exp2_1_io_out_0;	// src/main/scala/SiLU/SiLU.scala:25:24
  assign exp2_1_io_out_0 = _exp2_1_io_out_0;	// src/main/scala/SiLU/SiLU.scala:25:24
  Exp2 exp2_2 (	// src/main/scala/SiLU/SiLU.scala:26:24
    .io_in_0   (xg_hat_0),	// src/main/scala/SiLU/SiLU.scala:68:26
    .io_in_1   (16'h0 - _log2_io_out_1),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_2   (16'h0 - _log2_io_out_2),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_3   (16'h0 - _log2_io_out_3),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_4   (16'h0 - _log2_io_out_4),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_5   (16'h0 - _log2_io_out_5),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_6   (16'h0 - _log2_io_out_6),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_7   (16'h0 - _log2_io_out_7),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_8   (16'h0 - _log2_io_out_8),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_9   (16'h0 - _log2_io_out_9),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_10  (16'h0 - _log2_io_out_10),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_in_11  (16'h0 - _log2_io_out_11),	// src/main/scala/SiLU/SiLU.scala:24:22, :68:26
    .io_out_0  (_exp2_2_io_out_0),
    .io_out_1  (_exp2_2_io_out_1),
    .io_out_2  (_exp2_2_io_out_2),
    .io_out_3  (_exp2_2_io_out_3),
    .io_out_4  (_exp2_2_io_out_4),
    .io_out_5  (_exp2_2_io_out_5),
    .io_out_6  (_exp2_2_io_out_6),
    .io_out_7  (_exp2_2_io_out_7),
    .io_out_8  (_exp2_2_io_out_8),
    .io_out_9  (_exp2_2_io_out_9),
    .io_out_10 (_exp2_2_io_out_10),
    .io_out_11 (_exp2_2_io_out_11)
  );	// src/main/scala/SiLU/SiLU.scala:26:24
  wire [15:0] exp2_2_io_out_0;	// src/main/scala/SiLU/SiLU.scala:26:24
  assign exp2_2_io_out_0 = _exp2_2_io_out_0;	// src/main/scala/SiLU/SiLU.scala:26:24
  assign io_out_0 = io_out_0_0;	// src/main/scala/SiLU/SiLU.scala:8:7
  assign io_out_1 = _y_round_T_2[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_2 = _y_round_T_4[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_3 = _y_round_T_6[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_4 = _y_round_T_8[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_5 = _y_round_T_10[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_6 = _y_round_T_12[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_7 = _y_round_T_14[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_8 = _y_round_T_16[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_9 = _y_round_T_18[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_10 = _y_round_T_20[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
  assign io_out_11 = _y_round_T_22[15:8];	// src/main/scala/SiLU/SiLU.scala:8:7, :83:30, :84:33
endmodule

module CU(	// src/main/scala/SiLU/CU.scala:7:7
  input         clock,	// src/main/scala/SiLU/CU.scala:7:7
                reset,	// src/main/scala/SiLU/CU.scala:7:7
  input  [95:0] io_data_in,	// src/main/scala/SiLU/CU.scala:8:14
  input         io_data_in_valid,	// src/main/scala/SiLU/CU.scala:8:14
  output [95:0] io_data_out,	// src/main/scala/SiLU/CU.scala:8:14
  output        io_data_out_valid	// src/main/scala/SiLU/CU.scala:8:14
);

  wire [7:0] _silu_io_out_0;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_1;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_2;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_3;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_4;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_5;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_6;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_7;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_8;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_9;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_10;	// src/main/scala/SiLU/CU.scala:14:22
  wire [7:0] _silu_io_out_11;	// src/main/scala/SiLU/CU.scala:14:22
  SiLU silu (	// src/main/scala/SiLU/CU.scala:14:22
    .clock     (clock),
    .reset     (reset),
    .io_in_0   (io_data_in_valid ? io_data_in[7:0] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_1   (io_data_in_valid ? io_data_in[15:8] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_2   (io_data_in_valid ? io_data_in[23:16] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_3   (io_data_in_valid ? io_data_in[31:24] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_4   (io_data_in_valid ? io_data_in[39:32] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_5   (io_data_in_valid ? io_data_in[47:40] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_6   (io_data_in_valid ? io_data_in[55:48] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_7   (io_data_in_valid ? io_data_in[63:56] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_8   (io_data_in_valid ? io_data_in[71:64] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_9   (io_data_in_valid ? io_data_in[79:72] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_10  (io_data_in_valid ? io_data_in[87:80] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_in_11  (io_data_in_valid ? io_data_in[95:88] : 8'h0),	// src/main/scala/SiLU/CU.scala:16:37, :17:22
    .io_out_0  (_silu_io_out_0),
    .io_out_1  (_silu_io_out_1),
    .io_out_2  (_silu_io_out_2),
    .io_out_3  (_silu_io_out_3),
    .io_out_4  (_silu_io_out_4),
    .io_out_5  (_silu_io_out_5),
    .io_out_6  (_silu_io_out_6),
    .io_out_7  (_silu_io_out_7),
    .io_out_8  (_silu_io_out_8),
    .io_out_9  (_silu_io_out_9),
    .io_out_10 (_silu_io_out_10),
    .io_out_11 (_silu_io_out_11)
  );	// src/main/scala/SiLU/CU.scala:14:22
  assign io_data_out =
    {_silu_io_out_11,
     _silu_io_out_10,
     _silu_io_out_9,
     _silu_io_out_8,
     _silu_io_out_7,
     _silu_io_out_6,
     _silu_io_out_5,
     _silu_io_out_4,
     _silu_io_out_3,
     _silu_io_out_2,
     _silu_io_out_1,
     _silu_io_out_0};	// src/main/scala/SiLU/CU.scala:7:7, :14:22, :22:23
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/SiLU/CU.scala:7:7
endmodule

module StoreU(	// src/main/scala/SiLU/StoreU.scala:6:7
  input         clock,	// src/main/scala/SiLU/StoreU.scala:6:7
                reset,	// src/main/scala/SiLU/StoreU.scala:6:7
  input  [95:0] io_data_in,	// src/main/scala/SiLU/StoreU.scala:7:15
  input         io_data_in_valid,	// src/main/scala/SiLU/StoreU.scala:7:15
  output [95:0] io_data_out,	// src/main/scala/SiLU/StoreU.scala:7:15
  output [10:0] io_data_out_addr,	// src/main/scala/SiLU/StoreU.scala:7:15
  output        io_data_out_valid,	// src/main/scala/SiLU/StoreU.scala:7:15
                io_data_out_last	// src/main/scala/SiLU/StoreU.scala:7:15
);

  reg [4:0]  batchsize_cnt_r;	// src/main/scala/SiLU/StoreU.scala:27:29
  reg [5:0]  vector_cnt_r;	// src/main/scala/SiLU/StoreU.scala:37:26
  reg [11:0] io_data_out_addr_REG;	// src/main/scala/SiLU/StoreU.scala:53:30
  reg        io_data_out_last_REG;	// src/main/scala/SiLU/StoreU.scala:54:30
  always @(posedge clock) begin	// src/main/scala/SiLU/StoreU.scala:6:7
    if (reset) begin	// src/main/scala/SiLU/StoreU.scala:6:7
      batchsize_cnt_r <= 5'h0;	// src/main/scala/SiLU/StoreU.scala:27:29
      vector_cnt_r <= 6'h0;	// src/main/scala/SiLU/StoreU.scala:37:26
      io_data_out_last_REG <= 1'h0;	// src/main/scala/SiLU/StoreU.scala:6:7, :54:30
    end
    else begin	// src/main/scala/SiLU/StoreU.scala:6:7
      if (io_data_in_valid)	// src/main/scala/SiLU/StoreU.scala:7:15
        batchsize_cnt_r <= (&batchsize_cnt_r) ? 5'h0 : batchsize_cnt_r + 5'h1;	// src/main/scala/SiLU/StoreU.scala:22:39, :27:29, :28:8, :31:21
      if (io_data_in_valid & (&batchsize_cnt_r))	// src/main/scala/SiLU/StoreU.scala:22:39, :27:29, :44:20
        vector_cnt_r <= (&vector_cnt_r) ? 6'h0 : vector_cnt_r + 6'h1;	// src/main/scala/SiLU/StoreU.scala:19:32, :37:26, :38:8, :41:18
      io_data_out_last_REG <= &vector_cnt_r;	// src/main/scala/SiLU/StoreU.scala:19:32, :37:26, :54:30
    end
    io_data_out_addr_REG <= {1'h0, batchsize_cnt_r, 6'h0} + {6'h0, vector_cnt_r};	// src/main/scala/SiLU/StoreU.scala:6:7, :27:29, :37:26, :47:47, :53:30
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/SiLU/StoreU.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/SiLU/StoreU.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/SiLU/StoreU.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/SiLU/StoreU.scala:6:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/SiLU/StoreU.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/SiLU/StoreU.scala:6:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/SiLU/StoreU.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/SiLU/StoreU.scala:6:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/SiLU/StoreU.scala:6:7
        batchsize_cnt_r = _RANDOM[/*Zero width*/ 1'b0][4:0];	// src/main/scala/SiLU/StoreU.scala:6:7, :27:29
        vector_cnt_r = _RANDOM[/*Zero width*/ 1'b0][10:5];	// src/main/scala/SiLU/StoreU.scala:6:7, :27:29, :37:26
        io_data_out_addr_REG = _RANDOM[/*Zero width*/ 1'b0][22:11];	// src/main/scala/SiLU/StoreU.scala:6:7, :27:29, :53:30
        io_data_out_last_REG = _RANDOM[/*Zero width*/ 1'b0][23];	// src/main/scala/SiLU/StoreU.scala:6:7, :27:29, :54:30
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/SiLU/StoreU.scala:6:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/SiLU/StoreU.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_data_out = io_data_in;	// src/main/scala/SiLU/StoreU.scala:6:7
  assign io_data_out_addr = io_data_out_addr_REG[10:0];	// src/main/scala/SiLU/StoreU.scala:6:7, :53:{20,30}
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/SiLU/StoreU.scala:6:7
  assign io_data_out_last = io_data_out_last_REG;	// src/main/scala/SiLU/StoreU.scala:6:7, :54:30
endmodule

module PipLine(	// src/main/scala/SiLU/Top.scala:7:7
  input         clock,	// src/main/scala/SiLU/Top.scala:7:7
                reset,	// src/main/scala/SiLU/Top.scala:7:7
                io_layer_st,	// src/main/scala/SiLU/Top.scala:8:15
                io_data_in_st,	// src/main/scala/SiLU/Top.scala:8:15
  input  [95:0] io_data_in,	// src/main/scala/SiLU/Top.scala:8:15
  input  [10:0] io_data_addr,	// src/main/scala/SiLU/Top.scala:8:15
  input         io_data_valid,	// src/main/scala/SiLU/Top.scala:8:15
                io_data_last,	// src/main/scala/SiLU/Top.scala:8:15
  output        io_data_ready,	// src/main/scala/SiLU/Top.scala:8:15
  output [95:0] io_res,	// src/main/scala/SiLU/Top.scala:8:15
  output        io_res_st,	// src/main/scala/SiLU/Top.scala:8:15
  output [10:0] io_res_addr,	// src/main/scala/SiLU/Top.scala:8:15
  output        io_res_valid,	// src/main/scala/SiLU/Top.scala:8:15
                io_res_last,	// src/main/scala/SiLU/Top.scala:8:15
  input         io_res_ready	// src/main/scala/SiLU/Top.scala:8:15
);

  wire [95:0] _cu_inst_io_data_out;	// src/main/scala/SiLU/Top.scala:28:23
  wire        _cu_inst_io_data_out_valid;	// src/main/scala/SiLU/Top.scala:28:23
  wire [10:0] _lu_inst_io_data_in_addr;	// src/main/scala/SiLU/Top.scala:27:23
  wire        _lu_inst_io_data_in_last;	// src/main/scala/SiLU/Top.scala:27:23
  wire [95:0] _lu_inst_io_data_out;	// src/main/scala/SiLU/Top.scala:27:23
  wire        _lu_inst_io_data_out_valid;	// src/main/scala/SiLU/Top.scala:27:23
  wire [95:0] _mem_inst_io_r_data;	// src/main/scala/SiLU/Top.scala:26:24
  wire        _mem_inst_io_r_ready;	// src/main/scala/SiLU/Top.scala:26:24
  DataMen mem_inst (	// src/main/scala/SiLU/Top.scala:26:24
    .clock      (clock),
    .reset      (reset),
    .io_w_st    (io_data_in_st),
    .io_w_last  (io_data_last),
    .io_w_data  (io_data_in),
    .io_w_addr  (io_data_addr),
    .io_w_valid (io_data_valid),
    .io_w_ready (io_data_ready),
    .io_r_last  (_lu_inst_io_data_in_last),	// src/main/scala/SiLU/Top.scala:27:23
    .io_r_data  (_mem_inst_io_r_data),
    .io_r_addr  (_lu_inst_io_data_in_addr),	// src/main/scala/SiLU/Top.scala:27:23
    .io_r_ready (_mem_inst_io_r_ready)
  );	// src/main/scala/SiLU/Top.scala:26:24
  LoadU lu_inst (	// src/main/scala/SiLU/Top.scala:27:23
    .clock             (clock),
    .reset             (reset),
    .io_data_in        (_mem_inst_io_r_data),	// src/main/scala/SiLU/Top.scala:26:24
    .io_data_in_addr   (_lu_inst_io_data_in_addr),
    .io_data_in_last   (_lu_inst_io_data_in_last),
    .io_data_in_ready  (_mem_inst_io_r_ready),	// src/main/scala/SiLU/Top.scala:26:24
    .io_data_out       (_lu_inst_io_data_out),
    .io_data_out_valid (_lu_inst_io_data_out_valid),
    .io_data_out_ready (io_res_ready),
    .io_data_out_start (io_res_st)
  );	// src/main/scala/SiLU/Top.scala:27:23
  CU cu_inst (	// src/main/scala/SiLU/Top.scala:28:23
    .clock             (clock),
    .reset             (reset),
    .io_data_in        (_lu_inst_io_data_out),	// src/main/scala/SiLU/Top.scala:27:23
    .io_data_in_valid  (_lu_inst_io_data_out_valid),	// src/main/scala/SiLU/Top.scala:27:23
    .io_data_out       (_cu_inst_io_data_out),
    .io_data_out_valid (_cu_inst_io_data_out_valid)
  );	// src/main/scala/SiLU/Top.scala:28:23
  StoreU su_inst (	// src/main/scala/SiLU/Top.scala:29:23
    .clock             (clock),
    .reset             (reset),
    .io_data_in        (_cu_inst_io_data_out),	// src/main/scala/SiLU/Top.scala:28:23
    .io_data_in_valid  (_cu_inst_io_data_out_valid),	// src/main/scala/SiLU/Top.scala:28:23
    .io_data_out       (io_res),
    .io_data_out_addr  (io_res_addr),
    .io_data_out_valid (io_res_valid),
    .io_data_out_last  (io_res_last)
  );	// src/main/scala/SiLU/Top.scala:29:23
endmodule


// ----- 8< ----- FILE "verification/SiLU_Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module SiLU_Verification();	// src/main/scala/SiLU/SiLU.scala:91:11
  `ifndef SYNTHESIS	// src/main/scala/SiLU/SiLU.scala:91:11
    always @(posedge SiLU.clock) begin	// src/main/scala/SiLU/SiLU.scala:8:7, :91:11
      if ((`PRINTF_COND_) & ~SiLU.reset)	// src/main/scala/SiLU/SiLU.scala:8:7, :91:11
        $fwrite(32'h80000002,
                "\n    [SiLU]\n    in           = %b\n    fixInput     = %b\n    isPositive   = %d\n    beta_plus    = %b\n    xg           = %b\n    xg_mul_const_fixwidth = %b\n    exg          = %b\n    axg          = %b\n    lxg          = %b\n    xg_hat       = %b\n    sigma_opt    = %b\n    out          = %b\n    ",
                $signed(SiLU.io_in_0), $signed(SiLU.fixInput_0), SiLU.isPositive_0,
                $signed(16'h1C), $signed(SiLU.xg_0),
                $signed(SiLU.xg_mul_const_fixwidth_0), $signed(SiLU.exp2_1_io_out_0),
                $signed(SiLU.axg_0), $signed(SiLU.log2_io_out_0), $signed(SiLU.xg_hat_0),
                $signed(SiLU.exp2_2_io_out_0), $signed(SiLU.io_out_0_0));	// src/main/scala/SiLU/SiLU.scala:8:7, :9:14, :24:22, :25:24, :26:24, :37:35, :39:64, :44:21, :50:101, :59:26, :68:26, :91:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
endmodule


// ----- 8< ----- FILE "verification/layers-SiLU-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_SiLU_Verification	// src/main/scala/SiLU/SiLU.scala:8:7
  `define layers_SiLU_Verification
  bind SiLU SiLU_Verification verification ();
`endif // not def layers_SiLU_Verification

// ----- 8< ----- FILE "verification/layers-CU-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_CU_Verification	// src/main/scala/SiLU/CU.scala:7:7
  `define layers_CU_Verification
  `include "layers-SiLU-Verification.sv"	// src/main/scala/SiLU/CU.scala:7:7
`endif // not def layers_CU_Verification

// ----- 8< ----- FILE "verification/layers-PipLine-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_PipLine_Verification	// src/main/scala/SiLU/Top.scala:7:7
  `define layers_PipLine_Verification
  `include "layers-CU-Verification.sv"	// src/main/scala/SiLU/Top.scala:7:7
`endif // not def layers_PipLine_Verification

// ----- 8< ----- FILE "verification/assert/layers-PipLine-Verification-Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_PipLine_Verification_Assert	// src/main/scala/SiLU/Top.scala:7:7
  `define layers_PipLine_Verification_Assert
  `include "layers-PipLine-Verification.sv"	// src/main/scala/SiLU/Top.scala:7:7
`endif // not def layers_PipLine_Verification_Assert

// ----- 8< ----- FILE "verification/assume/layers-PipLine-Verification-Assume.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_PipLine_Verification_Assume	// src/main/scala/SiLU/Top.scala:7:7
  `define layers_PipLine_Verification_Assume
  `include "layers-PipLine-Verification.sv"	// src/main/scala/SiLU/Top.scala:7:7
`endif // not def layers_PipLine_Verification_Assume

// ----- 8< ----- FILE "verification/cover/layers-PipLine-Verification-Cover.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_PipLine_Verification_Cover	// src/main/scala/SiLU/Top.scala:7:7
  `define layers_PipLine_Verification_Cover
  `include "layers-PipLine-Verification.sv"	// src/main/scala/SiLU/Top.scala:7:7
`endif // not def layers_PipLine_Verification_Cover
