Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 91DCF9AE6CB
	for <lists+amd-gfx@lfdr.de>; Thu, 24 Oct 2024 15:37:38 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 3E01110E945;
	Thu, 24 Oct 2024 13:37:37 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="mnhYJTiK";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pj1-f46.google.com (mail-pj1-f46.google.com
 [209.85.216.46])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 2124010E945
 for <amd-gfx@lists.freedesktop.org>; Thu, 24 Oct 2024 13:37:36 +0000 (UTC)
Received: by mail-pj1-f46.google.com with SMTP id
 98e67ed59e1d1-2e2ab5bbc01so150096a91.2
 for <amd-gfx@lists.freedesktop.org>; Thu, 24 Oct 2024 06:37:36 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1729777055; x=1730381855; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=f7dcSR1e0WWBFiuVcJvUm8Y4qOoJRQGjKbRTy7jVHx8=;
 b=mnhYJTiK6igRkpT38koCZJt1iqotPv2cKShzHgrUFx+m6uht6yFdKNAU0pbseokaYO
 TwQ38Od6ToAf8p+akj/YgXonvbNLCT2Et6s5nuq2lG/pOth6PqMQdwwuNr3AH7eogc4c
 eTUzhqC/CuaPJ8ucjgpiRqUqyFZB+asLm9cyGqgRht2jVujehFKwfFlQRPJpNDSl/HIu
 sx2bTbe+/QEaAwEislVAb3bj+SArGMB68LbcdRQK50d/gaq56kgBZ1PHc7tY+RMCxewM
 P1KAcjbtLt3yPGYn7neFP59uYo3R6CcmDa8fuiym4DW8iVmdqd5Q4l4IBq+VElbmZEWO
 nfBw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1729777055; x=1730381855;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=f7dcSR1e0WWBFiuVcJvUm8Y4qOoJRQGjKbRTy7jVHx8=;
 b=HrVxbk4liLtN09CsViT9e14w3bLDOdrd1VQzNPzndCyxJoPUnA90Ak2WS/Q6Yax+PH
 +yDThwBzdLJGfikV68AIEzlYZ3vo46GkFOjbOIC/X0gBKjTXaFXPQhoSjUJNLkqKYZd3
 s0W/OL+9rs8CqRhr/vNF1VdcaftTdB6io7rmiGNpcK6KRWOLA4ruw7275wFqyoA7zBER
 wiWkj407ElsWLsDzQeKzN2LhG+dRaBVhn6oZ5UDDuJguC3CfhvrKUDgmRyECCBNKj3nT
 a8M35t2pyYiV4lnbeqlOfI2EmNTeEQ4yxJVvIiuQRdSwNV8ad3F8bMSysiU32dm8Mba/
 rPCA==
X-Gm-Message-State: AOJu0YxCuhTclukUVcR2oI4tAIHw213yPRlPuHXKemM8C1Mqr4tG3F0M
 PRU0TJVL9A6P1MpMBAxBZ9nUAqlSoh2ayrTYpjNF+1ASKsnLm1FWdDOZg9cArxQKsw6EINkQpE+
 CabSC6O25VQYZBm73c1dVcSEwy3Q=
X-Google-Smtp-Source: AGHT+IG+mNTV/UDg+oATdXG8v8epwIIx9aW8RGU9fYgCnaTIH6+3E7mbtOwLBzZ5eYdL81juUSd7bRD4Dh7qfvdIGnw=
X-Received: by 2002:a17:90a:c918:b0:2e1:f0ee:f41 with SMTP id
 98e67ed59e1d1-2e76b5b7db1mr2787663a91.2.1729777055528; Thu, 24 Oct 2024
 06:37:35 -0700 (PDT)
MIME-Version: 1.0
References: <20241022021101.761054-1-shaoyun.liu@amd.com>
 <CADnq5_O_24Aw_EioG-Wrwg8ciiMfxBgEjgqAnxHMsMuFi0tL_A@mail.gmail.com>
In-Reply-To: <CADnq5_O_24Aw_EioG-Wrwg8ciiMfxBgEjgqAnxHMsMuFi0tL_A@mail.gmail.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Thu, 24 Oct 2024 09:37:24 -0400
Message-ID: <CADnq5_OgrYF_xZdbqxFLGk2RO2j8F_GTQca66wT10Wkh=Uta1w@mail.gmail.com>
Subject: Re: [PATCH] drm/amd : Update MES API header file for v11 & v12
To: Shaoyun Liu <shaoyun.liu@amd.com>
Cc: amd-gfx@lists.freedesktop.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On Thu, Oct 24, 2024 at 9:31=E2=80=AFAM Alex Deucher <alexdeucher@gmail.com=
> wrote:
>
> On Mon, Oct 21, 2024 at 10:11=E2=80=AFPM Shaoyun Liu <shaoyun.liu@amd.com=
> wrote:
> >
> > New features require the new fields defines
> >
> > Signed-off-by: Shaoyun Liu <shaoyun.liu@amd.com>
> > ---
> >  drivers/gpu/drm/amd/include/mes_v11_api_def.h | 32 ++++++++++++++++-
> >  drivers/gpu/drm/amd/include/mes_v12_api_def.h | 34 ++++++++++++++++++-
> >  2 files changed, 64 insertions(+), 2 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/amd/include/mes_v11_api_def.h b/drivers/gp=
u/drm/amd/include/mes_v11_api_def.h
> > index 21ceafce1f9b..663f368eb4f0 100644
> > --- a/drivers/gpu/drm/amd/include/mes_v11_api_def.h
> > +++ b/drivers/gpu/drm/amd/include/mes_v11_api_def.h
> > @@ -230,13 +230,23 @@ union MESAPI_SET_HW_RESOURCES {
> >                                 uint32_t disable_add_queue_wptr_mc_addr=
 : 1;
> >                                 uint32_t enable_mes_event_int_logging :=
 1;
> >                                 uint32_t enable_reg_active_poll : 1;
> > -                               uint32_t reserved       : 21;
> > +                               uint32_t use_disable_queue_in_legacy_uq=
_preemption : 1;
> > +                               uint32_t send_write_data : 1;
> > +                               uint32_t os_tdr_timeout_override : 1;
> > +                               uint32_t use_rs64mem_for_proc_gang_ctx =
: 1;
> > +                               uint32_t use_add_queue_unmap_flag_addr =
: 1;
> > +                               uint32_t enable_mes_sch_stb_log : 1;
> > +                               uint32_t limit_single_process : 1;
> > +                               uint32_t is_strix_tmz_wa_enabled  :1;
> > +                               uint32_t reserved : 13;
> >                         };
> >                         uint32_t        uint32_t_all;
> >                 };
> >                 uint32_t        oversubscription_timer;
> >                 uint64_t        doorbell_info;
> >                 uint64_t        event_intr_history_gpu_mc_ptr;
> > +               uint64_t        timestamp;
> > +               uint32_t        os_tdr_timeout_in_sec;
>
> Will this change break backwards compatibility?  It changes the size
> of the packet.

Nevermind, the packets are always of size API_FRAME_SIZE_IN_DWORDS.

Reviewed-by: Alex Deucher <alexander.deucher@amd.com>

Alex

>
> Alex
>
> >         };
> >
> >         uint32_t        max_dwords_in_api[API_FRAME_SIZE_IN_DWORDS];
> > @@ -563,6 +573,11 @@ enum MESAPI_MISC_OPCODE {
> >         MESAPI_MISC__READ_REG,
> >         MESAPI_MISC__WAIT_REG_MEM,
> >         MESAPI_MISC__SET_SHADER_DEBUGGER,
> > +       MESAPI_MISC__NOTIFY_WORK_ON_UNMAPPED_QUEUE,
> > +       MESAPI_MISC__NOTIFY_TO_UNMAP_PROCESSES,
> > +       MESAPI_MISC__CHANGE_CONFIG,
> > +       MESAPI_MISC__LAUNCH_CLEANER_SHADER,
> > +
> >         MESAPI_MISC__MAX,
> >  };
> >
> > @@ -617,6 +632,20 @@ struct SET_SHADER_DEBUGGER {
> >         uint32_t trap_en;
> >  };
> >
> > +struct CHANGE_CONFIG
> > +{
> > +    union
> > +    {
> > +        struct
> > +        {
> > +            uint32_t limit_single_process : 1;
> > +            uint32_t reserved : 31;
> > +        }bits;
> > +        uint32_t all;
> > +    }option;
> > +};
> > +
> > +
> >  union MESAPI__MISC {
> >         struct {
> >                 union MES_API_HEADER    header;
> > @@ -631,6 +660,7 @@ union MESAPI__MISC {
> >                         struct          WAIT_REG_MEM wait_reg_mem;
> >                         struct          SET_SHADER_DEBUGGER set_shader_=
debugger;
> >                         enum MES_AMD_PRIORITY_LEVEL queue_sch_level;
> > +                       struct          CHANGE_CONFIG change_config;
> >
> >                         uint32_t        data[MISC_DATA_MAX_SIZE_IN_DWOR=
DS];
> >                 };
> > diff --git a/drivers/gpu/drm/amd/include/mes_v12_api_def.h b/drivers/gp=
u/drm/amd/include/mes_v12_api_def.h
> > index 101e2fe962c6..62df832810ca 100644
> > --- a/drivers/gpu/drm/amd/include/mes_v12_api_def.h
> > +++ b/drivers/gpu/drm/amd/include/mes_v12_api_def.h
> > @@ -643,6 +643,10 @@ enum MESAPI_MISC_OPCODE {
> >         MESAPI_MISC__SET_SHADER_DEBUGGER,
> >         MESAPI_MISC__NOTIFY_WORK_ON_UNMAPPED_QUEUE,
> >         MESAPI_MISC__NOTIFY_TO_UNMAP_PROCESSES,
> > +       MESAPI_MISC__QUERY_HUNG_ENGINE_ID,
> > +       MESAPI_MISC__CHANGE_CONFIG,
> > +       MESAPI_MISC__LAUNCH_CLEANER_SHADER,
> > +       MESAPI_MISC__SETUP_MES_DBGEXT,
> >
> >         MESAPI_MISC__MAX,
> >  };
> > @@ -713,6 +717,34 @@ struct SET_GANG_SUBMIT {
> >         uint32_t slave_gang_context_array_index;
> >  };
> >
> > +enum MESAPI_MISC__CHANGE_CONFIG_OPTION
> > +{
> > +       MESAPI_MISC__CHANGE_CONFIG_OPTION_LIMIT_SINGLE_PROCESS =3D 0,
> > +       MESAPI_MISC__CHANGE_CONFIG_OPTION_ENABLE_HWS_LOGGING_BUFFER =3D=
 1,
> > +       MESAPI_MISC__CHANGE_CONFIG_OPTION_CHANGE_TDR_CONFIG    =3D 2,
> > +
> > +       MESAPI_MISC__CHANGE_CONFIG_OPTION_MAX =3D 0x1F
> > +};
> > +
> > +struct CHANGE_CONFIG
> > +{
> > +       enum MESAPI_MISC__CHANGE_CONFIG_OPTION opcode;
> > +       union {
> > +               struct  {
> > +                       uint32_t limit_single_process : 1;
> > +                       uint32_t enable_hws_logging_buffer : 1;
> > +                       uint32_t reserved : 30;
> > +               }bits;
> > +               uint32_t all;
> > +       } option;
> > +
> > +       struct {
> > +               uint32_t tdr_level;
> > +               uint32_t tdr_delay;
> > +       } tdr_config;
> > +};
> > +
> > +
> >  union MESAPI__MISC {
> >         struct {
> >                 union MES_API_HEADER    header;
> > @@ -726,7 +758,7 @@ union MESAPI__MISC {
> >                         struct WAIT_REG_MEM wait_reg_mem;
> >                         struct SET_SHADER_DEBUGGER set_shader_debugger;
> >                         enum MES_AMD_PRIORITY_LEVEL queue_sch_level;
> > -
> > +                       struct CHANGE_CONFIG change_config;
> >                         uint32_t data[MISC_DATA_MAX_SIZE_IN_DWORDS];
> >                 };
> >                 uint64_t                timestamp;
> > --
> > 2.34.1
> >
