<stg><name>infer_Pipeline_VITIS_LOOP_181_13</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc184

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc184:0 %i_8 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc184:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc184:2 %icmp_ln181 = icmp_eq  i8 %i_8, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc184:3 %add_ln181 = add i8 %i_8, i8 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc184:4 %br_ln181 = br i1 %icmp_ln181, void %for.inc184.split, void %for.inc.i105.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
for.inc184.split:0 %i_13_cast = zext i8 %i_8

]]></Node>
<StgValue><ssdm name="i_13_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc184.split:1 %speclooptripcount_ln181 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln181"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc184.split:2 %specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc184.split:3 %vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %i_13_cast

]]></Node>
<StgValue><ssdm name="vec_tmp_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc184.split:4 %store_ln182 = store i32 0, i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc184.split:5 %store_ln181 = store i8 %add_ln181, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
for.inc184.split:6 %br_ln181 = br void %for.inc184

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
for.inc.i105.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="vec_tmp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_tmp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="i" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="i" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="i" to="i_8" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="39" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="40" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="42" from="p_str" to="specpipeline_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="43" from="i_8" to="icmp_ln181" fromId="7" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="icmp_ln181" fromId="44" toId="9">
</dataflow>
<dataflow id="46" from="i_8" to="add_ln181" fromId="7" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="add_ln181" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="icmp_ln181" to="br_ln181" fromId="9" toId="11">
</dataflow>
<dataflow id="50" from="i_8" to="i_13_cast" fromId="7" toId="12">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln181" fromId="51" toId="13">
</dataflow>
<dataflow id="54" from="StgValue_53" to="speclooptripcount_ln181" fromId="53" toId="13">
</dataflow>
<dataflow id="55" from="StgValue_53" to="speclooptripcount_ln181" fromId="53" toId="13">
</dataflow>
<dataflow id="56" from="StgValue_53" to="speclooptripcount_ln181" fromId="53" toId="13">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopName" to="specloopname_ln181" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="empty_18" to="specloopname_ln181" fromId="59" toId="14">
</dataflow>
<dataflow id="61" from="vec_tmp" to="vec_tmp_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_62" to="vec_tmp_addr" fromId="62" toId="15">
</dataflow>
<dataflow id="64" from="i_13_cast" to="vec_tmp_addr" fromId="12" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln182" fromId="65" toId="16">
</dataflow>
<dataflow id="67" from="vec_tmp_addr" to="store_ln182" fromId="15" toId="16">
</dataflow>
<dataflow id="68" from="add_ln181" to="store_ln181" fromId="10" toId="17">
</dataflow>
<dataflow id="69" from="i" to="store_ln181" fromId="4" toId="17">
</dataflow>
<dataflow id="70" from="icmp_ln181" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
