<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MEM_MMRRAM_VBUSP_MMR_RAM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_DBG_MEM" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MEM_MMR__MMRRAM_VBUSP__MMR_RAM_DBG_MEM" offset="0x0" width="32" description="Warning: reading or writing this MMR during operation will corrupt processing resulting in bad output data and will result in error interrupt firing.   
diagnostic rd/wr access to embedded RAM, for possible purpose of debugging failures">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Adr range selects which RAM address to index.   (Wr or rd beyond populated RAM adr result in non productive cycles and rd returns zero)  " range="31 - 0" rwaccess="R/W"/>
	</register>
</module>