$date
        2019-Nov-28 14:24:56
$end
$version
        Vivado v2019.1.3 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 1 " pcie/design_1_i/myip_0_slv_reg0_1 $end
$var reg 1 # pcie/design_1_i/myip_0_slv_reg0_2 $end
$var reg 1 $ pcie/design_1_i/myip_0_slv_reg0_3 $end
$var reg 1 % pcie/design_1_i/myip_0_slv_reg0_4 $end
$var reg 1 & pcie/design_1_i/myip_0_slv_reg0_5 $end
$var reg 1 ' pcie/design_1_i/myip_0_slv_reg0_6 $end
$var reg 1 ( pcie/design_1_i/myip_0_slv_reg0_7 $end
$var reg 1 ) pcie/design_1_i/myip_0_slv_reg0_8 $end
$var reg 1 * pcie/design_1_i/myip_0_slv_reg0_9 $end
$var reg 1 + pcie/design_1_i/myip_0_slv_reg0_10 $end
$var reg 1 , pcie/design_1_i/myip_0_slv_reg0_11 $end
$var reg 1 - pcie/design_1_i/myip_0_slv_reg0_12 $end
$var reg 1 . pcie/design_1_i/myip_0_slv_reg0_13 $end
$var reg 1 / pcie/design_1_i/myip_0_slv_reg0_14 $end
$var reg 1 0 pcie/design_1_i/myip_0_slv_reg0_15 $end
$var reg 1 1 pcie/design_1_i/myip_0_slv_reg0_16 $end
$var reg 1 2 pcie/design_1_i/myip_0_slv_reg0_17 $end
$var reg 1 3 pcie/design_1_i/myip_0_slv_reg0_18 $end
$var reg 1 4 pcie/design_1_i/myip_0_slv_reg0_19 $end
$var reg 1 5 pcie/design_1_i/myip_0_slv_reg0_20 $end
$var reg 1 6 pcie/design_1_i/myip_0_slv_reg0_21 $end
$var reg 1 7 pcie/design_1_i/myip_0_slv_reg0_22 $end
$var reg 1 8 pcie/design_1_i/myip_0_slv_reg0_23 $end
$var reg 1 9 pcie/design_1_i/myip_0_slv_reg0_24 $end
$var reg 1 : pcie/design_1_i/myip_0_slv_reg0_25 $end
$var reg 1 ; pcie/design_1_i/myip_0_slv_reg0_26 $end
$var reg 1 < pcie/design_1_i/myip_0_slv_reg0_27 $end
$var reg 1 = pcie/design_1_i/myip_0_slv_reg0_28 $end
$var reg 1 > pcie/design_1_i/myip_0_slv_reg0_29 $end
$var reg 1 ? pcie/design_1_i/myip_0_slv_reg0_30 $end
$var reg 1 @ pcie/design_1_i/myip_0_slv_reg0_31 $end
$var reg 1 A pcie/design_1_i/myip_0_slv_reg0 $end
$var reg 1 B pcie/design_1_i/myip_0_slv_reg1_1 $end
$var reg 1 C pcie/design_1_i/myip_0_slv_reg1_2 $end
$var reg 1 D pcie/design_1_i/myip_0_slv_reg1_3 $end
$var reg 1 E pcie/design_1_i/myip_0_slv_reg1_4 $end
$var reg 1 F pcie/design_1_i/myip_0_slv_reg1_5 $end
$var reg 1 G pcie/design_1_i/myip_0_slv_reg1_6 $end
$var reg 1 H pcie/design_1_i/myip_0_slv_reg1_7 $end
$var reg 1 I pcie/design_1_i/myip_0_slv_reg1_8 $end
$var reg 1 J pcie/design_1_i/myip_0_slv_reg1_9 $end
$var reg 1 K pcie/design_1_i/myip_0_slv_reg1_10 $end
$var reg 1 L pcie/design_1_i/myip_0_slv_reg1_11 $end
$var reg 1 M pcie/design_1_i/myip_0_slv_reg1_12 $end
$var reg 1 N pcie/design_1_i/myip_0_slv_reg1_13 $end
$var reg 1 O pcie/design_1_i/myip_0_slv_reg1_14 $end
$var reg 1 P pcie/design_1_i/myip_0_slv_reg1_15 $end
$var reg 1 Q pcie/design_1_i/myip_0_slv_reg1_16 $end
$var reg 1 R pcie/design_1_i/myip_0_slv_reg1_17 $end
$var reg 1 S pcie/design_1_i/myip_0_slv_reg1_18 $end
$var reg 1 T pcie/design_1_i/myip_0_slv_reg1_19 $end
$var reg 1 U pcie/design_1_i/myip_0_slv_reg1_20 $end
$var reg 1 V pcie/design_1_i/myip_0_slv_reg1_21 $end
$var reg 1 W pcie/design_1_i/myip_0_slv_reg1_22 $end
$var reg 1 X pcie/design_1_i/myip_0_slv_reg1_23 $end
$var reg 1 Y pcie/design_1_i/myip_0_slv_reg1_24 $end
$var reg 1 Z pcie/design_1_i/myip_0_slv_reg1_25 $end
$var reg 1 [ pcie/design_1_i/myip_0_slv_reg1_26 $end
$var reg 1 \ pcie/design_1_i/myip_0_slv_reg1_27 $end
$var reg 1 ] pcie/design_1_i/myip_0_slv_reg1_28 $end
$var reg 1 ^ pcie/design_1_i/myip_0_slv_reg1_29 $end
$var reg 1 _ pcie/design_1_i/myip_0_slv_reg1_30 $end
$var reg 1 ` pcie/design_1_i/myip_0_slv_reg1_31 $end
$var reg 1 a pcie/design_1_i/myip_0_slv_reg1 $end
$var reg 1 b _TRIGGER $end
$var reg 1 c _WINDOW $end
$var reg 1 d _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
$end
#512
1b
