Analysis & Synthesis report for pr_ov7670_1
Sun Apr 30 17:38:02 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state
 11. State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state
 12. State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state
 13. State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state
 14. State Machine - |pr_ov7670_1|fsm_global:fsm_global_0|glob_cs
 15. State Machine - |pr_ov7670_1|sdram_cntr:sdram_cntr_0|cs
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component
 23. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated
 24. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p
 25. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p
 26. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram
 27. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp
 28. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp
 29. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 30. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 31. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_brp
 32. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_bwp
 33. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 34. Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 35. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component
 36. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated
 37. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p
 38. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p
 39. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram
 40. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp
 41. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp
 42. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 43. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
 44. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_brp
 45. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_bwp
 46. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 47. Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 48. Parameter Settings for User Entity Instance: pll_for_sdram:pll_for_sdram_0|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component
 50. Parameter Settings for User Entity Instance: hvsync:hvsync_0
 51. Parameter Settings for User Entity Instance: hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: hvsync:hvsync_0|delay_rg:delay_rg_0
 53. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0
 54. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1
 55. Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1
 56. altpll Parameter Settings by Entity Instance
 57. dcfifo Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "fsm_global:fsm_global_0"
 59. Port Connectivity Checks: "hvsync:hvsync_0|fif0_1024x16:input_fifo"
 60. Port Connectivity Checks: "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo"
 61. Port Connectivity Checks: "pll_for_sdram:pll_for_sdram_0"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 30 17:38:02 2023       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; pr_ov7670_1                                 ;
; Top-level Entity Name              ; pr_ov7670_1                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 914                                         ;
;     Total combinational functions  ; 705                                         ;
;     Dedicated logic registers      ; 563                                         ;
; Total registers                    ; 563                                         ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 28,672                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; pr_ov7670_1        ; pr_ov7670_1        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; pr_ov7670_1.v                    ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v                                  ;         ;
; cam_wrp.v                        ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/cam_wrp.v                                      ;         ;
; fsm_global.v                     ; yes             ; User SystemVerilog HDL File  ; C:/FPGA/Masters/pr_ov7670_1/fsm_global.v                                   ;         ;
; sdram_cntr.v                     ; yes             ; User SystemVerilog HDL File  ; C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v                                   ;         ;
; hvsync.v                         ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/hvsync.v                                       ;         ;
; delay_rg.v                       ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/delay_rg.v                                     ;         ;
; camera_configure.v               ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/camera_configure.v                             ;         ;
; OV7670_config.v                  ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/OV7670_config.v                                ;         ;
; OV7670_config_rom.v              ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/OV7670_config_rom.v                            ;         ;
; SCCB_interface.v                 ; yes             ; User Verilog HDL File        ; C:/FPGA/Masters/pr_ov7670_1/SCCB_interface.v                               ;         ;
; fif0_1024x16.v                   ; yes             ; User Wizard-Generated File   ; C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v                                 ;         ;
; pll_for_sdram.v                  ; yes             ; User Wizard-Generated File   ; C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v                                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_for_sdram_altpll.v        ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/pll_for_sdram_altpll.v                      ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_ijk1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf                             ;         ;
; db/a_gray2bin_tsa.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/a_gray2bin_tsa.tdf                          ;         ;
; db/a_graycounter_sh6.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_sh6.tdf                       ;         ;
; db/a_graycounter_ovb.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_ovb.tdf                       ;         ;
; db/altsyncram_uc61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf                         ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_pe9.tdf                             ;         ;
; db/alt_synch_pipe_9pl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_9pl.tdf                      ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_qe9.tdf                             ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_apl.tdf                      ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_re9.tdf                             ;         ;
; db/cmpr_ei5.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Masters/pr_ov7670_1/db/cmpr_ei5.tdf                                ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 914                                                                                                        ;
;                                             ;                                                                                                            ;
; Total combinational functions               ; 705                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                            ;
;     -- 4 input functions                    ; 353                                                                                                        ;
;     -- 3 input functions                    ; 152                                                                                                        ;
;     -- <=2 input functions                  ; 200                                                                                                        ;
;                                             ;                                                                                                            ;
; Logic elements by mode                      ;                                                                                                            ;
;     -- normal mode                          ; 567                                                                                                        ;
;     -- arithmetic mode                      ; 138                                                                                                        ;
;                                             ;                                                                                                            ;
; Total registers                             ; 563                                                                                                        ;
;     -- Dedicated logic registers            ; 563                                                                                                        ;
;     -- I/O registers                        ; 0                                                                                                          ;
;                                             ;                                                                                                            ;
; I/O pins                                    ; 71                                                                                                         ;
; Total memory bits                           ; 28672                                                                                                      ;
;                                             ;                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                          ;
;                                             ;                                                                                                            ;
; Total PLLs                                  ; 1                                                                                                          ;
;     -- PLLs                                 ; 1                                                                                                          ;
;                                             ;                                                                                                            ;
; Maximum fan-out node                        ; pll_for_sdram:pll_for_sdram_0|altpll:altpll_component|pll_for_sdram_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 502                                                                                                        ;
; Total fan-out                               ; 4895                                                                                                       ;
; Average fan-out                             ; 3.36                                                                                                       ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                        ; Entity Name          ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |pr_ov7670_1                                     ; 705 (3)             ; 563 (3)                   ; 28672       ; 0          ; 0            ; 0       ; 0         ; 71   ; 0            ; 0          ; |pr_ov7670_1                                                                                                                                               ; pr_ov7670_1          ; work         ;
;    |cam_wrp:cam_wrp_0|                           ; 98 (1)              ; 145 (18)                  ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0                                                                                                                             ; cam_wrp              ; work         ;
;       |fif0_1024x16:input_fifo|                  ; 97 (0)              ; 127 (0)                   ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo                                                                                                     ; fif0_1024x16         ; work         ;
;          |dcfifo:dcfifo_component|               ; 97 (0)              ; 127 (0)                   ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component                                                                             ; dcfifo               ; work         ;
;             |dcfifo_ijk1:auto_generated|         ; 97 (15)             ; 127 (33)                  ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated                                                  ; dcfifo_ijk1          ; work         ;
;                |a_gray2bin_tsa:rdptr_g_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin                  ; a_gray2bin_tsa       ; work         ;
;                |a_gray2bin_tsa:rs_dgwp_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin                  ; a_gray2bin_tsa       ; work         ;
;                |a_graycounter_ovb:wrptr_g1p|     ; 25 (25)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p                      ; a_graycounter_ovb    ; work         ;
;                |a_graycounter_sh6:rdptr_g1p|     ; 23 (23)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p                      ; a_graycounter_sh6    ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                       ; alt_synch_pipe_9pl   ; work         ;
;                   |dffpipe_qe9:dffpipe13|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ; dffpipe_qe9          ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp                       ; alt_synch_pipe_apl   ; work         ;
;                   |dffpipe_re9:dffpipe16|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ; dffpipe_re9          ; work         ;
;                |altsyncram_uc61:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram                         ; altsyncram_uc61      ; work         ;
;                |cmpr_ei5:rdempty_eq_comp|        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:rdempty_eq_comp                         ; cmpr_ei5             ; work         ;
;                |cmpr_ei5:wrfull_eq_comp|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:wrfull_eq_comp                          ; cmpr_ei5             ; work         ;
;                |dffpipe_pe9:rs_brp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp                               ; dffpipe_pe9          ; work         ;
;                |dffpipe_pe9:rs_bwp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp                               ; dffpipe_pe9          ; work         ;
;    |camera_configure:camera_configure_0|         ; 311 (0)             ; 165 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|camera_configure:camera_configure_0                                                                                                           ; camera_configure     ; work         ;
;       |OV7670_config:config_1|                   ; 116 (116)           ; 62 (62)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1                                                                                    ; OV7670_config        ; work         ;
;       |OV7670_config_rom:rom1|                   ; 66 (66)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config_rom:rom1                                                                                    ; OV7670_config_rom    ; work         ;
;       |SCCB_interface:SCCB1|                     ; 129 (129)           ; 87 (87)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1                                                                                      ; SCCB_interface       ; work         ;
;    |fsm_global:fsm_global_0|                     ; 18 (18)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|fsm_global:fsm_global_0                                                                                                                       ; fsm_global           ; work         ;
;    |hvsync:hvsync_0|                             ; 154 (56)            ; 171 (40)                  ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0                                                                                                                               ; hvsync               ; work         ;
;       |delay_rg:delay_rg_0|                      ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|delay_rg:delay_rg_0                                                                                                           ; delay_rg             ; work         ;
;       |fif0_1024x16:input_fifo|                  ; 98 (0)              ; 127 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo                                                                                                       ; fif0_1024x16         ; work         ;
;          |dcfifo:dcfifo_component|               ; 98 (0)              ; 127 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component                                                                               ; dcfifo               ; work         ;
;             |dcfifo_ijk1:auto_generated|         ; 98 (19)             ; 127 (33)                  ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated                                                    ; dcfifo_ijk1          ; work         ;
;                |a_gray2bin_tsa:rdptr_g_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin                    ; a_gray2bin_tsa       ; work         ;
;                |a_gray2bin_tsa:rs_dgwp_gray2bin| ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin                    ; a_gray2bin_tsa       ; work         ;
;                |a_graycounter_ovb:wrptr_g1p|     ; 21 (21)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p                        ; a_graycounter_ovb    ; work         ;
;                |a_graycounter_sh6:rdptr_g1p|     ; 26 (26)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p                        ; a_graycounter_sh6    ; work         ;
;                |alt_synch_pipe_9pl:rs_dgwp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                         ; alt_synch_pipe_9pl   ; work         ;
;                   |dffpipe_qe9:dffpipe13|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13   ; dffpipe_qe9          ; work         ;
;                |alt_synch_pipe_apl:ws_dgrp|      ; 0 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp                         ; alt_synch_pipe_apl   ; work         ;
;                   |dffpipe_re9:dffpipe16|        ; 0 (0)               ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16   ; dffpipe_re9          ; work         ;
;                |altsyncram_uc61:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram                           ; altsyncram_uc61      ; work         ;
;                |cmpr_ei5:rdempty_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:rdempty_eq_comp                           ; cmpr_ei5             ; work         ;
;                |cmpr_ei5:wrfull_eq_comp|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:wrfull_eq_comp                            ; cmpr_ei5             ; work         ;
;                |dffpipe_pe9:rs_brp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp                                 ; dffpipe_pe9          ; work         ;
;                |dffpipe_pe9:rs_bwp|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp                                 ; dffpipe_pe9          ; work         ;
;    |pll_for_sdram:pll_for_sdram_0|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|pll_for_sdram:pll_for_sdram_0                                                                                                                 ; pll_for_sdram        ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|pll_for_sdram:pll_for_sdram_0|altpll:altpll_component                                                                                         ; altpll               ; work         ;
;          |pll_for_sdram_altpll:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|pll_for_sdram:pll_for_sdram_0|altpll:altpll_component|pll_for_sdram_altpll:auto_generated                                                     ; pll_for_sdram_altpll ; work         ;
;    |sdram_cntr:sdram_cntr_0|                     ; 121 (121)           ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0                                                                                                                       ; sdram_cntr           ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 21.1    ; N/A          ; N/A          ; |pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo ; fif0_1024x16.v  ;
; Altera ; FIFO         ; 21.1    ; N/A          ; N/A          ; |pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo   ; fif0_1024x16.v  ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |pr_ov7670_1|pll_for_sdram:pll_for_sdram_0             ; pll_for_sdram.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state                                                                                                                                                                                                                                ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; Name                              ; FSM_return_state.FSM_DONE ; FSM_return_state.FSM_END_SIGNAL_4 ; FSM_return_state.FSM_END_SIGNAL_3 ; FSM_return_state.FSM_END_SIGNAL_2 ; FSM_return_state.FSM_TX_BYTE_4 ; FSM_return_state.FSM_TX_BYTE_3 ; FSM_return_state.FSM_TX_BYTE_2 ; FSM_return_state.FSM_LOAD_BYTE ; FSM_return_state.0000 ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+
; FSM_return_state.0000             ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 0                     ;
; FSM_return_state.FSM_LOAD_BYTE    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 1                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_2    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 1                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_3    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 1                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_TX_BYTE_4    ; 0                         ; 0                                 ; 0                                 ; 0                                 ; 1                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_2 ; 0                         ; 0                                 ; 0                                 ; 1                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_3 ; 0                         ; 0                                 ; 1                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_END_SIGNAL_4 ; 0                         ; 1                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
; FSM_return_state.FSM_DONE         ; 1                         ; 0                                 ; 0                                 ; 0                                 ; 0                              ; 0                              ; 0                              ; 0                              ; 1                     ;
+-----------------------------------+---------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state                                                                                                                                                                                                                                                                           ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; Name                       ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_END_SIGNAL_4 ; FSM_state.FSM_END_SIGNAL_3 ; FSM_state.FSM_END_SIGNAL_2 ; FSM_state.FSM_END_SIGNAL_1 ; FSM_state.FSM_TX_BYTE_4 ; FSM_state.FSM_TX_BYTE_3 ; FSM_state.FSM_TX_BYTE_2 ; FSM_state.FSM_TX_BYTE_1 ; FSM_state.FSM_LOAD_BYTE ; FSM_state.FSM_START_SIGNAL ; FSM_state.0000 ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+
; FSM_state.0000             ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 0              ;
; FSM_state.FSM_START_SIGNAL ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                          ; 1              ;
; FSM_state.FSM_LOAD_BYTE    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_1    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_2    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_3    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TX_BYTE_4    ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_1 ; 0                   ; 0                  ; 0                          ; 0                          ; 0                          ; 1                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_2 ; 0                   ; 0                  ; 0                          ; 0                          ; 1                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_3 ; 0                   ; 0                  ; 0                          ; 1                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_END_SIGNAL_4 ; 0                   ; 0                  ; 1                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_DONE         ; 0                   ; 1                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
; FSM_state.FSM_TIMER        ; 1                   ; 0                  ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                          ; 1              ;
+----------------------------+---------------------+--------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+----------------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state ;
+----------------------------------------------------------------------------------------------------------+
; Name                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+
; FSM_return_state.FSM_SEND_CMD                                                                            ;
+----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state               ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; Name                   ; FSM_state.FSM_TIMER ; FSM_state.FSM_DONE ; FSM_state.FSM_SEND_CMD ; FSM_state.FSM_IDLE ;
+------------------------+---------------------+--------------------+------------------------+--------------------+
; FSM_state.FSM_IDLE     ; 0                   ; 0                  ; 0                      ; 0                  ;
; FSM_state.FSM_SEND_CMD ; 0                   ; 0                  ; 1                      ; 1                  ;
; FSM_state.FSM_DONE     ; 0                   ; 1                  ; 0                      ; 1                  ;
; FSM_state.FSM_TIMER    ; 1                   ; 0                  ; 0                      ; 1                  ;
+------------------------+---------------------+--------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |pr_ov7670_1|fsm_global:fsm_global_0|glob_cs                        ;
+-----------------+---------------+-----------------+-----------------+---------------+
; Name            ; glob_cs.s1_rd ; glob_cs.s1_wait ; glob_cs.s1_idle ; glob_cs.s1_wr ;
+-----------------+---------------+-----------------+-----------------+---------------+
; glob_cs.s1_idle ; 0             ; 0               ; 0               ; 0             ;
; glob_cs.s1_wait ; 0             ; 1               ; 1               ; 0             ;
; glob_cs.s1_rd   ; 1             ; 0               ; 1               ; 0             ;
; glob_cs.s1_wr   ; 0             ; 0               ; 1               ; 1             ;
+-----------------+---------------+-----------------+-----------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pr_ov7670_1|sdram_cntr:sdram_cntr_0|cs                                                                                 ;
+------------+-----------+------------+------------+-----------+------------+------------+-----------+-----------+-----------+------------+
; Name       ; cs.s0_Trp ; cs.s0_Trcd ; cs.s0_PALL ; cs.s0_PRE ; cs.s0_WRIT ; cs.s0_READ ; cs.s0_ACT ; cs.s0_MRS ; cs.s0_NOP ; cs.s0_idle ;
+------------+-----------+------------+------------+-----------+------------+------------+-----------+-----------+-----------+------------+
; cs.s0_idle ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 0          ;
; cs.s0_NOP  ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 1         ; 1          ;
; cs.s0_MRS  ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 1         ; 0         ; 1          ;
; cs.s0_ACT  ; 0         ; 0          ; 0          ; 0         ; 0          ; 0          ; 1         ; 0         ; 0         ; 1          ;
; cs.s0_READ ; 0         ; 0          ; 0          ; 0         ; 0          ; 1          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_WRIT ; 0         ; 0          ; 0          ; 0         ; 1          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_PRE  ; 0         ; 0          ; 0          ; 1         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_PALL ; 0         ; 0          ; 1          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_Trcd ; 0         ; 1          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
; cs.s0_Trp  ; 1         ; 0          ; 0          ; 0         ; 0          ; 0          ; 0         ; 0         ; 0         ; 1          ;
+------------+-----------+------------+------------+-----------+------------+------------+-----------+-----------+-----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]   ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10]   ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]   ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10]   ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]    ; yes                                                              ; yes                                        ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]    ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                                                 ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                               ; Reason for Removal                          ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; sdram_cntr:sdram_cntr_0|Cke                                                                                                 ; Stuck at VCC due to stuck port data_in      ;
; sdram_cntr:sdram_cntr_0|ba[1]                                                                                               ; Stuck at GND due to stuck port data_in      ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10]   ; Lost fanout                                 ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10]   ; Lost fanout                                 ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                 ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                 ;
; sdram_cntr:sdram_cntr_0|cnt_mrs[0,1]                                                                                        ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~2                                                 ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~3                                                 ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~4                                                 ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state~5                                                 ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~24                                                       ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~25                                                       ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~26                                                       ; Lost fanout                                 ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state~27                                                       ; Lost fanout                                 ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~3                                               ; Lost fanout                                 ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~4                                               ; Lost fanout                                 ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_return_state~5                                               ; Lost fanout                                 ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~6                                                      ; Lost fanout                                 ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~7                                                      ; Lost fanout                                 ;
; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state~8                                                      ; Lost fanout                                 ;
; fsm_global:fsm_global_0|glob_cs~4                                                                                           ; Lost fanout                                 ;
; fsm_global:fsm_global_0|glob_cs~5                                                                                           ; Lost fanout                                 ;
; sdram_cntr:sdram_cntr_0|cs~4                                                                                                ; Lost fanout                                 ;
; sdram_cntr:sdram_cntr_0|cs~5                                                                                                ; Lost fanout                                 ;
; sdram_cntr:sdram_cntr_0|cs~6                                                                                                ; Lost fanout                                 ;
; sdram_cntr:sdram_cntr_0|cs~7                                                                                                ; Lost fanout                                 ;
; fsm_global:fsm_global_0|glob_cs.s1_rd                                                                                       ; Lost fanout                                 ;
; sdram_cntr:sdram_cntr_0|bank_rd                                                                                             ; Merged with sdram_cntr:sdram_cntr_0|bank_wr ;
; Total Number of Removed Registers = 30                                                                                      ;                                             ;
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+------------------------------------+--------------------+----------------------------------------+
; Register name                      ; Reason for Removal ; Registers Removed due to This Register ;
+------------------------------------+--------------------+----------------------------------------+
; sdram_cntr:sdram_cntr_0|cnt_mrs[1] ; Lost Fanouts       ; sdram_cntr:sdram_cntr_0|cnt_mrs[0]     ;
; fsm_global:fsm_global_0|glob_cs~5  ; Lost Fanouts       ; fsm_global:fsm_global_0|glob_cs.s1_rd  ;
+------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 563   ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 370   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 184   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_cntr:sdram_cntr_0|cs_n                                                                                                        ; 1       ;
; sdram_cntr:sdram_cntr_0|ras_n                                                                                                       ; 1       ;
; sdram_cntr:sdram_cntr_0|cas_n                                                                                                       ; 1       ;
; sdram_cntr:sdram_cntr_0|we_n                                                                                                        ; 1       ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p|counter5a0   ; 8       ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p|counter8a0   ; 6       ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p|parity6      ; 5       ;
; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                      ; 6       ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p|counter5a0 ; 7       ;
; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p|parity9      ; 4       ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p|counter8a0 ; 7       ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p|parity6    ; 4       ;
; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 13                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|cur_addr_rd[7]                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|cur_addr_wr[3]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|cnt_mem_page[1]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|cnt_burst[4]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]   ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|sd_addr[8]                                    ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|we_n                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|ns                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pr_ov7670_1|sdram_cntr:sdram_cntr_0|ns                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1|Selector36 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |pr_ov7670_1|fsm_global:fsm_global_0|Selector3                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------+
; Assignment                      ; Value ; From ; To                                    ;
+---------------------------------+-------+------+---------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                     ;
+---------------------------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                    ;
+---------------------------------------+-------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_for_sdram:pll_for_sdram_0|altpll:altpll_component ;
+-------------------------------+---------------------------------+----------------------------------+
; Parameter Name                ; Value                           ; Type                             ;
+-------------------------------+---------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                          ;
; PLL_TYPE                      ; AUTO                            ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_for_sdram ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                          ;
; LOCK_HIGH                     ; 1                               ; Untyped                          ;
; LOCK_LOW                      ; 1                               ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                          ;
; SKIP_VCO                      ; OFF                             ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                          ;
; BANDWIDTH                     ; 0                               ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                          ;
; DOWN_SPREAD                   ; 0                               ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 2                               ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                               ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 1                               ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                          ;
; DPA_DIVIDER                   ; 0                               ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                          ;
; VCO_MIN                       ; 0                               ; Untyped                          ;
; VCO_MAX                       ; 0                               ; Untyped                          ;
; VCO_CENTER                    ; 0                               ; Untyped                          ;
; PFD_MIN                       ; 0                               ; Untyped                          ;
; PFD_MAX                       ; 0                               ; Untyped                          ;
; M_INITIAL                     ; 0                               ; Untyped                          ;
; M                             ; 0                               ; Untyped                          ;
; N                             ; 1                               ; Untyped                          ;
; M2                            ; 1                               ; Untyped                          ;
; N2                            ; 1                               ; Untyped                          ;
; SS                            ; 1                               ; Untyped                          ;
; C0_HIGH                       ; 0                               ; Untyped                          ;
; C1_HIGH                       ; 0                               ; Untyped                          ;
; C2_HIGH                       ; 0                               ; Untyped                          ;
; C3_HIGH                       ; 0                               ; Untyped                          ;
; C4_HIGH                       ; 0                               ; Untyped                          ;
; C5_HIGH                       ; 0                               ; Untyped                          ;
; C6_HIGH                       ; 0                               ; Untyped                          ;
; C7_HIGH                       ; 0                               ; Untyped                          ;
; C8_HIGH                       ; 0                               ; Untyped                          ;
; C9_HIGH                       ; 0                               ; Untyped                          ;
; C0_LOW                        ; 0                               ; Untyped                          ;
; C1_LOW                        ; 0                               ; Untyped                          ;
; C2_LOW                        ; 0                               ; Untyped                          ;
; C3_LOW                        ; 0                               ; Untyped                          ;
; C4_LOW                        ; 0                               ; Untyped                          ;
; C5_LOW                        ; 0                               ; Untyped                          ;
; C6_LOW                        ; 0                               ; Untyped                          ;
; C7_LOW                        ; 0                               ; Untyped                          ;
; C8_LOW                        ; 0                               ; Untyped                          ;
; C9_LOW                        ; 0                               ; Untyped                          ;
; C0_INITIAL                    ; 0                               ; Untyped                          ;
; C1_INITIAL                    ; 0                               ; Untyped                          ;
; C2_INITIAL                    ; 0                               ; Untyped                          ;
; C3_INITIAL                    ; 0                               ; Untyped                          ;
; C4_INITIAL                    ; 0                               ; Untyped                          ;
; C5_INITIAL                    ; 0                               ; Untyped                          ;
; C6_INITIAL                    ; 0                               ; Untyped                          ;
; C7_INITIAL                    ; 0                               ; Untyped                          ;
; C8_INITIAL                    ; 0                               ; Untyped                          ;
; C9_INITIAL                    ; 0                               ; Untyped                          ;
; C0_MODE                       ; BYPASS                          ; Untyped                          ;
; C1_MODE                       ; BYPASS                          ; Untyped                          ;
; C2_MODE                       ; BYPASS                          ; Untyped                          ;
; C3_MODE                       ; BYPASS                          ; Untyped                          ;
; C4_MODE                       ; BYPASS                          ; Untyped                          ;
; C5_MODE                       ; BYPASS                          ; Untyped                          ;
; C6_MODE                       ; BYPASS                          ; Untyped                          ;
; C7_MODE                       ; BYPASS                          ; Untyped                          ;
; C8_MODE                       ; BYPASS                          ; Untyped                          ;
; C9_MODE                       ; BYPASS                          ; Untyped                          ;
; C0_PH                         ; 0                               ; Untyped                          ;
; C1_PH                         ; 0                               ; Untyped                          ;
; C2_PH                         ; 0                               ; Untyped                          ;
; C3_PH                         ; 0                               ; Untyped                          ;
; C4_PH                         ; 0                               ; Untyped                          ;
; C5_PH                         ; 0                               ; Untyped                          ;
; C6_PH                         ; 0                               ; Untyped                          ;
; C7_PH                         ; 0                               ; Untyped                          ;
; C8_PH                         ; 0                               ; Untyped                          ;
; C9_PH                         ; 0                               ; Untyped                          ;
; L0_HIGH                       ; 1                               ; Untyped                          ;
; L1_HIGH                       ; 1                               ; Untyped                          ;
; G0_HIGH                       ; 1                               ; Untyped                          ;
; G1_HIGH                       ; 1                               ; Untyped                          ;
; G2_HIGH                       ; 1                               ; Untyped                          ;
; G3_HIGH                       ; 1                               ; Untyped                          ;
; E0_HIGH                       ; 1                               ; Untyped                          ;
; E1_HIGH                       ; 1                               ; Untyped                          ;
; E2_HIGH                       ; 1                               ; Untyped                          ;
; E3_HIGH                       ; 1                               ; Untyped                          ;
; L0_LOW                        ; 1                               ; Untyped                          ;
; L1_LOW                        ; 1                               ; Untyped                          ;
; G0_LOW                        ; 1                               ; Untyped                          ;
; G1_LOW                        ; 1                               ; Untyped                          ;
; G2_LOW                        ; 1                               ; Untyped                          ;
; G3_LOW                        ; 1                               ; Untyped                          ;
; E0_LOW                        ; 1                               ; Untyped                          ;
; E1_LOW                        ; 1                               ; Untyped                          ;
; E2_LOW                        ; 1                               ; Untyped                          ;
; E3_LOW                        ; 1                               ; Untyped                          ;
; L0_INITIAL                    ; 1                               ; Untyped                          ;
; L1_INITIAL                    ; 1                               ; Untyped                          ;
; G0_INITIAL                    ; 1                               ; Untyped                          ;
; G1_INITIAL                    ; 1                               ; Untyped                          ;
; G2_INITIAL                    ; 1                               ; Untyped                          ;
; G3_INITIAL                    ; 1                               ; Untyped                          ;
; E0_INITIAL                    ; 1                               ; Untyped                          ;
; E1_INITIAL                    ; 1                               ; Untyped                          ;
; E2_INITIAL                    ; 1                               ; Untyped                          ;
; E3_INITIAL                    ; 1                               ; Untyped                          ;
; L0_MODE                       ; BYPASS                          ; Untyped                          ;
; L1_MODE                       ; BYPASS                          ; Untyped                          ;
; G0_MODE                       ; BYPASS                          ; Untyped                          ;
; G1_MODE                       ; BYPASS                          ; Untyped                          ;
; G2_MODE                       ; BYPASS                          ; Untyped                          ;
; G3_MODE                       ; BYPASS                          ; Untyped                          ;
; E0_MODE                       ; BYPASS                          ; Untyped                          ;
; E1_MODE                       ; BYPASS                          ; Untyped                          ;
; E2_MODE                       ; BYPASS                          ; Untyped                          ;
; E3_MODE                       ; BYPASS                          ; Untyped                          ;
; L0_PH                         ; 0                               ; Untyped                          ;
; L1_PH                         ; 0                               ; Untyped                          ;
; G0_PH                         ; 0                               ; Untyped                          ;
; G1_PH                         ; 0                               ; Untyped                          ;
; G2_PH                         ; 0                               ; Untyped                          ;
; G3_PH                         ; 0                               ; Untyped                          ;
; E0_PH                         ; 0                               ; Untyped                          ;
; E1_PH                         ; 0                               ; Untyped                          ;
; E2_PH                         ; 0                               ; Untyped                          ;
; E3_PH                         ; 0                               ; Untyped                          ;
; M_PH                          ; 0                               ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                          ;
; CLK0_COUNTER                  ; G0                              ; Untyped                          ;
; CLK1_COUNTER                  ; G0                              ; Untyped                          ;
; CLK2_COUNTER                  ; G0                              ; Untyped                          ;
; CLK3_COUNTER                  ; G0                              ; Untyped                          ;
; CLK4_COUNTER                  ; G0                              ; Untyped                          ;
; CLK5_COUNTER                  ; G0                              ; Untyped                          ;
; CLK6_COUNTER                  ; E0                              ; Untyped                          ;
; CLK7_COUNTER                  ; E1                              ; Untyped                          ;
; CLK8_COUNTER                  ; E2                              ; Untyped                          ;
; CLK9_COUNTER                  ; E3                              ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                          ;
; M_TIME_DELAY                  ; 0                               ; Untyped                          ;
; N_TIME_DELAY                  ; 0                               ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                          ;
; VCO_POST_SCALE                ; 0                               ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                          ;
; CBXI_PARAMETER                ; pll_for_sdram_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                          ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                   ;
+-------------------------------+---------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_ijk1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hvsync:hvsync_0 ;
+------------------+-------+-----------------------------------+
; Parameter Name   ; Value ; Type                              ;
+------------------+-------+-----------------------------------+
; horz_front_porch ; 16    ; Signed Integer                    ;
; horz_sync        ; 96    ; Signed Integer                    ;
; horz_back_porch  ; 48    ; Signed Integer                    ;
; horz_addr_time   ; 640   ; Signed Integer                    ;
; vert_front_porch ; 10    ; Signed Integer                    ;
; vert_sync        ; 2     ; Signed Integer                    ;
; vert_back_porch  ; 33    ; Signed Integer                    ;
; vert_addr_time   ; 480   ; Signed Integer                    ;
+------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                              ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                       ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                              ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                              ;
; CBXI_PARAMETER          ; dcfifo_ijk1 ; Untyped                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hvsync:hvsync_0|delay_rg:delay_rg_0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; W              ; 2     ; Signed Integer                                          ;
; D              ; 2     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0 ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                       ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|OV7670_config:config_1 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                              ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_configure:camera_configure_0|SCCB_interface:SCCB1 ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                            ;
; SCCB_FREQ      ; 100000   ; Signed Integer                                                            ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; pll_for_sdram:pll_for_sdram_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 2                                                                 ;
; Entity Instance            ; cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 1024                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
; Entity Instance            ; hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 16                                                                ;
;     -- LPM_NUMWORDS        ; 1024                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                               ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_global:fsm_global_0"                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_input_fifo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hvsync:hvsync_0|fif0_1024x16:input_fifo"                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdempty   ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrfull    ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrusedw   ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo" ;
+---------+--------+----------+-----------------------------------------+
; Port    ; Type   ; Severity ; Details                                 ;
+---------+--------+----------+-----------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                  ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                  ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                  ;
+---------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_for_sdram:pll_for_sdram_0"                                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 563                         ;
;     CLR               ; 265                         ;
;     ENA               ; 47                          ;
;     ENA CLR           ; 81                          ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA SCLR          ; 25                          ;
;     ENA SLD           ; 7                           ;
;     SCLR              ; 24                          ;
;     plain             ; 90                          ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 712                         ;
;     arith             ; 138                         ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 19                          ;
;     normal            ; 574                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 353                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Apr 30 17:37:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pr_ov7670_1 -c pr_ov7670_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pr_ov7670_1.v
    Info (12023): Found entity 1: pr_ov7670_1 File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cam_wrp.v
    Info (12023): Found entity 1: cam_wrp File: C:/FPGA/Masters/pr_ov7670_1/cam_wrp.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fsm_global.v
    Info (12023): Found entity 1: fsm_global File: C:/FPGA/Masters/pr_ov7670_1/fsm_global.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sdram_cntr.v
    Info (12023): Found entity 1: sdram_cntr File: C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hvsync.v
    Info (12023): Found entity 1: hvsync File: C:/FPGA/Masters/pr_ov7670_1/hvsync.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file delay_rg.v
    Info (12023): Found entity 1: delay_rg File: C:/FPGA/Masters/pr_ov7670_1/delay_rg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file camera_configure.v
    Info (12023): Found entity 1: camera_configure File: C:/FPGA/Masters/pr_ov7670_1/camera_configure.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file camera_read.v
    Info (12023): Found entity 1: camera_read File: C:/FPGA/Masters/pr_ov7670_1/camera_read.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_config.v
    Info (12023): Found entity 1: OV7670_config File: C:/FPGA/Masters/pr_ov7670_1/OV7670_config.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ov7670_config_rom.v
    Info (12023): Found entity 1: OV7670_config_rom File: C:/FPGA/Masters/pr_ov7670_1/OV7670_config_rom.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sccb_interface.v
    Info (12023): Found entity 1: SCCB_interface File: C:/FPGA/Masters/pr_ov7670_1/SCCB_interface.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fif0_1024x16.v
    Info (12023): Found entity 1: fif0_1024x16 File: C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_for_sdram.v
    Info (12023): Found entity 1: pll_for_sdram File: C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v Line: 40
Info (12127): Elaborating entity "pr_ov7670_1" for the top level hierarchy
Info (12128): Elaborating entity "pll_for_sdram" for hierarchy "pll_for_sdram:pll_for_sdram_0" File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 72
Info (12128): Elaborating entity "altpll" for hierarchy "pll_for_sdram:pll_for_sdram_0|altpll:altpll_component" File: C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v Line: 112
Info (12130): Elaborated megafunction instantiation "pll_for_sdram:pll_for_sdram_0|altpll:altpll_component" File: C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v Line: 112
Info (12133): Instantiated megafunction "pll_for_sdram:pll_for_sdram_0|altpll:altpll_component" with the following parameter: File: C:/FPGA/Masters/pr_ov7670_1/pll_for_sdram.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_for_sdram"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_for_sdram_altpll.v
    Info (12023): Found entity 1: pll_for_sdram_altpll File: C:/FPGA/Masters/pr_ov7670_1/db/pll_for_sdram_altpll.v Line: 31
Info (12128): Elaborating entity "pll_for_sdram_altpll" for hierarchy "pll_for_sdram:pll_for_sdram_0|altpll:altpll_component|pll_for_sdram_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "cam_wrp" for hierarchy "cam_wrp:cam_wrp_0" File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 87
Info (12128): Elaborating entity "fif0_1024x16" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo" File: C:/FPGA/Masters/pr_ov7670_1/cam_wrp.v Line: 64
Info (12128): Elaborating entity "dcfifo" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component" File: C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v Line: 97
Info (12130): Elaborated megafunction instantiation "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component" File: C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v Line: 97
Info (12133): Instantiated megafunction "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/FPGA/Masters/pr_ov7670_1/fif0_1024x16.v Line: 97
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ijk1.tdf
    Info (12023): Found entity 1: dcfifo_ijk1 File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_ijk1" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf
    Info (12023): Found entity 1: a_gray2bin_tsa File: C:/FPGA/Masters/pr_ov7670_1/db/a_gray2bin_tsa.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_tsa" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf
    Info (12023): Found entity 1: a_graycounter_sh6 File: C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_sh6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_sh6" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf
    Info (12023): Found entity 1: a_graycounter_ovb File: C:/FPGA/Masters/pr_ov7670_1/db/a_graycounter_ovb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ovb" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uc61.tdf
    Info (12023): Found entity 1: altsyncram_uc61 File: C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uc61" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/FPGA/Masters/pr_ov7670_1/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: C:/FPGA/Masters/pr_ov7670_1/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf
    Info (12023): Found entity 1: cmpr_ei5 File: C:/FPGA/Masters/pr_ov7670_1/db/cmpr_ei5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ei5" for hierarchy "cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:rdempty_eq_comp" File: C:/FPGA/Masters/pr_ov7670_1/db/dcfifo_ijk1.tdf Line: 81
Info (12128): Elaborating entity "hvsync" for hierarchy "hvsync:hvsync_0" File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 104
Info (12128): Elaborating entity "delay_rg" for hierarchy "hvsync:hvsync_0|delay_rg:delay_rg_0" File: C:/FPGA/Masters/pr_ov7670_1/hvsync.v Line: 120
Info (12128): Elaborating entity "sdram_cntr" for hierarchy "sdram_cntr:sdram_cntr_0" File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 130
Info (12128): Elaborating entity "fsm_global" for hierarchy "fsm_global:fsm_global_0" File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 149
Info (12128): Elaborating entity "camera_configure" for hierarchy "camera_configure:camera_configure_0" File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 174
Info (12128): Elaborating entity "OV7670_config_rom" for hierarchy "camera_configure:camera_configure_0|OV7670_config_rom:rom1" File: C:/FPGA/Masters/pr_ov7670_1/camera_configure.v Line: 32
Info (12128): Elaborating entity "OV7670_config" for hierarchy "camera_configure:camera_configure_0|OV7670_config:config_1" File: C:/FPGA/Masters/pr_ov7670_1/camera_configure.v Line: 44
Info (12128): Elaborating entity "SCCB_interface" for hierarchy "camera_configure:camera_configure_0|SCCB_interface:SCCB1" File: C:/FPGA/Masters/pr_ov7670_1/camera_configure.v Line: 54
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|q_b[12]" File: C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf Line: 426
        Warning (14320): Synthesized away node "hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|q_b[13]" File: C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf Line: 458
        Warning (14320): Synthesized away node "hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|q_b[14]" File: C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf Line: 490
        Warning (14320): Synthesized away node "hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram|q_b[15]" File: C:/FPGA/Masters/pr_ov7670_1/db/altsyncram_uc61.tdf Line: 522
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/FPGA/Masters/pr_ov7670_1/sdram_cntr.v Line: 19
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ba[1]" is stuck at GND File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 38
    Warning (13410): Pin "Cke" is stuck at VCC File: C:/FPGA/Masters/pr_ov7670_1/pr_ov7670_1.v Line: 39
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/FPGA/Masters/pr_ov7670_1/output_files/pr_ov7670_1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1039 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 41 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 939 logic cells
    Info (21064): Implemented 28 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Sun Apr 30 17:38:02 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA/Masters/pr_ov7670_1/output_files/pr_ov7670_1.map.smsg.


