# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/Adder_Substractor.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/D_FF.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/Decoder_2_to_4.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/Decoder_3_to_8.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/FA.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/HA.vhd" \
"../../../../project_1.srcs/sources_1/new/Ins_Decoder.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/MUX_2_way_4_bits.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/Multiplexer.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/Mux_8_to_1.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/Mux_8way_4bit.vhd" \
"../../../../project_1.srcs/sources_1/new/Nano_Processor.vhd" \
"../../../../project_1.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/Reg.vhd" \
"../../../../project_1.srcs/sources_1/new/Reg_Bank.vhd" \
"../../../../project_1.srcs/sources_1/new/Seven_Segment.vhd" \
"../../../../project_1.srcs/sources_1/new/Slow_Clock.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/T_bit_Adder.vhd" \
"../../../../project_1.srcs/sources_1/imports/Nanoprocessor-Design/p_counter.vhd" \
"../../../../project_1.srcs/sim_1/new/TB_Nanoprocessor.vhd" \

# Do not sort compile order
nosort
