#Start recording tcl command: 2/20/2019 11:30:49
#Project Location: C:/Users/Valery Garibay/Documents/6_semestre/arqui/shiftRL00; Project name: shiftRL00
prj_project new -name "shiftRL00" -impl "shiftRL0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/div00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/osc00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/packagediv00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/topdivVHDL/topdv00.vhdl"
prj_project save
prj_src add "C:/Users/Valery Garibay/Documents/6_semestre/arqui/shiftRL00/shiftRL00.vhdl"
prj_run Synthesis -impl shiftRL0
prj_project save
prj_project close
#Stop recording: 2/20/2019 11:45:05
