

================================================================
== Vivado HLS Report for 'music'
================================================================
* Date:           Sat Aug  1 17:58:07 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1728825|  1769785|  1728825|  1769785|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-------+-------+-------+-------+----------+
        |                          |               |    Latency    |    Interval   | Pipeline |
        |         Instance         |     Module    |  min  |  max  |  min  |  max  |   Type   |
        +--------------------------+---------------+-------+-------+-------+-------+----------+
        |grp_fft_streaming_fu_368  |fft_streaming  |  23733|  24757|  13314|  14338| dataflow |
        +--------------------------+---------------+-------+-------+-------+-------+----------+

        * Loop: 
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |                 |      Latency      |    Iteration    |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+
        |- Loop 1         |  1727740|  1768700| 172774 ~ 176870 |          -|          -|    10|    no    |
        | + Loop 1.1      |   172772|   176868|  43193 ~ 44217  |          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    10240|    10240|               10|          -|          -|  1024|    no    |
        |  ++ Loop 1.1.2  |     9216|     9216|                9|          -|          -|  1024|    no    |
        |- Loop 2         |     1083|     1083|                3|          -|          -|   361|    no    |
        +-----------------+---------+---------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    393|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       60|    117|   17530|  23712|    0|
|Memory           |        9|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    500|    -|
|Register         |        -|      -|     443|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       69|    117|   17973|  24605|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       24|     53|      16|     46|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_fft_streaming_fu_368  |fft_streaming         |       58|    117|  16874|  22900|    0|
    |music_AXILiteS_s_axi_U    |music_AXILiteS_s_axi  |        0|      0|    144|    232|    0|
    |music_data_m_axi_U        |music_data_m_axi      |        2|      0|    512|    580|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |       60|    117|  17530|  23712|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |FFT_Buffer_re_U  |music_FFT_Buffer_re  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |FFT_Buffer_im_U  |music_FFT_Buffer_re  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |FFT_out_re_U     |music_FFT_out_re     |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |FFT_out_im_U     |music_FFT_out_re     |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |temp_array_U     |music_temp_array     |        1|  0|   0|    0|   361|   32|     1|        11552|
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                     |        9|  0|   0|    0|  4457|  160|     5|       142624|
    +-----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln306_1_fu_509_p2                      |     +    |      0|  0|  24|          17|          17|
    |add_ln306_2_fu_518_p2                      |     +    |      0|  0|  38|          31|          31|
    |add_ln306_fu_492_p2                        |     +    |      0|  0|  19|          14|          14|
    |add_ln311_1_fu_578_p2                      |     +    |      0|  0|  24|          17|          17|
    |add_ln311_2_fu_587_p2                      |     +    |      0|  0|  38|          31|          31|
    |add_ln311_fu_561_p2                        |     +    |      0|  0|  19|          14|          14|
    |add_ln312_fu_592_p2                        |     +    |      0|  0|  38|          31|          31|
    |i_fu_623_p2                                |     +    |      0|  0|  15|           9|           1|
    |j_1_fu_549_p2                              |     +    |      0|  0|  13|          11|           1|
    |j_fu_486_p2                                |     +    |      0|  0|  13|          11|           1|
    |l_fu_446_p2                                |     +    |      0|  0|  13|           4|           1|
    |n_fu_466_p2                                |     +    |      0|  0|  12|           3|           1|
    |P_sm_data_1_load_A                         |    and   |      0|  0|   2|           1|           1|
    |P_sm_data_1_load_B                         |    and   |      0|  0|   2|           1|           1|
    |P_sm_last_V_1_load_A                       |    and   |      0|  0|   2|           1|           1|
    |P_sm_last_V_1_load_B                       |    and   |      0|  0|   2|           1|           1|
    |P_sm_user_V_1_load_A                       |    and   |      0|  0|   2|           1|           1|
    |P_sm_user_V_1_load_B                       |    and   |      0|  0|   2|           1|           1|
    |P_sm_data_1_state_cmp_full                 |   icmp   |      0|  0|   8|           2|           1|
    |P_sm_last_V_1_state_cmp_full               |   icmp   |      0|  0|   8|           2|           1|
    |P_sm_user_V_1_state_cmp_full               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln303_fu_440_p2                       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln304_fu_460_p2                       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln305_fu_480_p2                       |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln310_fu_543_p2                       |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln382_fu_617_p2                       |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln384_fu_634_p2                       |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln385_fu_640_p2                       |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_state17_io                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24                           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_fft_streaming_fu_368_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_fft_streaming_fu_368_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0| 393|         265|         224|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |FFT_Buffer_im_address0  |   15|          3|   10|         30|
    |FFT_Buffer_im_ce0       |   15|          3|    1|          3|
    |FFT_Buffer_re_address0  |   15|          3|   10|         30|
    |FFT_Buffer_re_ce0       |   15|          3|    1|          3|
    |FFT_out_im_address0     |   15|          3|   10|         30|
    |FFT_out_im_ce0          |   15|          3|    1|          3|
    |FFT_out_im_ce1          |    9|          2|    1|          2|
    |FFT_out_im_we0          |    9|          2|    1|          2|
    |FFT_out_im_we1          |    9|          2|    1|          2|
    |FFT_out_re_address0     |   15|          3|   10|         30|
    |FFT_out_re_ce0          |   15|          3|    1|          3|
    |FFT_out_re_ce1          |    9|          2|    1|          2|
    |FFT_out_re_we0          |    9|          2|    1|          2|
    |FFT_out_re_we1          |    9|          2|    1|          2|
    |P_sm_TDATA_blk_n        |    9|          2|    1|          2|
    |P_sm_data_1_data_out    |    9|          2|   32|         64|
    |P_sm_data_1_state       |   15|          3|    2|          6|
    |P_sm_last_V_1_data_out  |    9|          2|    1|          2|
    |P_sm_last_V_1_state     |   15|          3|    2|          6|
    |P_sm_user_V_1_data_out  |    9|          2|    1|          2|
    |P_sm_user_V_1_state     |   15|          3|    2|          6|
    |ap_NS_fsm               |  125|         27|    1|         27|
    |data_AWADDR             |   15|          3|   32|         96|
    |data_WDATA              |   15|          3|   32|         96|
    |data_blk_n_AR           |    9|          2|    1|          2|
    |data_blk_n_AW           |    9|          2|    1|          2|
    |data_blk_n_B            |    9|          2|    1|          2|
    |data_blk_n_R            |    9|          2|    1|          2|
    |data_blk_n_W            |    9|          2|    1|          2|
    |j24_0_reg_346           |    9|          2|   11|         22|
    |j_0_reg_334             |    9|          2|   11|         22|
    |l_0_reg_312             |    9|          2|    4|          8|
    |n_0_reg_323             |    9|          2|    3|          6|
    |p_06_rec_reg_357        |    9|          2|    9|         18|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  500|        106|  199|        537|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |FFT_out_im_load_reg_748                        |  32|   0|   32|          0|
    |FFT_out_re_load_reg_737                        |  32|   0|   32|          0|
    |P_sm_data_1_payload_A                          |  32|   0|   32|          0|
    |P_sm_data_1_payload_B                          |  32|   0|   32|          0|
    |P_sm_data_1_sel_rd                             |   1|   0|    1|          0|
    |P_sm_data_1_sel_wr                             |   1|   0|    1|          0|
    |P_sm_data_1_state                              |   2|   0|    2|          0|
    |P_sm_last_V_1_payload_A                        |   1|   0|    1|          0|
    |P_sm_last_V_1_payload_B                        |   1|   0|    1|          0|
    |P_sm_last_V_1_sel_rd                           |   1|   0|    1|          0|
    |P_sm_last_V_1_sel_wr                           |   1|   0|    1|          0|
    |P_sm_last_V_1_state                            |   2|   0|    2|          0|
    |P_sm_user_V_1_payload_A                        |   1|   0|    1|          0|
    |P_sm_user_V_1_payload_B                        |   1|   0|    1|          0|
    |P_sm_user_V_1_sel_rd                           |   1|   0|    1|          0|
    |P_sm_user_V_1_sel_wr                           |   1|   0|    1|          0|
    |P_sm_user_V_1_state                            |   2|   0|    2|          0|
    |add_ln306_2_reg_693                            |  31|   0|   31|          0|
    |add_ln311_2_reg_722                            |  31|   0|   31|          0|
    |add_ln312_reg_727                              |  31|   0|   31|          0|
    |ap_CS_fsm                                      |  26|   0|   26|          0|
    |ap_sync_reg_grp_fft_streaming_fu_368_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_fft_streaming_fu_368_ap_ready  |   1|   0|    1|          0|
    |data_addr_read_reg_704                         |  32|   0|   32|          0|
    |grp_fft_streaming_fu_368_ap_start_reg          |   1|   0|    1|          0|
    |i_reg_762                                      |   9|   0|    9|          0|
    |icmp_ln384_reg_772                             |   1|   0|    1|          0|
    |icmp_ln385_reg_777                             |   1|   0|    1|          0|
    |j24_0_reg_346                                  |  11|   0|   11|          0|
    |j_0_reg_334                                    |  11|   0|   11|          0|
    |j_1_reg_712                                    |  11|   0|   11|          0|
    |j_reg_688                                      |  11|   0|   11|          0|
    |l_0_reg_312                                    |   4|   0|    4|          0|
    |l_reg_660                                      |   4|   0|    4|          0|
    |n_0_reg_323                                    |   3|   0|    3|          0|
    |n_reg_674                                      |   3|   0|    3|          0|
    |p_06_rec_reg_357                               |   9|   0|    9|          0|
    |p_cast6_reg_646                                |  30|   0|   31|          1|
    |p_cast_reg_651                                 |  30|   0|   31|          1|
    |shl_ln_reg_665                                 |   4|   0|   14|         10|
    |zext_ln305_1_reg_679                           |   3|   0|   17|         14|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 443|   0|  469|         26|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     music    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     music    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     music    | return value |
|m_axi_data_AWVALID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREADY      |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWADDR       | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_AWID         | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLEN        | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_AWSIZE       | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWBURST      | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLOCK       | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWCACHE      | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWPROT       | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWQOS        | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREGION     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWUSER       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WVALID       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WREADY       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WDATA        | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_WSTRB        | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_WLAST        | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WID          | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WUSER        | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARVALID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREADY      |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARADDR       | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_ARID         | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLEN        | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_ARSIZE       | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARBURST      | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLOCK       | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARCACHE      | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARPROT       | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARQOS        | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREGION     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARUSER       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RVALID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RREADY       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RDATA        |  in |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_RLAST        |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RID          |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RUSER        |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RRESP        |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BVALID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BREADY       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BRESP        |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BID          |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BUSER        |  in |    1|    m_axi   |     data     |    pointer   |
|P_sm_TDATA              | out |   32|    axis    |   P_sm_data  |    pointer   |
|P_sm_TREADY             |  in |    1|    axis    |   P_sm_data  |    pointer   |
|P_sm_TVALID             | out |    1|    axis    |  P_sm_last_V |    pointer   |
|P_sm_TLAST              | out |    1|    axis    |  P_sm_last_V |    pointer   |
|P_sm_TUSER              | out |    1|    axis    |  P_sm_user_V |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 24 
3 --> 4 2 
4 --> 5 14 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 3 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 15 
24 --> 25 
25 --> 26 
26 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%data_im_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_im)"   --->   Operation 27 'read' 'data_im_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%data_re_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_re)"   --->   Operation 28 'read' 'data_re_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_im_read, i32 2, i32 31)"   --->   Operation 29 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast6 = zext i30 %tmp_2 to i31"   --->   Operation 30 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_re_read, i32 2, i32 31)"   --->   Operation 31 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %tmp_3 to i31"   --->   Operation 32 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !115"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %P_sm_data), !map !123"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %P_sm_user_V), !map !127"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %P_sm_last_V), !map !131"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !135"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @music_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%FFT_Buffer_re = alloca [1024 x float], align 16" [src/music.cpp:288]   --->   Operation 39 'alloca' 'FFT_Buffer_re' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%FFT_Buffer_im = alloca [1024 x float], align 16" [src/music.cpp:289]   --->   Operation 40 'alloca' 'FFT_Buffer_im' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%FFT_out_re = alloca [1024 x float], align 16"   --->   Operation 41 'alloca' 'FFT_out_re' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%FFT_out_im = alloca [1024 x float], align 16"   --->   Operation 42 'alloca' 'FFT_out_im' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, [5 x i8]* @p_str13, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/music.cpp:283]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [src/music.cpp:284]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [5 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/music.cpp:285]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %data_re, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [1 x i8]* @bundle, [6 x i8]* @p_str18, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/music.cpp:285]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %data_im, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [1 x i8]* @bundle4, [6 x i8]* @p_str18, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [src/music.cpp:286]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [src/music.cpp:303]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%l_0 = phi i4 [ 0, %arrayctor.loop4.preheader ], [ %l, %.loopexit.loopexit ]"   --->   Operation 49 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln303 = icmp eq i4 %l_0, -6" [src/music.cpp:303]   --->   Operation 50 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%l = add i4 %l_0, 1" [src/music.cpp:303]   --->   Operation 52 'add' 'l' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %.preheader.preheader, label %.preheader22.preheader" [src/music.cpp:303]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %l_0, i10 0)" [src/music.cpp:306]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader22" [src/music.cpp:304]   --->   Operation 55 'br' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader" [src/music.cpp:382]   --->   Operation 56 'br' <Predicate = (icmp_ln303)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%n_0 = phi i3 [ 0, %.preheader22.preheader ], [ %n, %.preheader22.loopexit ]"   --->   Operation 57 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.13ns)   --->   "%icmp_ln304 = icmp eq i3 %n_0, -4" [src/music.cpp:304]   --->   Operation 58 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 59 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.65ns)   --->   "%n = add i3 %n_0, 1" [src/music.cpp:304]   --->   Operation 60 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %.loopexit.loopexit, label %.preheader21.preheader" [src/music.cpp:304]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln305_1 = zext i3 %n_0 to i17" [src/music.cpp:305]   --->   Operation 62 'zext' 'zext_ln305_1' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader21" [src/music.cpp:305]   --->   Operation 63 'br' <Predicate = (!icmp_ln304)> <Delay = 1.76>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln304)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%j_0 = phi i11 [ %j, %0 ], [ 0, %.preheader21.preheader ]"   --->   Operation 65 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i11 %j_0 to i14" [src/music.cpp:305]   --->   Operation 66 'zext' 'zext_ln305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.88ns)   --->   "%icmp_ln305 = icmp eq i11 %j_0, -1024" [src/music.cpp:305]   --->   Operation 67 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 68 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.63ns)   --->   "%j = add i11 %j_0, 1" [src/music.cpp:305]   --->   Operation 69 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln305, label %1, label %0" [src/music.cpp:305]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.81ns)   --->   "%add_ln306 = add i14 %shl_ln, %zext_ln305" [src/music.cpp:306]   --->   Operation 71 'add' 'add_ln306' <Predicate = (!icmp_ln305)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln306, i2 0)" [src/music.cpp:306]   --->   Operation 72 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i16 %tmp to i17" [src/music.cpp:306]   --->   Operation 73 'zext' 'zext_ln306' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.07ns)   --->   "%add_ln306_1 = add i17 %zext_ln305_1, %zext_ln306" [src/music.cpp:306]   --->   Operation 74 'add' 'add_ln306_1' <Predicate = (!icmp_ln305)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i17 %add_ln306_1 to i31" [src/music.cpp:306]   --->   Operation 75 'zext' 'zext_ln306_1' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.49ns)   --->   "%add_ln306_2 = add i31 %zext_ln306_1, %p_cast" [src/music.cpp:306]   --->   Operation 76 'add' 'add_ln306_2' <Predicate = (!icmp_ln305)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @fft_streaming([1024 x float]* %FFT_Buffer_re, [1024 x float]* %FFT_Buffer_im, [1024 x float]* %FFT_out_re, [1024 x float]* %FFT_out_im)" [src/music.cpp:309]   --->   Operation 77 'call' <Predicate = (icmp_ln305)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln306_3 = zext i31 %add_ln306_2 to i64" [src/music.cpp:306]   --->   Operation 78 'zext' 'zext_ln306_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%data_addr = getelementptr float* %data, i64 %zext_ln306_3" [src/music.cpp:306]   --->   Operation 79 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [7/7] (8.75ns)   --->   "%data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)" [src/music.cpp:306]   --->   Operation 80 'readreq' 'data_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 81 [6/7] (8.75ns)   --->   "%data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)" [src/music.cpp:306]   --->   Operation 81 'readreq' 'data_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 82 [5/7] (8.75ns)   --->   "%data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)" [src/music.cpp:306]   --->   Operation 82 'readreq' 'data_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 83 [4/7] (8.75ns)   --->   "%data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)" [src/music.cpp:306]   --->   Operation 83 'readreq' 'data_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 84 [3/7] (8.75ns)   --->   "%data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)" [src/music.cpp:306]   --->   Operation 84 'readreq' 'data_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 85 [2/7] (8.75ns)   --->   "%data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)" [src/music.cpp:306]   --->   Operation 85 'readreq' 'data_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 86 [1/7] (8.75ns)   --->   "%data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)" [src/music.cpp:306]   --->   Operation 86 'readreq' 'data_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 87 [1/1] (8.75ns)   --->   "%data_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr)" [src/music.cpp:306]   --->   Operation 87 'read' 'data_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln306_2 = zext i11 %j_0 to i64" [src/music.cpp:306]   --->   Operation 88 'zext' 'zext_ln306_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%FFT_Buffer_re_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln306_2" [src/music.cpp:306]   --->   Operation 89 'getelementptr' 'FFT_Buffer_re_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (3.25ns)   --->   "store float %data_addr_read, float* %FFT_Buffer_re_addr, align 4" [src/music.cpp:306]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%FFT_Buffer_im_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln306_2" [src/music.cpp:307]   --->   Operation 91 'getelementptr' 'FFT_Buffer_im_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %FFT_Buffer_im_addr, align 4" [src/music.cpp:307]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader21" [src/music.cpp:305]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.76>
ST_14 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @fft_streaming([1024 x float]* %FFT_Buffer_re, [1024 x float]* %FFT_Buffer_im, [1024 x float]* %FFT_out_re, [1024 x float]* %FFT_out_im)" [src/music.cpp:309]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 95 [1/1] (1.76ns)   --->   "br label %2" [src/music.cpp:310]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 5> <Delay = 6.38>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%j24_0 = phi i11 [ 0, %1 ], [ %j_1, %3 ]"   --->   Operation 96 'phi' 'j24_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i11 %j24_0 to i14" [src/music.cpp:310]   --->   Operation 97 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (1.88ns)   --->   "%icmp_ln310 = icmp eq i11 %j24_0, -1024" [src/music.cpp:310]   --->   Operation 98 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 99 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j24_0, 1" [src/music.cpp:310]   --->   Operation 100 'add' 'j_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln310, label %.preheader22.loopexit, label %3" [src/music.cpp:310]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %j24_0 to i64" [src/music.cpp:311]   --->   Operation 102 'zext' 'zext_ln311' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%FFT_out_re_addr = getelementptr inbounds [1024 x float]* %FFT_out_re, i64 0, i64 %zext_ln311" [src/music.cpp:311]   --->   Operation 103 'getelementptr' 'FFT_out_re_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 104 [2/2] (3.25ns)   --->   "%FFT_out_re_load = load float* %FFT_out_re_addr, align 4" [src/music.cpp:311]   --->   Operation 104 'load' 'FFT_out_re_load' <Predicate = (!icmp_ln310)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln311 = add i14 %shl_ln, %zext_ln310" [src/music.cpp:311]   --->   Operation 105 'add' 'add_ln311' <Predicate = (!icmp_ln310)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln311, i2 0)" [src/music.cpp:311]   --->   Operation 106 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i16 %tmp_1 to i17" [src/music.cpp:311]   --->   Operation 107 'zext' 'zext_ln311_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (2.07ns)   --->   "%add_ln311_1 = add i17 %zext_ln305_1, %zext_ln311_1" [src/music.cpp:311]   --->   Operation 108 'add' 'add_ln311_1' <Predicate = (!icmp_ln310)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i17 %add_ln311_1 to i31" [src/music.cpp:311]   --->   Operation 109 'zext' 'zext_ln311_2' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (2.49ns)   --->   "%add_ln311_2 = add i31 %zext_ln311_2, %p_cast" [src/music.cpp:311]   --->   Operation 110 'add' 'add_ln311_2' <Predicate = (!icmp_ln310)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/1] (2.49ns)   --->   "%add_ln312 = add i31 %zext_ln311_2, %p_cast6" [src/music.cpp:312]   --->   Operation 111 'add' 'add_ln312' <Predicate = (!icmp_ln310)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%FFT_out_im_addr = getelementptr inbounds [1024 x float]* %FFT_out_im, i64 0, i64 %zext_ln311" [src/music.cpp:312]   --->   Operation 112 'getelementptr' 'FFT_out_im_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (3.25ns)   --->   "%FFT_out_im_load = load float* %FFT_out_im_addr, align 4" [src/music.cpp:312]   --->   Operation 113 'load' 'FFT_out_im_load' <Predicate = (!icmp_ln310)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "br label %.preheader22"   --->   Operation 114 'br' <Predicate = (icmp_ln310)> <Delay = 0.00>

State 16 <SV = 6> <Delay = 8.75>
ST_16 : Operation 115 [1/2] (3.25ns)   --->   "%FFT_out_re_load = load float* %FFT_out_re_addr, align 4" [src/music.cpp:311]   --->   Operation 115 'load' 'FFT_out_re_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln311_3 = zext i31 %add_ln311_2 to i64" [src/music.cpp:311]   --->   Operation 116 'zext' 'zext_ln311_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr float* %data, i64 %zext_ln311_3" [src/music.cpp:311]   --->   Operation 117 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (8.75ns)   --->   "%data_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_1, i32 1)" [src/music.cpp:311]   --->   Operation 118 'writereq' 'data_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 119 [1/2] (3.25ns)   --->   "%FFT_out_im_load = load float* %FFT_out_im_addr, align 4" [src/music.cpp:312]   --->   Operation 119 'load' 'FFT_out_im_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 7> <Delay = 8.75>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln312 = zext i31 %add_ln312 to i64" [src/music.cpp:312]   --->   Operation 120 'zext' 'zext_ln312' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr float* %data, i64 %zext_ln312" [src/music.cpp:312]   --->   Operation 121 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_1, float %FFT_out_re_load, i4 -1)" [src/music.cpp:311]   --->   Operation 122 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 123 [1/1] (8.75ns)   --->   "%data_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_2, i32 1)" [src/music.cpp:312]   --->   Operation 123 'writereq' 'data_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 8.75>
ST_18 : Operation 124 [5/5] (8.75ns)   --->   "%data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [src/music.cpp:311]   --->   Operation 124 'writeresp' 'data_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 125 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_2, float %FFT_out_im_load, i4 -1)" [src/music.cpp:312]   --->   Operation 125 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 9> <Delay = 8.75>
ST_19 : Operation 126 [4/5] (8.75ns)   --->   "%data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [src/music.cpp:311]   --->   Operation 126 'writeresp' 'data_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 127 [5/5] (8.75ns)   --->   "%data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [src/music.cpp:312]   --->   Operation 127 'writeresp' 'data_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 8.75>
ST_20 : Operation 128 [3/5] (8.75ns)   --->   "%data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [src/music.cpp:311]   --->   Operation 128 'writeresp' 'data_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 129 [4/5] (8.75ns)   --->   "%data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [src/music.cpp:312]   --->   Operation 129 'writeresp' 'data_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 8.75>
ST_21 : Operation 130 [2/5] (8.75ns)   --->   "%data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [src/music.cpp:311]   --->   Operation 130 'writeresp' 'data_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 131 [3/5] (8.75ns)   --->   "%data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [src/music.cpp:312]   --->   Operation 131 'writeresp' 'data_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 12> <Delay = 8.75>
ST_22 : Operation 132 [1/5] (8.75ns)   --->   "%data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [src/music.cpp:311]   --->   Operation 132 'writeresp' 'data_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 133 [2/5] (8.75ns)   --->   "%data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [src/music.cpp:312]   --->   Operation 133 'writeresp' 'data_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 13> <Delay = 8.75>
ST_23 : Operation 134 [1/5] (8.75ns)   --->   "%data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [src/music.cpp:312]   --->   Operation 134 'writeresp' 'data_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "br label %2" [src/music.cpp:310]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 2> <Delay = 3.25>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%p_06_rec = phi i9 [ %i, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'p_06_rec' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (1.66ns)   --->   "%icmp_ln382 = icmp eq i9 %p_06_rec, -151" [src/music.cpp:382]   --->   Operation 137 'icmp' 'icmp_ln382' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)"   --->   Operation 138 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 139 [1/1] (1.82ns)   --->   "%i = add i9 %p_06_rec, 1" [src/music.cpp:386]   --->   Operation 139 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln382, label %5, label %4" [src/music.cpp:382]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln383 = zext i9 %p_06_rec to i64" [src/music.cpp:383]   --->   Operation 141 'zext' 'zext_ln383' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%temp_array_addr = getelementptr inbounds [361 x float]* @temp_array, i64 0, i64 %zext_ln383" [src/music.cpp:383]   --->   Operation 142 'getelementptr' 'temp_array_addr' <Predicate = (!icmp_ln382)> <Delay = 0.00>
ST_24 : Operation 143 [2/2] (3.25ns)   --->   "%temp_array_load = load float* %temp_array_addr, align 4" [src/music.cpp:383]   --->   Operation 143 'load' 'temp_array_load' <Predicate = (!icmp_ln382)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 361> <ROM>
ST_24 : Operation 144 [1/1] (1.66ns)   --->   "%icmp_ln384 = icmp eq i9 %p_06_rec, 0" [src/music.cpp:384]   --->   Operation 144 'icmp' 'icmp_ln384' <Predicate = (!icmp_ln382)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 145 [1/1] (1.66ns)   --->   "%icmp_ln385 = icmp eq i9 %p_06_rec, -152" [src/music.cpp:385]   --->   Operation 145 'icmp' 'icmp_ln385' <Predicate = (!icmp_ln382)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "ret i32 176" [src/music.cpp:388]   --->   Operation 146 'ret' <Predicate = (icmp_ln382)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 3.25>
ST_25 : Operation 147 [1/2] (3.25ns)   --->   "%temp_array_load = load float* %temp_array_addr, align 4" [src/music.cpp:383]   --->   Operation 147 'load' 'temp_array_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 361> <ROM>
ST_25 : Operation 148 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P.i1P(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, float %temp_array_load, i1 %icmp_ln384, i1 %icmp_ln385)" [src/music.cpp:282]   --->   Operation 148 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 26 <SV = 4> <Delay = 0.00>
ST_26 : Operation 149 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P.i1P(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, float %temp_array_load, i1 %icmp_ln384, i1 %icmp_ln385)" [src/music.cpp:282]   --->   Operation 149 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "br label %.preheader" [src/music.cpp:382]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_re]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_im]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P_sm_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ P_sm_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ P_sm_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ W_real42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_real44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_im_read        (read             ) [ 000000000000000000000000000]
data_re_read        (read             ) [ 000000000000000000000000000]
tmp_2               (partselect       ) [ 000000000000000000000000000]
p_cast6             (zext             ) [ 001111111111111111111111000]
tmp_3               (partselect       ) [ 000000000000000000000000000]
p_cast              (zext             ) [ 001111111111111111111111000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000000000000000000]
FFT_Buffer_re       (alloca           ) [ 001111111111111111111111000]
FFT_Buffer_im       (alloca           ) [ 001111111111111111111111000]
FFT_out_re          (alloca           ) [ 001111111111111111111111000]
FFT_out_im          (alloca           ) [ 001111111111111111111111000]
specinterface_ln283 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln284 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln285 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln285 (specinterface    ) [ 000000000000000000000000000]
specinterface_ln286 (specinterface    ) [ 000000000000000000000000000]
br_ln303            (br               ) [ 011111111111111111111111000]
l_0                 (phi              ) [ 001000000000000000000000000]
icmp_ln303          (icmp             ) [ 001111111111111111111111000]
empty               (speclooptripcount) [ 000000000000000000000000000]
l                   (add              ) [ 011111111111111111111111000]
br_ln303            (br               ) [ 000000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 000111111111111111111111000]
br_ln304            (br               ) [ 001111111111111111111111000]
br_ln382            (br               ) [ 001111111111111111111111111]
n_0                 (phi              ) [ 000100000000000000000000000]
icmp_ln304          (icmp             ) [ 001111111111111111111111000]
empty_7             (speclooptripcount) [ 000000000000000000000000000]
n                   (add              ) [ 001111111111111111111111000]
br_ln304            (br               ) [ 000000000000000000000000000]
zext_ln305_1        (zext             ) [ 000011111111111111111111000]
br_ln305            (br               ) [ 001111111111111111111111000]
br_ln0              (br               ) [ 011111111111111111111111000]
j_0                 (phi              ) [ 000011111111110000000000000]
zext_ln305          (zext             ) [ 000000000000000000000000000]
icmp_ln305          (icmp             ) [ 001111111111111111111111000]
empty_8             (speclooptripcount) [ 000000000000000000000000000]
j                   (add              ) [ 001111111111111111111111000]
br_ln305            (br               ) [ 000000000000000000000000000]
add_ln306           (add              ) [ 000000000000000000000000000]
tmp                 (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln306          (zext             ) [ 000000000000000000000000000]
add_ln306_1         (add              ) [ 000000000000000000000000000]
zext_ln306_1        (zext             ) [ 000000000000000000000000000]
add_ln306_2         (add              ) [ 000001000000000000000000000]
zext_ln306_3        (zext             ) [ 000000000000000000000000000]
data_addr           (getelementptr    ) [ 000000111111100000000000000]
data_load_req       (readreq          ) [ 000000000000000000000000000]
data_addr_read      (read             ) [ 000000000000010000000000000]
zext_ln306_2        (zext             ) [ 000000000000000000000000000]
FFT_Buffer_re_addr  (getelementptr    ) [ 000000000000000000000000000]
store_ln306         (store            ) [ 000000000000000000000000000]
FFT_Buffer_im_addr  (getelementptr    ) [ 000000000000000000000000000]
store_ln307         (store            ) [ 000000000000000000000000000]
br_ln305            (br               ) [ 001111111111111111111111000]
call_ln309          (call             ) [ 000000000000000000000000000]
br_ln310            (br               ) [ 001111111111111111111111000]
j24_0               (phi              ) [ 000000000000000100000000000]
zext_ln310          (zext             ) [ 000000000000000000000000000]
icmp_ln310          (icmp             ) [ 001111111111111111111111000]
empty_9             (speclooptripcount) [ 000000000000000000000000000]
j_1                 (add              ) [ 001111111111111111111111000]
br_ln310            (br               ) [ 000000000000000000000000000]
zext_ln311          (zext             ) [ 000000000000000000000000000]
FFT_out_re_addr     (getelementptr    ) [ 000000000000000010000000000]
add_ln311           (add              ) [ 000000000000000000000000000]
tmp_1               (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln311_1        (zext             ) [ 000000000000000000000000000]
add_ln311_1         (add              ) [ 000000000000000000000000000]
zext_ln311_2        (zext             ) [ 000000000000000000000000000]
add_ln311_2         (add              ) [ 000000000000000010000000000]
add_ln312           (add              ) [ 000000000000000011000000000]
FFT_out_im_addr     (getelementptr    ) [ 000000000000000010000000000]
br_ln0              (br               ) [ 001111111111111111111111000]
FFT_out_re_load     (load             ) [ 000000000000000001000000000]
zext_ln311_3        (zext             ) [ 000000000000000000000000000]
data_addr_1         (getelementptr    ) [ 000000000000000001111110000]
data_addr_1_req     (writereq         ) [ 000000000000000000000000000]
FFT_out_im_load     (load             ) [ 000000000000000001100000000]
zext_ln312          (zext             ) [ 000000000000000000000000000]
data_addr_2         (getelementptr    ) [ 000000000000000000111111000]
write_ln311         (write            ) [ 000000000000000000000000000]
data_addr_2_req     (writereq         ) [ 000000000000000000000000000]
write_ln312         (write            ) [ 000000000000000000000000000]
data_addr_1_resp    (writeresp        ) [ 000000000000000000000000000]
data_addr_2_resp    (writeresp        ) [ 000000000000000000000000000]
br_ln310            (br               ) [ 001111111111111111111111000]
p_06_rec            (phi              ) [ 000000000000000000000000100]
icmp_ln382          (icmp             ) [ 000000000000000000000000111]
empty_10            (speclooptripcount) [ 000000000000000000000000000]
i                   (add              ) [ 001000000000000000000000111]
br_ln382            (br               ) [ 000000000000000000000000000]
zext_ln383          (zext             ) [ 000000000000000000000000000]
temp_array_addr     (getelementptr    ) [ 000000000000000000000000010]
icmp_ln384          (icmp             ) [ 000000000000000000000000011]
icmp_ln385          (icmp             ) [ 000000000000000000000000011]
ret_ln388           (ret              ) [ 000000000000000000000000000]
temp_array_load     (load             ) [ 000000000000000000000000001]
write_ln282         (write            ) [ 000000000000000000000000000]
br_ln382            (br               ) [ 001000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_re">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_re"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_im">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_im"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="P_sm_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_sm_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="P_sm_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_sm_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="P_sm_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_sm_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_real42">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real42"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_imag33">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_real41">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_imag32">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag32"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_real40">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="W_imag31">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="W_real39">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="W_imag30">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag30"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="W_real38">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real38"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="W_imag29">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real37">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag28">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="W_real36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real36"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="W_imag27">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="W_real">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="W_imag">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="W_real44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real44"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="W_imag35">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="temp_array">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="music_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_streaming"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="FFT_Buffer_re_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FFT_Buffer_re/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="FFT_Buffer_im_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FFT_Buffer_im/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="FFT_out_re_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FFT_out_re/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="FFT_out_im_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FFT_out_im/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="data_im_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_im_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="data_re_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_re_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_load_req/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="data_addr_read_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="7"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_read/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_writeresp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="data_addr_1_req/16 data_addr_1_resp/18 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln311_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="0" index="3" bw="1" slack="0"/>
<pin id="216" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln311/17 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_writeresp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="data_addr_2_req/17 data_addr_2_resp/19 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln312_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="0" index="2" bw="32" slack="2"/>
<pin id="231" dir="0" index="3" bw="1" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln312/18 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="1" slack="0"/>
<pin id="241" dir="0" index="4" bw="32" slack="0"/>
<pin id="242" dir="0" index="5" bw="1" slack="1"/>
<pin id="243" dir="0" index="6" bw="1" slack="1"/>
<pin id="244" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln282/25 "/>
</bind>
</comp>

<comp id="249" class="1004" name="FFT_Buffer_re_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_re_addr/13 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln306_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="1"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln306/13 "/>
</bind>
</comp>

<comp id="261" class="1004" name="FFT_Buffer_im_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_Buffer_im_addr/13 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln307_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln307/13 "/>
</bind>
</comp>

<comp id="274" class="1004" name="FFT_out_re_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="11" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_out_re_addr/15 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_out_re_load/15 "/>
</bind>
</comp>

<comp id="286" class="1004" name="FFT_out_im_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_out_im_addr/15 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FFT_out_im_load/15 "/>
</bind>
</comp>

<comp id="298" class="1004" name="temp_array_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="9" slack="0"/>
<pin id="302" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_array_addr/24 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_array_load/24 "/>
</bind>
</comp>

<comp id="312" class="1005" name="l_0_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="l_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="n_0_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="1"/>
<pin id="325" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="n_0_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/3 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_0_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="1"/>
<pin id="336" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_0_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="1" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="346" class="1005" name="j24_0_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j24_0 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="j24_0_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="11" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j24_0/15 "/>
</bind>
</comp>

<comp id="357" class="1005" name="p_06_rec_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="1"/>
<pin id="359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_06_rec (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_06_rec_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_06_rec/24 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fft_streaming_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="373" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="5" bw="32" slack="0"/>
<pin id="375" dir="0" index="6" bw="32" slack="0"/>
<pin id="376" dir="0" index="7" bw="32" slack="0"/>
<pin id="377" dir="0" index="8" bw="32" slack="0"/>
<pin id="378" dir="0" index="9" bw="32" slack="0"/>
<pin id="379" dir="0" index="10" bw="32" slack="0"/>
<pin id="380" dir="0" index="11" bw="32" slack="0"/>
<pin id="381" dir="0" index="12" bw="32" slack="0"/>
<pin id="382" dir="0" index="13" bw="32" slack="0"/>
<pin id="383" dir="0" index="14" bw="32" slack="0"/>
<pin id="384" dir="0" index="15" bw="32" slack="0"/>
<pin id="385" dir="0" index="16" bw="32" slack="0"/>
<pin id="386" dir="0" index="17" bw="32" slack="0"/>
<pin id="387" dir="0" index="18" bw="32" slack="0"/>
<pin id="388" dir="0" index="19" bw="32" slack="0"/>
<pin id="389" dir="0" index="20" bw="32" slack="0"/>
<pin id="390" dir="0" index="21" bw="32" slack="0"/>
<pin id="391" dir="0" index="22" bw="32" slack="0"/>
<pin id="392" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln309/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="30" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_cast6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="30" slack="0"/>
<pin id="424" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="30" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="3" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="30" slack="0"/>
<pin id="438" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln303_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln303/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="l_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln304_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln304/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="n_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln305_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305_1/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln305_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln305/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln305_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="0" index="1" bw="11" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln305/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="j_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln306_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="14" slack="2"/>
<pin id="494" dir="0" index="1" bw="11" slack="0"/>
<pin id="495" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="14" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln306_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln306_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="1"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln306_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="17" slack="0"/>
<pin id="516" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln306_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="17" slack="0"/>
<pin id="520" dir="0" index="1" bw="30" slack="3"/>
<pin id="521" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306_2/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln306_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="31" slack="1"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306_3/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="data_addr_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln306_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="9"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306_2/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln310_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="0"/>
<pin id="541" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln310/15 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln310_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="0" index="1" bw="11" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310/15 "/>
</bind>
</comp>

<comp id="549" class="1004" name="j_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/15 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln311_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311/15 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln311_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="4"/>
<pin id="563" dir="0" index="1" bw="11" slack="0"/>
<pin id="564" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311/15 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="14" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln311_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_1/15 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln311_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="3"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311_1/15 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln311_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="17" slack="0"/>
<pin id="585" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_2/15 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln311_2_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="17" slack="0"/>
<pin id="589" dir="0" index="1" bw="30" slack="5"/>
<pin id="590" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln311_2/15 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln312_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="17" slack="0"/>
<pin id="594" dir="0" index="1" bw="30" slack="5"/>
<pin id="595" dir="1" index="2" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312/15 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln311_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="31" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311_3/16 "/>
</bind>
</comp>

<comp id="600" class="1004" name="data_addr_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/16 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln312_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="2"/>
<pin id="609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln312/17 "/>
</bind>
</comp>

<comp id="610" class="1004" name="data_addr_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_2/17 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln382_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="0"/>
<pin id="619" dir="0" index="1" bw="9" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln382/24 "/>
</bind>
</comp>

<comp id="623" class="1004" name="i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/24 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln383_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln383/24 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln384_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="9" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln384/24 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln385_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="0"/>
<pin id="642" dir="0" index="1" bw="9" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln385/24 "/>
</bind>
</comp>

<comp id="646" class="1005" name="p_cast6_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="31" slack="5"/>
<pin id="648" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="651" class="1005" name="p_cast_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="31" slack="3"/>
<pin id="653" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="660" class="1005" name="l_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="0"/>
<pin id="662" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="665" class="1005" name="shl_ln_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="14" slack="2"/>
<pin id="667" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="674" class="1005" name="n_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="679" class="1005" name="zext_ln305_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="17" slack="1"/>
<pin id="681" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln305_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="j_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="0"/>
<pin id="690" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="693" class="1005" name="add_ln306_2_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="31" slack="1"/>
<pin id="695" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln306_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="data_addr_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="data_addr_read_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="j_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="0"/>
<pin id="714" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="FFT_out_re_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="1"/>
<pin id="719" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="FFT_out_re_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="add_ln311_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="31" slack="1"/>
<pin id="724" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln311_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln312_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="31" slack="2"/>
<pin id="729" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="add_ln312 "/>
</bind>
</comp>

<comp id="732" class="1005" name="FFT_out_im_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="1"/>
<pin id="734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="FFT_out_im_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="FFT_out_re_load_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="FFT_out_re_load "/>
</bind>
</comp>

<comp id="742" class="1005" name="data_addr_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="FFT_out_im_load_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="2"/>
<pin id="750" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="FFT_out_im_load "/>
</bind>
</comp>

<comp id="753" class="1005" name="data_addr_2_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="i_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="9" slack="0"/>
<pin id="764" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="767" class="1005" name="temp_array_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="9" slack="1"/>
<pin id="769" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="temp_array_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln384_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln384 "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln385_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln385 "/>
</bind>
</comp>

<comp id="782" class="1005" name="temp_array_load_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_array_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="134" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="136" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="142" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="144" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="146" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="224"><net_src comp="142" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="72" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="226"><net_src comp="148" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="233"><net_src comp="144" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="146" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="235"><net_src comp="148" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="245"><net_src comp="162" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="254"><net_src comp="138" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="138" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="140" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="138" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="138" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="138" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="305" pin="3"/><net_sink comp="236" pin=4"/></net>

<net id="311"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="98" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="112" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="120" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="120" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="150" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="393"><net_src comp="132" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="368" pin=5"/></net>

<net id="395"><net_src comp="14" pin="0"/><net_sink comp="368" pin=6"/></net>

<net id="396"><net_src comp="16" pin="0"/><net_sink comp="368" pin=7"/></net>

<net id="397"><net_src comp="18" pin="0"/><net_sink comp="368" pin=8"/></net>

<net id="398"><net_src comp="20" pin="0"/><net_sink comp="368" pin=9"/></net>

<net id="399"><net_src comp="22" pin="0"/><net_sink comp="368" pin=10"/></net>

<net id="400"><net_src comp="24" pin="0"/><net_sink comp="368" pin=11"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="368" pin=12"/></net>

<net id="402"><net_src comp="28" pin="0"/><net_sink comp="368" pin=13"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="368" pin=14"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="368" pin=15"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="368" pin=16"/></net>

<net id="406"><net_src comp="36" pin="0"/><net_sink comp="368" pin=17"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="368" pin=18"/></net>

<net id="408"><net_src comp="40" pin="0"/><net_sink comp="368" pin=19"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="368" pin=20"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="368" pin=21"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="368" pin=22"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="180" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="54" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="56" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="425"><net_src comp="412" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="186" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="56" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="439"><net_src comp="426" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="316" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="100" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="316" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="106" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="108" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="316" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="110" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="327" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="114" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="327" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="118" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="327" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="338" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="338" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="122" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="338" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="126" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="476" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="128" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="130" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="508"><net_src comp="497" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="530"><net_src comp="0" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="536"><net_src comp="334" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="542"><net_src comp="350" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="350" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="122" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="350" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="126" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="350" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="565"><net_src comp="539" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="128" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="130" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="583" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="604"><net_src comp="0" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="614"><net_src comp="0" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="610" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="621"><net_src comp="361" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="152" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="361" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="156" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="361" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="638"><net_src comp="361" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="150" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="361" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="158" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="422" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="654"><net_src comp="436" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="663"><net_src comp="446" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="668"><net_src comp="452" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="677"><net_src comp="466" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="682"><net_src comp="472" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="691"><net_src comp="486" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="696"><net_src comp="518" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="701"><net_src comp="526" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="707"><net_src comp="199" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="715"><net_src comp="549" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="720"><net_src comp="274" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="725"><net_src comp="587" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="730"><net_src comp="592" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="735"><net_src comp="286" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="740"><net_src comp="280" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="745"><net_src comp="600" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="751"><net_src comp="292" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="756"><net_src comp="610" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="765"><net_src comp="623" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="770"><net_src comp="298" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="775"><net_src comp="634" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="780"><net_src comp="640" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="236" pin=6"/></net>

<net id="785"><net_src comp="305" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="236" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {16 17 18 19 20 21 22 23 }
	Port: P_sm_data | {26 }
	Port: P_sm_user_V | {26 }
	Port: P_sm_last_V | {26 }
 - Input state : 
	Port: music : data | {5 6 7 8 9 10 11 12 }
	Port: music : data_re | {1 }
	Port: music : data_im | {1 }
	Port: music : W_real42 | {4 14 }
	Port: music : W_imag33 | {4 14 }
	Port: music : W_real41 | {4 14 }
	Port: music : W_imag32 | {4 14 }
	Port: music : W_real40 | {4 14 }
	Port: music : W_imag31 | {4 14 }
	Port: music : W_real39 | {4 14 }
	Port: music : W_imag30 | {4 14 }
	Port: music : W_real38 | {4 14 }
	Port: music : W_imag29 | {4 14 }
	Port: music : W_real37 | {4 14 }
	Port: music : W_imag28 | {4 14 }
	Port: music : W_real36 | {4 14 }
	Port: music : W_imag27 | {4 14 }
	Port: music : W_real | {4 14 }
	Port: music : W_imag | {4 14 }
	Port: music : W_real44 | {4 14 }
	Port: music : W_imag35 | {4 14 }
	Port: music : temp_array | {24 25 }
  - Chain level:
	State 1
		p_cast6 : 1
		p_cast : 1
	State 2
		icmp_ln303 : 1
		l : 1
		br_ln303 : 2
		shl_ln : 1
	State 3
		icmp_ln304 : 1
		n : 1
		br_ln304 : 2
		zext_ln305_1 : 1
	State 4
		zext_ln305 : 1
		icmp_ln305 : 1
		j : 1
		br_ln305 : 2
		add_ln306 : 2
		tmp : 3
		zext_ln306 : 4
		add_ln306_1 : 5
		zext_ln306_1 : 6
		add_ln306_2 : 7
	State 5
		data_addr : 1
		data_load_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		FFT_Buffer_re_addr : 1
		store_ln306 : 2
		FFT_Buffer_im_addr : 1
		store_ln307 : 2
	State 14
	State 15
		zext_ln310 : 1
		icmp_ln310 : 1
		j_1 : 1
		br_ln310 : 2
		zext_ln311 : 1
		FFT_out_re_addr : 2
		FFT_out_re_load : 3
		add_ln311 : 2
		tmp_1 : 3
		zext_ln311_1 : 4
		add_ln311_1 : 5
		zext_ln311_2 : 6
		add_ln311_2 : 7
		add_ln312 : 7
		FFT_out_im_addr : 2
		FFT_out_im_load : 3
	State 16
		data_addr_1 : 1
		data_addr_1_req : 2
	State 17
		data_addr_2 : 1
		data_addr_2_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		icmp_ln382 : 1
		i : 1
		br_ln382 : 2
		zext_ln383 : 1
		temp_array_addr : 2
		temp_array_load : 3
		icmp_ln384 : 1
		icmp_ln385 : 1
	State 25
		write_ln282 : 1
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   call   |  grp_fft_streaming_fu_368  |    40   |   117   | 251.381 |  15874  |  20074  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |          l_fu_446          |    0    |    0    |    0    |    0    |    13   |    0    |
|          |          n_fu_466          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |          j_fu_486          |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      add_ln306_fu_492      |    0    |    0    |    0    |    0    |    19   |    0    |
|          |     add_ln306_1_fu_509     |    0    |    0    |    0    |    0    |    23   |    0    |
|    add   |     add_ln306_2_fu_518     |    0    |    0    |    0    |    0    |    37   |    0    |
|          |         j_1_fu_549         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      add_ln311_fu_561      |    0    |    0    |    0    |    0    |    19   |    0    |
|          |     add_ln311_1_fu_578     |    0    |    0    |    0    |    0    |    23   |    0    |
|          |     add_ln311_2_fu_587     |    0    |    0    |    0    |    0    |    37   |    0    |
|          |      add_ln312_fu_592      |    0    |    0    |    0    |    0    |    37   |    0    |
|          |          i_fu_623          |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |      icmp_ln303_fu_440     |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln304_fu_460     |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln305_fu_480     |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |      icmp_ln310_fu_543     |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln382_fu_617     |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln384_fu_634     |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln385_fu_640     |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |  data_im_read_read_fu_180  |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |  data_re_read_read_fu_186  |    0    |    0    |    0    |    0    |    0    |    0    |
|          | data_addr_read_read_fu_199 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |     grp_readreq_fu_192     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_204    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    grp_writeresp_fu_219    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |  write_ln311_write_fu_211  |    0    |    0    |    0    |    0    |    0    |    0    |
|   write  |  write_ln312_write_fu_227  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      grp_write_fu_236      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|partselect|        tmp_2_fu_412        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_3_fu_426        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_cast6_fu_422       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        p_cast_fu_436       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln305_1_fu_472    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln305_fu_476     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln306_fu_505     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln306_1_fu_514    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln306_3_fu_523    |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln306_2_fu_533    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln310_fu_539     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln311_fu_555     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln311_1_fu_574    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln311_2_fu_583    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln311_3_fu_597    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln312_fu_607     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln383_fu_629     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln_fu_452       |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_fu_497         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_1_fu_566        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                            |    40   |   117   | 251.381 |  15874  |  20418  |    0    |
|----------|----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|FFT_Buffer_im|    2   |    0   |    0   |    0   |
|FFT_Buffer_re|    2   |    0   |    0   |    0   |
|  FFT_out_im |    2   |    0   |    0   |    0   |
|  FFT_out_re |    2   |    0   |    0   |    0   |
|    W_imag   |    1   |    0   |    0   |    -   |
|   W_imag27  |    1   |    0   |    0   |    -   |
|   W_imag28  |    1   |    0   |    0   |    -   |
|   W_imag29  |    1   |    0   |    0   |    -   |
|   W_imag30  |    1   |    0   |    0   |    -   |
|   W_imag31  |    1   |    0   |    0   |    -   |
|   W_imag32  |    1   |    0   |    0   |    -   |
|   W_imag33  |    1   |    0   |    0   |    -   |
|   W_imag35  |    1   |    0   |    0   |    -   |
|    W_real   |    1   |    0   |    0   |    -   |
|   W_real36  |    1   |    0   |    0   |    -   |
|   W_real37  |    1   |    0   |    0   |    -   |
|   W_real38  |    1   |    0   |    0   |    -   |
|   W_real39  |    1   |    0   |    0   |    -   |
|   W_real40  |    1   |    0   |    0   |    -   |
|   W_real41  |    1   |    0   |    0   |    -   |
|   W_real42  |    1   |    0   |    0   |    -   |
|   W_real44  |    1   |    0   |    0   |    -   |
|  temp_array |    1   |    0   |    0   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |   27   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|FFT_out_im_addr_reg_732|   10   |
|FFT_out_im_load_reg_748|   32   |
|FFT_out_re_addr_reg_717|   10   |
|FFT_out_re_load_reg_737|   32   |
|  add_ln306_2_reg_693  |   31   |
|  add_ln311_2_reg_722  |   31   |
|   add_ln312_reg_727   |   31   |
|  data_addr_1_reg_742  |   32   |
|  data_addr_2_reg_753  |   32   |
| data_addr_read_reg_704|   32   |
|   data_addr_reg_698   |   32   |
|       i_reg_762       |    9   |
|   icmp_ln384_reg_772  |    1   |
|   icmp_ln385_reg_777  |    1   |
|     j24_0_reg_346     |   11   |
|      j_0_reg_334      |   11   |
|      j_1_reg_712      |   11   |
|       j_reg_688       |   11   |
|      l_0_reg_312      |    4   |
|       l_reg_660       |    4   |
|      n_0_reg_323      |    3   |
|       n_reg_674       |    3   |
|    p_06_rec_reg_357   |    9   |
|    p_cast6_reg_646    |   31   |
|     p_cast_reg_651    |   31   |
|     shl_ln_reg_665    |   14   |
|temp_array_addr_reg_767|    9   |
|temp_array_load_reg_782|   32   |
|  zext_ln305_1_reg_679 |   17   |
+-----------------------+--------+
|         Total         |   517  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_192  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_204 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_204 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_219 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_219 |  p1  |   2  |  32  |   64   ||    9    |
|   grp_write_fu_236   |  p4  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_280  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_292  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_305  |  p0  |   2  |   9  |   18   ||    9    |
|      j_0_reg_334     |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   340  ||  17.69  ||    72   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   40   |   117  |   251  |  15874 |  20418 |    0   |
|   Memory  |   27   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   517  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   67   |   117  |   269  |  16391 |  20490 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
