Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May 30 19:02:02 2019
| Host         : YC-YOGA running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Fibonacci_VGA_timing_summary_routed.rpt -pb Fibonacci_VGA_timing_summary_routed.pb -rpx Fibonacci_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Fibonacci_VGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: VDU/H_COUNT/Counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 16 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.334        0.000                      0                   16        0.205        0.000                      0                   16        3.000        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
CLK100MHZ                       {0.000 5.000}      10.000          100.000         
  clk_out1_Clocking_Wizard_1    {0.000 10.000}     20.000          50.000          
  clkfbout_Clocking_Wizard_1    {0.000 5.000}      10.000          100.000         
sys_clk_pin                     {0.000 5.000}      10.000          100.000         
  clk_out1_Clocking_Wizard_1_1  {0.000 10.000}     20.000          50.000          
  clkfbout_Clocking_Wizard_1_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_Clocking_Wizard_1         15.334        0.000                      0                   16        0.288        0.000                      0                   16        9.500        0.000                       0                    18  
  clkfbout_Clocking_Wizard_1                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_Clocking_Wizard_1_1       15.336        0.000                      0                   16        0.288        0.000                      0                   16        9.500        0.000                       0                    18  
  clkfbout_Clocking_Wizard_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clocking_Wizard_1_1  clk_out1_Clocking_Wizard_1         15.334        0.000                      0                   16        0.205        0.000                      0                   16  
clk_out1_Clocking_Wizard_1    clk_out1_Clocking_Wizard_1_1       15.334        0.000                      0                   16        0.205        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clocking_Wizard_1
  To Clock:  clk_out1_Clocking_Wizard_1

Setup :            0  Failing Endpoints,  Worst Slack       15.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.334ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 2.611ns (55.937%)  route 2.057ns (44.063%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.836 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.836    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 15.334    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.603ns (55.862%)  route 2.057ns (44.138%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.828 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.828    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.418ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.527ns (55.130%)  route 2.057ns (44.870%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.752 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.752    VDU/H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                 15.418    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.507ns (54.933%)  route 2.057ns (45.067%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.732 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.732    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.451ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 2.494ns (54.805%)  route 2.057ns (45.195%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.719 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.719    VDU/H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 15.451    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.486ns (54.725%)  route 2.057ns (45.275%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.711 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 2.410ns (53.955%)  route 2.057ns (46.045%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.635 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.635    VDU/H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.555ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.390ns (53.748%)  route 2.057ns (46.252%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.615 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.615    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.555    

Slack (MET) :             15.567ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.377ns (53.612%)  route 2.057ns (46.388%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.602 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.602    VDU/H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.168    VDU/H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                 15.567    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 2.369ns (53.528%)  route 2.057ns (46.472%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.594 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.594    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.168    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 15.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[11]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[8]_i_2_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[15]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[12]_i_2_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[7]/Q
                         net (fo=3, routed)           0.160    -0.243    VDU/H_COUNT/Point_X[7]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  VDU/H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    VDU/H_COUNT/Counter[4]_i_2_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.134 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.161    -0.242    VDU/H_COUNT/Point_X[3]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.197    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.133 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    VDU/H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  VDU/H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.183    VDU/H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.113 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.113    VDU/H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.112 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.112    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.956%)  route 0.186ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.217    VDU/H_COUNT/Point_X[4]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  VDU/H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.172    VDU/H_COUNT/Counter[4]_i_5_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.102 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    VDU/H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.215    VDU/H_COUNT/Point_X[8]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  VDU/H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.170    VDU/H_COUNT/Counter[8]_i_5_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.100 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.100    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.302ns (63.281%)  route 0.175ns (36.719%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.043    -0.185 r  VDU/H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    VDU/H_COUNT/Counter[0]_i_2_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.090 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    VDU/H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.077 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.077    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clocking_Wizard_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y141     VDU/H_COUNT/Counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y141     VDU/H_COUNT/Counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clocking_Wizard_1
  To Clock:  clkfbout_Clocking_Wizard_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clocking_Wizard_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   VDU/CLK100MHZ_to_CLK50MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clocking_Wizard_1_1
  To Clock:  clk_out1_Clocking_Wizard_1_1

Setup :            0  Failing Endpoints,  Worst Slack       15.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 2.611ns (55.937%)  route 2.057ns (44.063%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.836 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.836    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             15.344ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.603ns (55.862%)  route 2.057ns (44.138%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.828 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.828    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.344    

Slack (MET) :             15.420ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.527ns (55.130%)  route 2.057ns (44.870%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.752 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.752    VDU/H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                 15.420    

Slack (MET) :             15.440ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.507ns (54.933%)  route 2.057ns (45.067%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.732 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.732    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 15.440    

Slack (MET) :             15.453ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 2.494ns (54.805%)  route 2.057ns (45.195%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.719 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.719    VDU/H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 15.453    

Slack (MET) :             15.461ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.486ns (54.725%)  route 2.057ns (45.275%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.711 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                 15.461    

Slack (MET) :             15.537ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 2.410ns (53.955%)  route 2.057ns (46.045%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.635 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.635    VDU/H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 15.537    

Slack (MET) :             15.557ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.390ns (53.748%)  route 2.057ns (46.252%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.615 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.615    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.171    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.171    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.557    

Slack (MET) :             15.569ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.377ns (53.612%)  route 2.057ns (46.388%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.602 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.602    VDU/H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.170    VDU/H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.170    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                 15.569    

Slack (MET) :             15.577ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 2.369ns (53.528%)  route 2.057ns (46.472%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.594 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.594    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.082    19.061    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.170    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.170    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 15.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[11]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[8]_i_2_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[15]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[12]_i_2_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[7]/Q
                         net (fo=3, routed)           0.160    -0.243    VDU/H_COUNT/Point_X[7]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  VDU/H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    VDU/H_COUNT/Counter[4]_i_2_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.134 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.161    -0.242    VDU/H_COUNT/Point_X[3]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.197    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.133 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    VDU/H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  VDU/H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.183    VDU/H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.113 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.113    VDU/H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.112 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.112    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.956%)  route 0.186ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.217    VDU/H_COUNT/Point_X[4]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  VDU/H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.172    VDU/H_COUNT/Counter[4]_i_5_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.102 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    VDU/H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.215    VDU/H_COUNT/Point_X[8]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  VDU/H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.170    VDU/H_COUNT/Counter[8]_i_5_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.100 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.100    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.302ns (63.281%)  route 0.175ns (36.719%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.043    -0.185 r  VDU/H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    VDU/H_COUNT/Counter[0]_i_2_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.090 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    VDU/H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.433    VDU/H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.077 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.077    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.432    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clocking_Wizard_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y141     VDU/H_COUNT/Counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y144     VDU/H_COUNT/Counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X2Y141     VDU/H_COUNT/Counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y143     VDU/H_COUNT/Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y144     VDU/H_COUNT/Counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X2Y141     VDU/H_COUNT/Counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clocking_Wizard_1_1
  To Clock:  clkfbout_Clocking_Wizard_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clocking_Wizard_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   VDU/CLK100MHZ_to_CLK50MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clocking_Wizard_1_1
  To Clock:  clk_out1_Clocking_Wizard_1

Setup :            0  Failing Endpoints,  Worst Slack       15.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.334ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 2.611ns (55.937%)  route 2.057ns (44.063%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.836 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.836    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 15.334    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.603ns (55.862%)  route 2.057ns (44.138%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.828 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.828    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.418ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.527ns (55.130%)  route 2.057ns (44.870%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.752 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.752    VDU/H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                 15.418    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.507ns (54.933%)  route 2.057ns (45.067%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.732 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.732    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.451ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 2.494ns (54.805%)  route 2.057ns (45.195%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.719 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.719    VDU/H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 15.451    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.486ns (54.725%)  route 2.057ns (45.275%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.711 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 2.410ns (53.955%)  route 2.057ns (46.045%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.635 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.635    VDU/H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.555ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.390ns (53.748%)  route 2.057ns (46.252%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.615 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.615    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.555    

Slack (MET) :             15.567ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.377ns (53.612%)  route 2.057ns (46.388%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.602 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.602    VDU/H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.168    VDU/H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                 15.567    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1 rise@20.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 2.369ns (53.528%)  route 2.057ns (46.472%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.594 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.594    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.168    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 15.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[11]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[8]_i_2_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[15]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[12]_i_2_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[7]/Q
                         net (fo=3, routed)           0.160    -0.243    VDU/H_COUNT/Point_X[7]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  VDU/H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    VDU/H_COUNT/Counter[4]_i_2_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.134 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.161    -0.242    VDU/H_COUNT/Point_X[3]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.197    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.133 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    VDU/H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  VDU/H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.183    VDU/H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.113 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.113    VDU/H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.112 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.112    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.956%)  route 0.186ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.217    VDU/H_COUNT/Point_X[4]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  VDU/H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.172    VDU/H_COUNT/Counter[4]_i_5_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.102 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    VDU/H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.215    VDU/H_COUNT/Point_X[8]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  VDU/H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.170    VDU/H_COUNT/Counter[8]_i_5_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.100 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.100    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.302ns (63.281%)  route 0.175ns (36.719%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.043    -0.185 r  VDU/H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    VDU/H_COUNT/Counter[0]_i_2_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.090 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    VDU/H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1 rise@0.000ns - clk_out1_Clocking_Wizard_1_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.077 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.077    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clocking_Wizard_1
  To Clock:  clk_out1_Clocking_Wizard_1_1

Setup :            0  Failing Endpoints,  Worst Slack       15.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.334ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 2.611ns (55.937%)  route 2.057ns (44.063%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.836 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.836    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                 15.334    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 2.603ns (55.862%)  route 2.057ns (44.138%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.828 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.828    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.418ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.527ns (55.130%)  route 2.057ns (44.870%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.752 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.752    VDU/H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                 15.418    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 2.507ns (54.933%)  route 2.057ns (45.067%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.513 r  VDU/H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.513    VDU/H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.732 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.732    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y144         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.451ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 2.494ns (54.805%)  route 2.057ns (45.195%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.719 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.719    VDU/H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 15.451    

Slack (MET) :             15.459ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.486ns (54.725%)  route 2.057ns (45.275%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.711 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.711    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 2.410ns (53.955%)  route 2.057ns (46.045%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.635 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.635    VDU/H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.555ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 2.390ns (53.748%)  route 2.057ns (46.252%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.396 r  VDU/H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.396    VDU/H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.615 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.615    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.589    18.568    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.576    19.144    
                         clock uncertainty           -0.084    19.060    
    SLICE_X2Y143         FDRE (Setup_fdre_C_D)        0.109    19.169    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.169    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 15.555    

Slack (MET) :             15.567ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.377ns (53.612%)  route 2.057ns (46.388%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.602 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.602    VDU/H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.168    VDU/H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                 15.567    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_Clocking_Wizard_1_1 rise@20.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 2.369ns (53.528%)  route 2.057ns (46.472%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.708    -0.832    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.819     0.505    VDU/H_COUNT/Point_X[3]
    SLICE_X3Y142         LUT3 (Prop_lut3_I1_O)        0.124     0.629 r  VDU/H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.629    VDU/H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X3Y142         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.179 r  VDU/H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.179    VDU/H_COUNT/Counter1_carry_n_0
    SLICE_X3Y143         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.336 f  VDU/H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          1.237     2.574    VDU/H_COUNT/load
    SLICE_X2Y141         LUT2 (Prop_lut2_I1_O)        0.329     2.903 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.903    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.279 r  VDU/H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.279    VDU/H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.594 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.594    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.588    18.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.576    19.143    
                         clock uncertainty           -0.084    19.059    
    SLICE_X2Y142         FDRE (Setup_fdre_C_D)        0.109    19.168    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.168    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                 15.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[11]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[8]_i_2_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.253    VDU/H_COUNT/Counter_reg[15]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.208 r  VDU/H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.208    VDU/H_COUNT/Counter[12]_i_2_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.144 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.144    VDU/H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[7]/Q
                         net (fo=3, routed)           0.160    -0.243    VDU/H_COUNT/Point_X[7]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  VDU/H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.198    VDU/H_COUNT/Counter[4]_i_2_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.134 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.134    VDU/H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.849%)  route 0.161ns (37.151%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.161    -0.242    VDU/H_COUNT/Point_X[3]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.197 r  VDU/H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.197    VDU/H_COUNT/Counter[0]_i_3_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.133 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.133    VDU/H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.045    -0.183 r  VDU/H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.183    VDU/H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.113 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.113    VDU/H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.112 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.112    VDU/H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.956%)  route 0.186ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.186    -0.217    VDU/H_COUNT/Point_X[4]
    SLICE_X2Y142         LUT2 (Prop_lut2_I0_O)        0.045    -0.172 r  VDU/H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.172    VDU/H_COUNT/Counter[4]_i_5_n_0
    SLICE_X2Y142         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.102 r  VDU/H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    VDU/H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y142         FDRE                                         r  VDU/H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.279ns (59.815%)  route 0.187ns (40.185%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[8]/Q
                         net (fo=3, routed)           0.187    -0.215    VDU/H_COUNT/Point_X[8]
    SLICE_X2Y143         LUT2 (Prop_lut2_I0_O)        0.045    -0.170 r  VDU/H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.170    VDU/H_COUNT/Counter[8]_i_5_n_0
    SLICE_X2Y143         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.100 r  VDU/H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.100    VDU/H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y143         FDRE                                         r  VDU/H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.302ns (63.281%)  route 0.175ns (36.719%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.597    -0.567    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  VDU/H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.228    VDU/H_COUNT/Point_X[0]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.043    -0.185 r  VDU/H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    VDU/H_COUNT/Counter[0]_i_2_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    -0.090 r  VDU/H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.090    VDU/H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.870    -0.803    VDU/H_COUNT/clk_out1
    SLICE_X2Y141         FDRE                                         r  VDU/H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.084    -0.484    
    SLICE_X2Y141         FDRE (Hold_fdre_C_D)         0.134    -0.350    VDU/H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VDU/H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VDU/H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clocking_Wizard_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_Clocking_Wizard_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clocking_Wizard_1_1 rise@0.000ns - clk_out1_Clocking_Wizard_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.181%)  route 0.175ns (35.819%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clocking_Wizard_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.598    -0.566    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y144         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  VDU/H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.175    -0.227    VDU/H_COUNT/Counter_reg[12]
    SLICE_X2Y144         LUT2 (Prop_lut2_I0_O)        0.045    -0.182 r  VDU/H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.182    VDU/H_COUNT/Counter[12]_i_5_n_0
    SLICE_X2Y144         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.077 r  VDU/H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.077    VDU/H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clocking_Wizard_1_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_in1_Clocking_Wizard_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    VDU/CLK100MHZ_to_CLK50MHZ/inst/clk_out1_Clocking_Wizard_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  VDU/CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.871    -0.802    VDU/H_COUNT/clk_out1
    SLICE_X2Y144         FDRE                                         r  VDU/H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.084    -0.483    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.134    -0.349    VDU/H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.272    





