ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	HAL_FMC_MspInit:
  26              	.LFB165:
  27              		.file 1 "Core/Src/stm32f7xx_hal_msp.c"
   1:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_hal_msp.c **** /**
   3:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f7xx_hal_msp.c ****   * @file         stm32f7xx_hal_msp.c
   5:Core/Src/stm32f7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f7xx_hal_msp.c ****   *
  10:Core/Src/stm32f7xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f7xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f7xx_hal_msp.c ****   *
  13:Core/Src/stm32f7xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f7xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f7xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f7xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f7xx_hal_msp.c ****   *
  18:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f7xx_hal_msp.c ****   */
  20:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f7xx_hal_msp.c **** 
  22:Core/Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f7xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f7xx_hal_msp.c **** 
  26:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc3;
  28:Core/Src/stm32f7xx_hal_msp.c **** 
  29:Core/Src/stm32f7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdmmc1_rx;
  30:Core/Src/stm32f7xx_hal_msp.c **** 
  31:Core/Src/stm32f7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_sdmmc1_tx;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 2


  32:Core/Src/stm32f7xx_hal_msp.c **** 
  33:Core/Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  35:Core/Src/stm32f7xx_hal_msp.c **** 
  36:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
  37:Core/Src/stm32f7xx_hal_msp.c **** 
  38:Core/Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  40:Core/Src/stm32f7xx_hal_msp.c **** 
  41:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  42:Core/Src/stm32f7xx_hal_msp.c **** 
  43:Core/Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  45:Core/Src/stm32f7xx_hal_msp.c **** 
  46:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  47:Core/Src/stm32f7xx_hal_msp.c **** 
  48:Core/Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  50:Core/Src/stm32f7xx_hal_msp.c **** 
  51:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  52:Core/Src/stm32f7xx_hal_msp.c **** 
  53:Core/Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/stm32f7xx_hal_msp.c **** 
  56:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  57:Core/Src/stm32f7xx_hal_msp.c **** 
  58:Core/Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  59:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  60:Core/Src/stm32f7xx_hal_msp.c **** 
  61:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  62:Core/Src/stm32f7xx_hal_msp.c **** 
  63:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/stm32f7xx_hal_msp.c **** 
  65:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  66:Core/Src/stm32f7xx_hal_msp.c **** 
  67:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  68:Core/Src/stm32f7xx_hal_msp.c ****                                                                                                    
  69:Core/Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  70:Core/Src/stm32f7xx_hal_msp.c ****   */
  71:Core/Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  72:Core/Src/stm32f7xx_hal_msp.c **** {
  73:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  74:Core/Src/stm32f7xx_hal_msp.c **** 
  75:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  76:Core/Src/stm32f7xx_hal_msp.c **** 
  77:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  78:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  79:Core/Src/stm32f7xx_hal_msp.c **** 
  80:Core/Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  81:Core/Src/stm32f7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  82:Core/Src/stm32f7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  83:Core/Src/stm32f7xx_hal_msp.c **** 
  84:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  85:Core/Src/stm32f7xx_hal_msp.c **** 
  86:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  87:Core/Src/stm32f7xx_hal_msp.c **** }
  88:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 3


  89:Core/Src/stm32f7xx_hal_msp.c **** /**
  90:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP Initialization
  91:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  92:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  93:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
  94:Core/Src/stm32f7xx_hal_msp.c **** */
  95:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  96:Core/Src/stm32f7xx_hal_msp.c **** {
  97:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  98:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
  99:Core/Src/stm32f7xx_hal_msp.c ****   {
 100:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 101:Core/Src/stm32f7xx_hal_msp.c **** 
 102:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
 103:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 104:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 105:Core/Src/stm32f7xx_hal_msp.c **** 
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 107:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 108:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 109:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> ADC3_IN5
 110:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> ADC3_IN4
 111:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 112:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> ADC3_IN7
 113:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> ADC3_IN6
 114:Core/Src/stm32f7xx_hal_msp.c ****     PA0/WKUP     ------> ADC3_IN0
 115:Core/Src/stm32f7xx_hal_msp.c ****     */
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 117:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 118:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 119:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 121:Core/Src/stm32f7xx_hal_msp.c **** 
 122:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 123:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 124:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 126:Core/Src/stm32f7xx_hal_msp.c **** 
 127:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC3 DMA Init */
 128:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC3 Init */
 129:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Instance = DMA2_Stream0;
 130:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 131:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 132:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 133:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 134:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 135:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 136:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Mode = DMA_NORMAL;
 137:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 138:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 139:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 140:Core/Src/stm32f7xx_hal_msp.c ****     {
 141:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 142:Core/Src/stm32f7xx_hal_msp.c ****     }
 143:Core/Src/stm32f7xx_hal_msp.c **** 
 144:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 145:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 4


 146:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC3 interrupt Init */
 147:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 148:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 149:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 150:Core/Src/stm32f7xx_hal_msp.c **** 
 151:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 152:Core/Src/stm32f7xx_hal_msp.c ****   }
 153:Core/Src/stm32f7xx_hal_msp.c **** 
 154:Core/Src/stm32f7xx_hal_msp.c **** }
 155:Core/Src/stm32f7xx_hal_msp.c **** 
 156:Core/Src/stm32f7xx_hal_msp.c **** /**
 157:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 158:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 159:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 160:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32f7xx_hal_msp.c **** */
 162:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 163:Core/Src/stm32f7xx_hal_msp.c **** {
 164:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 165:Core/Src/stm32f7xx_hal_msp.c ****   {
 166:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 167:Core/Src/stm32f7xx_hal_msp.c **** 
 168:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 169:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 170:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 171:Core/Src/stm32f7xx_hal_msp.c **** 
 172:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 173:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> ADC3_IN5
 174:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> ADC3_IN4
 175:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 176:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> ADC3_IN7
 177:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> ADC3_IN6
 178:Core/Src/stm32f7xx_hal_msp.c ****     PA0/WKUP     ------> ADC3_IN0
 179:Core/Src/stm32f7xx_hal_msp.c ****     */
 180:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 181:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 182:Core/Src/stm32f7xx_hal_msp.c **** 
 183:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARDUINO_A0_GPIO_Port, ARDUINO_A0_Pin);
 184:Core/Src/stm32f7xx_hal_msp.c **** 
 185:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC3 DMA DeInit */
 186:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 187:Core/Src/stm32f7xx_hal_msp.c **** 
 188:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC3 interrupt DeInit */
 189:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 190:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 191:Core/Src/stm32f7xx_hal_msp.c **** 
 192:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 193:Core/Src/stm32f7xx_hal_msp.c ****   }
 194:Core/Src/stm32f7xx_hal_msp.c **** 
 195:Core/Src/stm32f7xx_hal_msp.c **** }
 196:Core/Src/stm32f7xx_hal_msp.c **** 
 197:Core/Src/stm32f7xx_hal_msp.c **** /**
 198:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP Initialization
 199:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 200:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 201:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 202:Core/Src/stm32f7xx_hal_msp.c **** */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 5


 203:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 204:Core/Src/stm32f7xx_hal_msp.c **** {
 205:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 206:Core/Src/stm32f7xx_hal_msp.c ****   {
 207:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
 208:Core/Src/stm32f7xx_hal_msp.c **** 
 209:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
 210:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 213:Core/Src/stm32f7xx_hal_msp.c **** 
 214:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 215:Core/Src/stm32f7xx_hal_msp.c ****   }
 216:Core/Src/stm32f7xx_hal_msp.c **** 
 217:Core/Src/stm32f7xx_hal_msp.c **** }
 218:Core/Src/stm32f7xx_hal_msp.c **** 
 219:Core/Src/stm32f7xx_hal_msp.c **** /**
 220:Core/Src/stm32f7xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 221:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 222:Core/Src/stm32f7xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 223:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 224:Core/Src/stm32f7xx_hal_msp.c **** */
 225:Core/Src/stm32f7xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 226:Core/Src/stm32f7xx_hal_msp.c **** {
 227:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 228:Core/Src/stm32f7xx_hal_msp.c ****   {
 229:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 230:Core/Src/stm32f7xx_hal_msp.c **** 
 231:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 232:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 233:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 235:Core/Src/stm32f7xx_hal_msp.c **** 
 236:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 237:Core/Src/stm32f7xx_hal_msp.c ****   }
 238:Core/Src/stm32f7xx_hal_msp.c **** 
 239:Core/Src/stm32f7xx_hal_msp.c **** }
 240:Core/Src/stm32f7xx_hal_msp.c **** 
 241:Core/Src/stm32f7xx_hal_msp.c **** /**
 242:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP Initialization
 243:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 244:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 245:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 246:Core/Src/stm32f7xx_hal_msp.c **** */
 247:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
 248:Core/Src/stm32f7xx_hal_msp.c **** {
 249:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 250:Core/Src/stm32f7xx_hal_msp.c ****   {
 251:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 0 */
 252:Core/Src/stm32f7xx_hal_msp.c **** 
 253:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 0 */
 254:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 255:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_ENABLE();
 256:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 257:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 258:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 259:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 6


 260:Core/Src/stm32f7xx_hal_msp.c **** 
 261:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspInit 1 */
 262:Core/Src/stm32f7xx_hal_msp.c ****   }
 263:Core/Src/stm32f7xx_hal_msp.c **** 
 264:Core/Src/stm32f7xx_hal_msp.c **** }
 265:Core/Src/stm32f7xx_hal_msp.c **** 
 266:Core/Src/stm32f7xx_hal_msp.c **** /**
 267:Core/Src/stm32f7xx_hal_msp.c **** * @brief DMA2D MSP De-Initialization
 268:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 269:Core/Src/stm32f7xx_hal_msp.c **** * @param hdma2d: DMA2D handle pointer
 270:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 271:Core/Src/stm32f7xx_hal_msp.c **** */
 272:Core/Src/stm32f7xx_hal_msp.c **** void HAL_DMA2D_MspDeInit(DMA2D_HandleTypeDef* hdma2d)
 273:Core/Src/stm32f7xx_hal_msp.c **** {
 274:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 275:Core/Src/stm32f7xx_hal_msp.c ****   {
 276:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 0 */
 277:Core/Src/stm32f7xx_hal_msp.c **** 
 278:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 0 */
 279:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 280:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_DMA2D_CLK_DISABLE();
 281:Core/Src/stm32f7xx_hal_msp.c **** 
 282:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt DeInit */
 283:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(DMA2D_IRQn);
 284:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 285:Core/Src/stm32f7xx_hal_msp.c **** 
 286:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END DMA2D_MspDeInit 1 */
 287:Core/Src/stm32f7xx_hal_msp.c ****   }
 288:Core/Src/stm32f7xx_hal_msp.c **** 
 289:Core/Src/stm32f7xx_hal_msp.c **** }
 290:Core/Src/stm32f7xx_hal_msp.c **** 
 291:Core/Src/stm32f7xx_hal_msp.c **** /**
 292:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP Initialization
 293:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 294:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 295:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 296:Core/Src/stm32f7xx_hal_msp.c **** */
 297:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 298:Core/Src/stm32f7xx_hal_msp.c **** {
 299:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 300:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 301:Core/Src/stm32f7xx_hal_msp.c ****   {
 302:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 303:Core/Src/stm32f7xx_hal_msp.c **** 
 304:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 305:Core/Src/stm32f7xx_hal_msp.c **** 
 306:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 307:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 308:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
 309:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 310:Core/Src/stm32f7xx_hal_msp.c ****     */
 311:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 312:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 313:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 314:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 315:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 316:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 7


 317:Core/Src/stm32f7xx_hal_msp.c **** 
 318:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 319:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 320:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 321:Core/Src/stm32f7xx_hal_msp.c **** 
 322:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 323:Core/Src/stm32f7xx_hal_msp.c ****   }
 324:Core/Src/stm32f7xx_hal_msp.c **** 
 325:Core/Src/stm32f7xx_hal_msp.c **** }
 326:Core/Src/stm32f7xx_hal_msp.c **** 
 327:Core/Src/stm32f7xx_hal_msp.c **** /**
 328:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 329:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 330:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 331:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 332:Core/Src/stm32f7xx_hal_msp.c **** */
 333:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 334:Core/Src/stm32f7xx_hal_msp.c **** {
 335:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 336:Core/Src/stm32f7xx_hal_msp.c ****   {
 337:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 338:Core/Src/stm32f7xx_hal_msp.c **** 
 339:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 340:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 341:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 342:Core/Src/stm32f7xx_hal_msp.c **** 
 343:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 344:Core/Src/stm32f7xx_hal_msp.c ****     PH7     ------> I2C3_SCL
 345:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 346:Core/Src/stm32f7xx_hal_msp.c ****     */
 347:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 348:Core/Src/stm32f7xx_hal_msp.c **** 
 349:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 350:Core/Src/stm32f7xx_hal_msp.c **** 
 351:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 352:Core/Src/stm32f7xx_hal_msp.c **** 
 353:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 354:Core/Src/stm32f7xx_hal_msp.c ****   }
 355:Core/Src/stm32f7xx_hal_msp.c **** 
 356:Core/Src/stm32f7xx_hal_msp.c **** }
 357:Core/Src/stm32f7xx_hal_msp.c **** 
 358:Core/Src/stm32f7xx_hal_msp.c **** /**
 359:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP Initialization
 360:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 361:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 362:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 363:Core/Src/stm32f7xx_hal_msp.c **** */
 364:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
 365:Core/Src/stm32f7xx_hal_msp.c **** {
 366:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 367:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 368:Core/Src/stm32f7xx_hal_msp.c ****   {
 369:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 0 */
 370:Core/Src/stm32f7xx_hal_msp.c **** 
 371:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 0 */
 372:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 373:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_ENABLE();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 8


 374:Core/Src/stm32f7xx_hal_msp.c **** 
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 376:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 377:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 378:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 380:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 381:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 382:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 383:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 384:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 385:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 386:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 387:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 388:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 389:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 390:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 391:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 392:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
 393:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 394:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 395:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 396:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 397:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 398:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 399:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 400:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 401:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 402:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 403:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 404:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 405:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 406:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 407:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 408:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 409:Core/Src/stm32f7xx_hal_msp.c ****     */
 410:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B0_Pin;
 411:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 412:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 413:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 414:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 415:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 416:Core/Src/stm32f7xx_hal_msp.c **** 
 417:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 418:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 419:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 420:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
 421:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 423:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 424:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 425:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 426:Core/Src/stm32f7xx_hal_msp.c **** 
 427:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 428:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 429:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 430:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 9


 431:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 433:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 434:Core/Src/stm32f7xx_hal_msp.c **** 
 435:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_B4_Pin;
 436:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 438:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 439:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 440:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 441:Core/Src/stm32f7xx_hal_msp.c **** 
 442:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 443:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 446:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 447:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 448:Core/Src/stm32f7xx_hal_msp.c **** 
 449:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt Init */
 450:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 451:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 452:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 453:Core/Src/stm32f7xx_hal_msp.c **** 
 454:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspInit 1 */
 455:Core/Src/stm32f7xx_hal_msp.c ****   }
 456:Core/Src/stm32f7xx_hal_msp.c **** 
 457:Core/Src/stm32f7xx_hal_msp.c **** }
 458:Core/Src/stm32f7xx_hal_msp.c **** 
 459:Core/Src/stm32f7xx_hal_msp.c **** /**
 460:Core/Src/stm32f7xx_hal_msp.c **** * @brief LTDC MSP De-Initialization
 461:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 462:Core/Src/stm32f7xx_hal_msp.c **** * @param hltdc: LTDC handle pointer
 463:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 464:Core/Src/stm32f7xx_hal_msp.c **** */
 465:Core/Src/stm32f7xx_hal_msp.c **** void HAL_LTDC_MspDeInit(LTDC_HandleTypeDef* hltdc)
 466:Core/Src/stm32f7xx_hal_msp.c **** {
 467:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 468:Core/Src/stm32f7xx_hal_msp.c ****   {
 469:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 0 */
 470:Core/Src/stm32f7xx_hal_msp.c **** 
 471:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 0 */
 472:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 473:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_LTDC_CLK_DISABLE();
 474:Core/Src/stm32f7xx_hal_msp.c **** 
 475:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 476:Core/Src/stm32f7xx_hal_msp.c ****     PE4     ------> LTDC_B0
 477:Core/Src/stm32f7xx_hal_msp.c ****     PJ13     ------> LTDC_B1
 478:Core/Src/stm32f7xx_hal_msp.c ****     PK7     ------> LTDC_DE
 479:Core/Src/stm32f7xx_hal_msp.c ****     PK6     ------> LTDC_B7
 480:Core/Src/stm32f7xx_hal_msp.c ****     PK5     ------> LTDC_B6
 481:Core/Src/stm32f7xx_hal_msp.c ****     PG12     ------> LTDC_B4
 482:Core/Src/stm32f7xx_hal_msp.c ****     PJ14     ------> LTDC_B2
 483:Core/Src/stm32f7xx_hal_msp.c ****     PI10     ------> LTDC_HSYNC
 484:Core/Src/stm32f7xx_hal_msp.c ****     PK4     ------> LTDC_B5
 485:Core/Src/stm32f7xx_hal_msp.c ****     PJ15     ------> LTDC_B3
 486:Core/Src/stm32f7xx_hal_msp.c ****     PI9     ------> LTDC_VSYNC
 487:Core/Src/stm32f7xx_hal_msp.c ****     PK1     ------> LTDC_G6
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 10


 488:Core/Src/stm32f7xx_hal_msp.c ****     PK2     ------> LTDC_G7
 489:Core/Src/stm32f7xx_hal_msp.c ****     PI15     ------> LTDC_R0
 490:Core/Src/stm32f7xx_hal_msp.c ****     PJ11     ------> LTDC_G4
 491:Core/Src/stm32f7xx_hal_msp.c ****     PK0     ------> LTDC_G5
 492:Core/Src/stm32f7xx_hal_msp.c ****     PI14     ------> LTDC_CLK
 493:Core/Src/stm32f7xx_hal_msp.c ****     PJ8     ------> LTDC_G1
 494:Core/Src/stm32f7xx_hal_msp.c ****     PJ10     ------> LTDC_G3
 495:Core/Src/stm32f7xx_hal_msp.c ****     PJ7     ------> LTDC_G0
 496:Core/Src/stm32f7xx_hal_msp.c ****     PJ9     ------> LTDC_G2
 497:Core/Src/stm32f7xx_hal_msp.c ****     PJ6     ------> LTDC_R7
 498:Core/Src/stm32f7xx_hal_msp.c ****     PJ4     ------> LTDC_R5
 499:Core/Src/stm32f7xx_hal_msp.c ****     PJ5     ------> LTDC_R6
 500:Core/Src/stm32f7xx_hal_msp.c ****     PJ3     ------> LTDC_R4
 501:Core/Src/stm32f7xx_hal_msp.c ****     PJ2     ------> LTDC_R3
 502:Core/Src/stm32f7xx_hal_msp.c ****     PJ0     ------> LTDC_R1
 503:Core/Src/stm32f7xx_hal_msp.c ****     PJ1     ------> LTDC_R2
 504:Core/Src/stm32f7xx_hal_msp.c ****     */
 505:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B0_GPIO_Port, LCD_B0_Pin);
 506:Core/Src/stm32f7xx_hal_msp.c **** 
 507:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOJ, LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 508:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 509:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
 510:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin);
 511:Core/Src/stm32f7xx_hal_msp.c **** 
 512:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOK, LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 513:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
 514:Core/Src/stm32f7xx_hal_msp.c **** 
 515:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_B4_GPIO_Port, LCD_B4_Pin);
 516:Core/Src/stm32f7xx_hal_msp.c **** 
 517:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin);
 518:Core/Src/stm32f7xx_hal_msp.c **** 
 519:Core/Src/stm32f7xx_hal_msp.c ****     /* LTDC interrupt DeInit */
 520:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LTDC_IRQn);
 521:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 522:Core/Src/stm32f7xx_hal_msp.c **** 
 523:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END LTDC_MspDeInit 1 */
 524:Core/Src/stm32f7xx_hal_msp.c ****   }
 525:Core/Src/stm32f7xx_hal_msp.c **** 
 526:Core/Src/stm32f7xx_hal_msp.c **** }
 527:Core/Src/stm32f7xx_hal_msp.c **** 
 528:Core/Src/stm32f7xx_hal_msp.c **** /**
 529:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP Initialization
 530:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 531:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 532:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 533:Core/Src/stm32f7xx_hal_msp.c **** */
 534:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
 535:Core/Src/stm32f7xx_hal_msp.c **** {
 536:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 537:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 538:Core/Src/stm32f7xx_hal_msp.c ****   {
 539:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
 540:Core/Src/stm32f7xx_hal_msp.c **** 
 541:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
 542:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 543:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
 544:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 11


 545:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 546:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 547:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 548:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 549:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 550:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 551:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 552:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 553:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 554:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 555:Core/Src/stm32f7xx_hal_msp.c ****     */
 556:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D2_Pin;
 557:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 558:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 559:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 560:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 561:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 562:Core/Src/stm32f7xx_hal_msp.c **** 
 563:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 564:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 565:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 566:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 567:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 568:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 569:Core/Src/stm32f7xx_hal_msp.c **** 
 570:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 571:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 572:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 573:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 574:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 575:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 576:Core/Src/stm32f7xx_hal_msp.c **** 
 577:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 578:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 579:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 580:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 581:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 582:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 583:Core/Src/stm32f7xx_hal_msp.c **** 
 584:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 585:Core/Src/stm32f7xx_hal_msp.c **** 
 586:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 587:Core/Src/stm32f7xx_hal_msp.c ****   }
 588:Core/Src/stm32f7xx_hal_msp.c **** 
 589:Core/Src/stm32f7xx_hal_msp.c **** }
 590:Core/Src/stm32f7xx_hal_msp.c **** 
 591:Core/Src/stm32f7xx_hal_msp.c **** /**
 592:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 593:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 594:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 595:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 596:Core/Src/stm32f7xx_hal_msp.c **** */
 597:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 598:Core/Src/stm32f7xx_hal_msp.c **** {
 599:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 600:Core/Src/stm32f7xx_hal_msp.c ****   {
 601:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 12


 602:Core/Src/stm32f7xx_hal_msp.c **** 
 603:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 604:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 605:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 606:Core/Src/stm32f7xx_hal_msp.c **** 
 607:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 608:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 609:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 610:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 611:Core/Src/stm32f7xx_hal_msp.c ****     PD12     ------> QUADSPI_BK1_IO1
 612:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 613:Core/Src/stm32f7xx_hal_msp.c ****     PD11     ------> QUADSPI_BK1_IO0
 614:Core/Src/stm32f7xx_hal_msp.c ****     */
 615:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(QSPI_D2_GPIO_Port, QSPI_D2_Pin);
 616:Core/Src/stm32f7xx_hal_msp.c **** 
 617:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, QSPI_NCS_Pin|GPIO_PIN_2);
 618:Core/Src/stm32f7xx_hal_msp.c **** 
 619:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin);
 620:Core/Src/stm32f7xx_hal_msp.c **** 
 621:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 622:Core/Src/stm32f7xx_hal_msp.c **** 
 623:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 624:Core/Src/stm32f7xx_hal_msp.c ****   }
 625:Core/Src/stm32f7xx_hal_msp.c **** 
 626:Core/Src/stm32f7xx_hal_msp.c **** }
 627:Core/Src/stm32f7xx_hal_msp.c **** 
 628:Core/Src/stm32f7xx_hal_msp.c **** /**
 629:Core/Src/stm32f7xx_hal_msp.c **** * @brief RTC MSP Initialization
 630:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 631:Core/Src/stm32f7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 632:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 633:Core/Src/stm32f7xx_hal_msp.c **** */
 634:Core/Src/stm32f7xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 635:Core/Src/stm32f7xx_hal_msp.c **** {
 636:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 637:Core/Src/stm32f7xx_hal_msp.c ****   {
 638:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 639:Core/Src/stm32f7xx_hal_msp.c **** 
 640:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 641:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 642:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 643:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 644:Core/Src/stm32f7xx_hal_msp.c **** 
 645:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 646:Core/Src/stm32f7xx_hal_msp.c ****   }
 647:Core/Src/stm32f7xx_hal_msp.c **** 
 648:Core/Src/stm32f7xx_hal_msp.c **** }
 649:Core/Src/stm32f7xx_hal_msp.c **** 
 650:Core/Src/stm32f7xx_hal_msp.c **** /**
 651:Core/Src/stm32f7xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 652:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 653:Core/Src/stm32f7xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 654:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 655:Core/Src/stm32f7xx_hal_msp.c **** */
 656:Core/Src/stm32f7xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 657:Core/Src/stm32f7xx_hal_msp.c **** {
 658:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 13


 659:Core/Src/stm32f7xx_hal_msp.c ****   {
 660:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 661:Core/Src/stm32f7xx_hal_msp.c **** 
 662:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 663:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 664:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 665:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 666:Core/Src/stm32f7xx_hal_msp.c **** 
 667:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 668:Core/Src/stm32f7xx_hal_msp.c ****   }
 669:Core/Src/stm32f7xx_hal_msp.c **** 
 670:Core/Src/stm32f7xx_hal_msp.c **** }
 671:Core/Src/stm32f7xx_hal_msp.c **** 
 672:Core/Src/stm32f7xx_hal_msp.c **** /**
 673:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP Initialization
 674:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 675:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 676:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 677:Core/Src/stm32f7xx_hal_msp.c **** */
 678:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
 679:Core/Src/stm32f7xx_hal_msp.c **** {
 680:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 681:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 682:Core/Src/stm32f7xx_hal_msp.c ****   {
 683:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 0 */
 684:Core/Src/stm32f7xx_hal_msp.c **** 
 685:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 0 */
 686:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 687:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_ENABLE();
 688:Core/Src/stm32f7xx_hal_msp.c **** 
 689:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 690:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 691:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 692:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 693:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 694:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 695:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 696:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 697:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 698:Core/Src/stm32f7xx_hal_msp.c ****     */
 699:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 700:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 701:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 702:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 703:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 704:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 705:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 706:Core/Src/stm32f7xx_hal_msp.c **** 
 707:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 708:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 709:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 710:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 711:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 712:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 713:Core/Src/stm32f7xx_hal_msp.c **** 
 714:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 DMA Init */
 715:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1_RX Init */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 14


 716:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 717:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 718:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 719:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 720:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 721:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 722:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 723:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 724:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 725:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 726:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 727:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 728:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 729:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 730:Core/Src/stm32f7xx_hal_msp.c ****     {
 731:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 732:Core/Src/stm32f7xx_hal_msp.c ****     }
 733:Core/Src/stm32f7xx_hal_msp.c **** 
 734:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 735:Core/Src/stm32f7xx_hal_msp.c **** 
 736:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1_TX Init */
 737:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 738:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 739:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 740:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 741:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 742:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 743:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 744:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 745:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 746:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 747:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 748:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 749:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 750:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 751:Core/Src/stm32f7xx_hal_msp.c ****     {
 752:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 753:Core/Src/stm32f7xx_hal_msp.c ****     }
 754:Core/Src/stm32f7xx_hal_msp.c **** 
 755:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 756:Core/Src/stm32f7xx_hal_msp.c **** 
 757:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 interrupt Init */
 758:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 759:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 760:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 761:Core/Src/stm32f7xx_hal_msp.c **** 
 762:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspInit 1 */
 763:Core/Src/stm32f7xx_hal_msp.c ****   }
 764:Core/Src/stm32f7xx_hal_msp.c **** 
 765:Core/Src/stm32f7xx_hal_msp.c **** }
 766:Core/Src/stm32f7xx_hal_msp.c **** 
 767:Core/Src/stm32f7xx_hal_msp.c **** /**
 768:Core/Src/stm32f7xx_hal_msp.c **** * @brief SD MSP De-Initialization
 769:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 770:Core/Src/stm32f7xx_hal_msp.c **** * @param hsd: SD handle pointer
 771:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 772:Core/Src/stm32f7xx_hal_msp.c **** */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 15


 773:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 774:Core/Src/stm32f7xx_hal_msp.c **** {
 775:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 776:Core/Src/stm32f7xx_hal_msp.c ****   {
 777:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 0 */
 778:Core/Src/stm32f7xx_hal_msp.c **** 
 779:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 0 */
 780:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 781:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SDMMC1_CLK_DISABLE();
 782:Core/Src/stm32f7xx_hal_msp.c **** 
 783:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 784:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> SDMMC1_CK
 785:Core/Src/stm32f7xx_hal_msp.c ****     PC11     ------> SDMMC1_D3
 786:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> SDMMC1_D2
 787:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> SDMMC1_CMD
 788:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> SDMMC1_D1
 789:Core/Src/stm32f7xx_hal_msp.c ****     PC8     ------> SDMMC1_D0
 790:Core/Src/stm32f7xx_hal_msp.c ****     */
 791:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 792:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 793:Core/Src/stm32f7xx_hal_msp.c **** 
 794:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SDMMC_CMD_GPIO_Port, SDMMC_CMD_Pin);
 795:Core/Src/stm32f7xx_hal_msp.c **** 
 796:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 DMA DeInit */
 797:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmarx);
 798:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmatx);
 799:Core/Src/stm32f7xx_hal_msp.c **** 
 800:Core/Src/stm32f7xx_hal_msp.c ****     /* SDMMC1 interrupt DeInit */
 801:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 802:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
 803:Core/Src/stm32f7xx_hal_msp.c **** 
 804:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDMMC1_MspDeInit 1 */
 805:Core/Src/stm32f7xx_hal_msp.c ****   }
 806:Core/Src/stm32f7xx_hal_msp.c **** 
 807:Core/Src/stm32f7xx_hal_msp.c **** }
 808:Core/Src/stm32f7xx_hal_msp.c **** 
 809:Core/Src/stm32f7xx_hal_msp.c **** /**
 810:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 811:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 812:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 813:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 814:Core/Src/stm32f7xx_hal_msp.c **** */
 815:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 816:Core/Src/stm32f7xx_hal_msp.c **** {
 817:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 818:Core/Src/stm32f7xx_hal_msp.c ****   {
 819:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 820:Core/Src/stm32f7xx_hal_msp.c **** 
 821:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 822:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 823:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 824:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 825:Core/Src/stm32f7xx_hal_msp.c **** 
 826:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 827:Core/Src/stm32f7xx_hal_msp.c ****   }
 828:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 829:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 16


 830:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 831:Core/Src/stm32f7xx_hal_msp.c **** 
 832:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 833:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 834:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 835:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 836:Core/Src/stm32f7xx_hal_msp.c **** 
 837:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 838:Core/Src/stm32f7xx_hal_msp.c ****   }
 839:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 840:Core/Src/stm32f7xx_hal_msp.c ****   {
 841:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 842:Core/Src/stm32f7xx_hal_msp.c **** 
 843:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 844:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 845:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 846:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 847:Core/Src/stm32f7xx_hal_msp.c **** 
 848:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 849:Core/Src/stm32f7xx_hal_msp.c ****   }
 850:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 851:Core/Src/stm32f7xx_hal_msp.c ****   {
 852:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 853:Core/Src/stm32f7xx_hal_msp.c **** 
 854:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 855:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 856:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 857:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 858:Core/Src/stm32f7xx_hal_msp.c **** 
 859:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 860:Core/Src/stm32f7xx_hal_msp.c ****   }
 861:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
 862:Core/Src/stm32f7xx_hal_msp.c ****   {
 863:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 864:Core/Src/stm32f7xx_hal_msp.c **** 
 865:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
 866:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 867:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 868:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 869:Core/Src/stm32f7xx_hal_msp.c **** 
 870:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
 871:Core/Src/stm32f7xx_hal_msp.c ****   }
 872:Core/Src/stm32f7xx_hal_msp.c **** 
 873:Core/Src/stm32f7xx_hal_msp.c **** }
 874:Core/Src/stm32f7xx_hal_msp.c **** 
 875:Core/Src/stm32f7xx_hal_msp.c **** /**
 876:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 877:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 878:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 879:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 880:Core/Src/stm32f7xx_hal_msp.c **** */
 881:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 882:Core/Src/stm32f7xx_hal_msp.c **** {
 883:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 884:Core/Src/stm32f7xx_hal_msp.c ****   {
 885:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 886:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 17


 887:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 0 */
 888:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 889:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 890:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 891:Core/Src/stm32f7xx_hal_msp.c **** 
 892:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 1 */
 893:Core/Src/stm32f7xx_hal_msp.c ****   }
 894:Core/Src/stm32f7xx_hal_msp.c **** 
 895:Core/Src/stm32f7xx_hal_msp.c **** }
 896:Core/Src/stm32f7xx_hal_msp.c **** 
 897:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 898:Core/Src/stm32f7xx_hal_msp.c **** {
 899:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 900:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 901:Core/Src/stm32f7xx_hal_msp.c ****   {
 902:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 903:Core/Src/stm32f7xx_hal_msp.c **** 
 904:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 905:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 906:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 907:Core/Src/stm32f7xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 908:Core/Src/stm32f7xx_hal_msp.c ****     */
 909:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 910:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 911:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 912:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 913:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 914:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 915:Core/Src/stm32f7xx_hal_msp.c **** 
 916:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 917:Core/Src/stm32f7xx_hal_msp.c **** 
 918:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 919:Core/Src/stm32f7xx_hal_msp.c ****   }
 920:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM2)
 921:Core/Src/stm32f7xx_hal_msp.c ****   {
 922:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 923:Core/Src/stm32f7xx_hal_msp.c **** 
 924:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 925:Core/Src/stm32f7xx_hal_msp.c **** 
 926:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 927:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 928:Core/Src/stm32f7xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 929:Core/Src/stm32f7xx_hal_msp.c ****     */
 930:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 931:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 932:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 933:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 934:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 935:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 936:Core/Src/stm32f7xx_hal_msp.c **** 
 937:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 938:Core/Src/stm32f7xx_hal_msp.c **** 
 939:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 940:Core/Src/stm32f7xx_hal_msp.c ****   }
 941:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 942:Core/Src/stm32f7xx_hal_msp.c ****   {
 943:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 18


 944:Core/Src/stm32f7xx_hal_msp.c **** 
 945:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 946:Core/Src/stm32f7xx_hal_msp.c **** 
 947:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 948:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 949:Core/Src/stm32f7xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 950:Core/Src/stm32f7xx_hal_msp.c ****     */
 951:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 952:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 953:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 954:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 955:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 956:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 957:Core/Src/stm32f7xx_hal_msp.c **** 
 958:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 960:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 961:Core/Src/stm32f7xx_hal_msp.c ****   }
 962:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM5)
 963:Core/Src/stm32f7xx_hal_msp.c ****   {
 964:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 965:Core/Src/stm32f7xx_hal_msp.c **** 
 966:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 967:Core/Src/stm32f7xx_hal_msp.c **** 
 968:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 969:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 970:Core/Src/stm32f7xx_hal_msp.c ****     PI0     ------> TIM5_CH4
 971:Core/Src/stm32f7xx_hal_msp.c ****     */
 972:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 973:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 974:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 975:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 976:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 977:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 978:Core/Src/stm32f7xx_hal_msp.c **** 
 979:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 980:Core/Src/stm32f7xx_hal_msp.c **** 
 981:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 982:Core/Src/stm32f7xx_hal_msp.c ****   }
 983:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM12)
 984:Core/Src/stm32f7xx_hal_msp.c ****   {
 985:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 986:Core/Src/stm32f7xx_hal_msp.c **** 
 987:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 988:Core/Src/stm32f7xx_hal_msp.c **** 
 989:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 990:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 991:Core/Src/stm32f7xx_hal_msp.c ****     PH6     ------> TIM12_CH1
 992:Core/Src/stm32f7xx_hal_msp.c ****     */
 993:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 994:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 995:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 996:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 997:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 998:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 999:Core/Src/stm32f7xx_hal_msp.c **** 
1000:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 19


1001:Core/Src/stm32f7xx_hal_msp.c **** 
1002:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 1 */
1003:Core/Src/stm32f7xx_hal_msp.c ****   }
1004:Core/Src/stm32f7xx_hal_msp.c **** 
1005:Core/Src/stm32f7xx_hal_msp.c **** }
1006:Core/Src/stm32f7xx_hal_msp.c **** /**
1007:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
1008:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1009:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
1010:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1011:Core/Src/stm32f7xx_hal_msp.c **** */
1012:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
1013:Core/Src/stm32f7xx_hal_msp.c **** {
1014:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
1015:Core/Src/stm32f7xx_hal_msp.c ****   {
1016:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
1017:Core/Src/stm32f7xx_hal_msp.c **** 
1018:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
1019:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1020:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
1021:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
1022:Core/Src/stm32f7xx_hal_msp.c **** 
1023:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
1024:Core/Src/stm32f7xx_hal_msp.c ****   }
1025:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
1026:Core/Src/stm32f7xx_hal_msp.c ****   {
1027:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
1028:Core/Src/stm32f7xx_hal_msp.c **** 
1029:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
1030:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1031:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
1032:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
1033:Core/Src/stm32f7xx_hal_msp.c **** 
1034:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
1035:Core/Src/stm32f7xx_hal_msp.c ****   }
1036:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
1037:Core/Src/stm32f7xx_hal_msp.c ****   {
1038:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
1039:Core/Src/stm32f7xx_hal_msp.c **** 
1040:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
1041:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1042:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
1043:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
1044:Core/Src/stm32f7xx_hal_msp.c **** 
1045:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
1046:Core/Src/stm32f7xx_hal_msp.c ****   }
1047:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
1048:Core/Src/stm32f7xx_hal_msp.c ****   {
1049:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
1050:Core/Src/stm32f7xx_hal_msp.c **** 
1051:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
1052:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
1054:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
1055:Core/Src/stm32f7xx_hal_msp.c **** 
1056:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
1057:Core/Src/stm32f7xx_hal_msp.c ****   }
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 20


1058:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
1059:Core/Src/stm32f7xx_hal_msp.c ****   {
1060:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
1061:Core/Src/stm32f7xx_hal_msp.c **** 
1062:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
1063:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1064:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
1065:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
1066:Core/Src/stm32f7xx_hal_msp.c **** 
1067:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
1068:Core/Src/stm32f7xx_hal_msp.c ****   }
1069:Core/Src/stm32f7xx_hal_msp.c **** 
1070:Core/Src/stm32f7xx_hal_msp.c **** }
1071:Core/Src/stm32f7xx_hal_msp.c **** 
1072:Core/Src/stm32f7xx_hal_msp.c **** /**
1073:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
1074:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1075:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
1076:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1077:Core/Src/stm32f7xx_hal_msp.c **** */
1078:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
1079:Core/Src/stm32f7xx_hal_msp.c **** {
1080:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
1081:Core/Src/stm32f7xx_hal_msp.c ****   {
1082:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
1083:Core/Src/stm32f7xx_hal_msp.c **** 
1084:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 0 */
1085:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1086:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
1087:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
1088:Core/Src/stm32f7xx_hal_msp.c **** 
1089:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 1 */
1090:Core/Src/stm32f7xx_hal_msp.c ****   }
1091:Core/Src/stm32f7xx_hal_msp.c **** 
1092:Core/Src/stm32f7xx_hal_msp.c **** }
1093:Core/Src/stm32f7xx_hal_msp.c **** 
1094:Core/Src/stm32f7xx_hal_msp.c **** /**
1095:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP Initialization
1096:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
1097:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
1098:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1099:Core/Src/stm32f7xx_hal_msp.c **** */
1100:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
1101:Core/Src/stm32f7xx_hal_msp.c **** {
1102:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1103:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
1104:Core/Src/stm32f7xx_hal_msp.c ****   {
1105:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
1106:Core/Src/stm32f7xx_hal_msp.c **** 
1107:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
1108:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1109:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
1110:Core/Src/stm32f7xx_hal_msp.c **** 
1111:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
1112:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1113:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
1114:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 21


1115:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
1116:Core/Src/stm32f7xx_hal_msp.c ****     */
1117:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
1118:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1119:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1120:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1121:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
1122:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
1123:Core/Src/stm32f7xx_hal_msp.c **** 
1124:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
1125:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1126:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1127:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1128:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
1129:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
1130:Core/Src/stm32f7xx_hal_msp.c **** 
1131:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
1132:Core/Src/stm32f7xx_hal_msp.c **** 
1133:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
1134:Core/Src/stm32f7xx_hal_msp.c ****   }
1135:Core/Src/stm32f7xx_hal_msp.c **** 
1136:Core/Src/stm32f7xx_hal_msp.c **** }
1137:Core/Src/stm32f7xx_hal_msp.c **** 
1138:Core/Src/stm32f7xx_hal_msp.c **** /**
1139:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP De-Initialization
1140:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1141:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
1142:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1143:Core/Src/stm32f7xx_hal_msp.c **** */
1144:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
1145:Core/Src/stm32f7xx_hal_msp.c **** {
1146:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
1147:Core/Src/stm32f7xx_hal_msp.c ****   {
1148:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
1149:Core/Src/stm32f7xx_hal_msp.c **** 
1150:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
1151:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1152:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
1153:Core/Src/stm32f7xx_hal_msp.c **** 
1154:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
1155:Core/Src/stm32f7xx_hal_msp.c ****     PB7     ------> USART1_RX
1156:Core/Src/stm32f7xx_hal_msp.c ****     PA9     ------> USART1_TX
1157:Core/Src/stm32f7xx_hal_msp.c ****     */
1158:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_RX_GPIO_Port, VCP_RX_Pin);
1159:Core/Src/stm32f7xx_hal_msp.c **** 
1160:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(VCP_TX_GPIO_Port, VCP_TX_Pin);
1161:Core/Src/stm32f7xx_hal_msp.c **** 
1162:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
1163:Core/Src/stm32f7xx_hal_msp.c **** 
1164:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
1165:Core/Src/stm32f7xx_hal_msp.c ****   }
1166:Core/Src/stm32f7xx_hal_msp.c **** 
1167:Core/Src/stm32f7xx_hal_msp.c **** }
1168:Core/Src/stm32f7xx_hal_msp.c **** 
1169:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_Initialized = 0;
1170:Core/Src/stm32f7xx_hal_msp.c **** 
1171:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspInit(void){
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 22


  28              		.loc 1 1171 34 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 87B0     		sub	sp, sp, #28
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
1172:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
1173:Core/Src/stm32f7xx_hal_msp.c **** 
1174:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 0 */
1175:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct ={0};
  43              		.loc 1 1175 3 view .LVU1
  44              		.loc 1 1175 20 is_stmt 0 view .LVU2
  45 0004 0023     		movs	r3, #0
  46 0006 0193     		str	r3, [sp, #4]
  47 0008 0293     		str	r3, [sp, #8]
  48 000a 0393     		str	r3, [sp, #12]
  49 000c 0493     		str	r3, [sp, #16]
  50 000e 0593     		str	r3, [sp, #20]
1176:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_Initialized) {
  51              		.loc 1 1176 3 is_stmt 1 view .LVU3
  52              		.loc 1 1176 7 is_stmt 0 view .LVU4
  53 0010 2A4B     		ldr	r3, .L6
  54 0012 1B68     		ldr	r3, [r3]
  55              		.loc 1 1176 6 view .LVU5
  56 0014 0BB1     		cbz	r3, .L5
  57              	.L1:
1177:Core/Src/stm32f7xx_hal_msp.c ****     return;
1178:Core/Src/stm32f7xx_hal_msp.c ****   }
1179:Core/Src/stm32f7xx_hal_msp.c ****   FMC_Initialized = 1;
1180:Core/Src/stm32f7xx_hal_msp.c **** 
1181:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1182:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_ENABLE();
1183:Core/Src/stm32f7xx_hal_msp.c **** 
1184:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1185:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1186:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1187:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
1188:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1189:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1190:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1191:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
1192:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1193:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1194:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
1195:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1196:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
1197:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
1198:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 23


1199:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1200:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1201:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
1202:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1203:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1204:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1205:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1206:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1207:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1208:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1209:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1210:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1211:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
1212:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
1213:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1214:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
1215:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1216:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1217:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1218:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1219:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1220:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1221:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1222:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1223:Core/Src/stm32f7xx_hal_msp.c ****   */
1224:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
1225:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
1226:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
1227:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1228:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1229:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1230:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1231:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
1232:Core/Src/stm32f7xx_hal_msp.c **** 
1233:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
1234:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
1235:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1236:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1237:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1238:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1239:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
1240:Core/Src/stm32f7xx_hal_msp.c **** 
1241:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1242:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
1243:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1244:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1245:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1246:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1247:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
1248:Core/Src/stm32f7xx_hal_msp.c **** 
1249:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1250:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1251:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
1252:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1253:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1254:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1255:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 24


1256:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
1257:Core/Src/stm32f7xx_hal_msp.c **** 
1258:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
1259:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1260:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1261:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1262:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1263:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
1264:Core/Src/stm32f7xx_hal_msp.c **** 
1265:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
1266:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1267:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1268:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1269:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1270:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
1271:Core/Src/stm32f7xx_hal_msp.c **** 
1272:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
1273:Core/Src/stm32f7xx_hal_msp.c **** 
1274:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 1 */
1275:Core/Src/stm32f7xx_hal_msp.c **** }
  58              		.loc 1 1275 1 view .LVU6
  59 0016 07B0     		add	sp, sp, #28
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 20
  63              		@ sp needed
  64 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  65              	.L5:
  66              	.LCFI3:
  67              		.cfi_restore_state
1179:Core/Src/stm32f7xx_hal_msp.c **** 
  68              		.loc 1 1179 3 is_stmt 1 view .LVU7
1179:Core/Src/stm32f7xx_hal_msp.c **** 
  69              		.loc 1 1179 19 is_stmt 0 view .LVU8
  70 001a 284B     		ldr	r3, .L6
  71 001c 0122     		movs	r2, #1
  72 001e 1A60     		str	r2, [r3]
1182:Core/Src/stm32f7xx_hal_msp.c **** 
  73              		.loc 1 1182 3 is_stmt 1 view .LVU9
  74              	.LBB2:
1182:Core/Src/stm32f7xx_hal_msp.c **** 
  75              		.loc 1 1182 3 view .LVU10
1182:Core/Src/stm32f7xx_hal_msp.c **** 
  76              		.loc 1 1182 3 view .LVU11
  77 0020 274B     		ldr	r3, .L6+4
  78 0022 9A6B     		ldr	r2, [r3, #56]
  79 0024 42F00102 		orr	r2, r2, #1
  80 0028 9A63     		str	r2, [r3, #56]
1182:Core/Src/stm32f7xx_hal_msp.c **** 
  81              		.loc 1 1182 3 view .LVU12
  82 002a 9B6B     		ldr	r3, [r3, #56]
  83 002c 03F00103 		and	r3, r3, #1
  84 0030 0093     		str	r3, [sp]
1182:Core/Src/stm32f7xx_hal_msp.c **** 
  85              		.loc 1 1182 3 view .LVU13
  86 0032 009B     		ldr	r3, [sp]
  87              	.LBE2:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 25


1182:Core/Src/stm32f7xx_hal_msp.c **** 
  88              		.loc 1 1182 3 view .LVU14
1224:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  89              		.loc 1 1224 3 view .LVU15
1224:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
  90              		.loc 1 1224 23 is_stmt 0 view .LVU16
  91 0034 4FF68373 		movw	r3, #65411
  92 0038 0193     		str	r3, [sp, #4]
1227:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  93              		.loc 1 1227 3 is_stmt 1 view .LVU17
1227:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 1227 24 is_stmt 0 view .LVU18
  95 003a 0226     		movs	r6, #2
  96 003c 0296     		str	r6, [sp, #8]
1228:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  97              		.loc 1 1228 3 is_stmt 1 view .LVU19
1229:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  98              		.loc 1 1229 3 view .LVU20
1229:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  99              		.loc 1 1229 25 is_stmt 0 view .LVU21
 100 003e 0325     		movs	r5, #3
 101 0040 0495     		str	r5, [sp, #16]
1230:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 102              		.loc 1 1230 3 is_stmt 1 view .LVU22
1230:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 103              		.loc 1 1230 29 is_stmt 0 view .LVU23
 104 0042 0C24     		movs	r4, #12
 105 0044 0594     		str	r4, [sp, #20]
1231:Core/Src/stm32f7xx_hal_msp.c **** 
 106              		.loc 1 1231 3 is_stmt 1 view .LVU24
 107 0046 01A9     		add	r1, sp, #4
 108 0048 1E48     		ldr	r0, .L6+8
 109 004a FFF7FEFF 		bl	HAL_GPIO_Init
 110              	.LVL0:
1233:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 111              		.loc 1 1233 3 view .LVU25
1233:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin;
 112              		.loc 1 1233 23 is_stmt 0 view .LVU26
 113 004e 48F23313 		movw	r3, #33075
 114 0052 0193     		str	r3, [sp, #4]
1235:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 1235 3 is_stmt 1 view .LVU27
1235:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 1235 24 is_stmt 0 view .LVU28
 117 0054 0296     		str	r6, [sp, #8]
1236:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 1236 3 is_stmt 1 view .LVU29
1236:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119              		.loc 1 1236 24 is_stmt 0 view .LVU30
 120 0056 0027     		movs	r7, #0
 121 0058 0397     		str	r7, [sp, #12]
1237:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 1237 3 is_stmt 1 view .LVU31
1237:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 123              		.loc 1 1237 25 is_stmt 0 view .LVU32
 124 005a 0495     		str	r5, [sp, #16]
1238:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 26


 125              		.loc 1 1238 3 is_stmt 1 view .LVU33
1238:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 126              		.loc 1 1238 29 is_stmt 0 view .LVU34
 127 005c 0594     		str	r4, [sp, #20]
1239:Core/Src/stm32f7xx_hal_msp.c **** 
 128              		.loc 1 1239 3 is_stmt 1 view .LVU35
 129 005e 01A9     		add	r1, sp, #4
 130 0060 1948     		ldr	r0, .L6+12
 131 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL1:
1241:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
 133              		.loc 1 1241 3 view .LVU36
1241:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
 134              		.loc 1 1241 23 is_stmt 0 view .LVU37
 135 0066 4CF20373 		movw	r3, #50947
 136 006a 0193     		str	r3, [sp, #4]
1243:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 1243 3 is_stmt 1 view .LVU38
1243:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 1243 24 is_stmt 0 view .LVU39
 139 006c 0296     		str	r6, [sp, #8]
1244:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 140              		.loc 1 1244 3 is_stmt 1 view .LVU40
1244:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 141              		.loc 1 1244 24 is_stmt 0 view .LVU41
 142 006e 0397     		str	r7, [sp, #12]
1245:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 143              		.loc 1 1245 3 is_stmt 1 view .LVU42
1245:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 144              		.loc 1 1245 25 is_stmt 0 view .LVU43
 145 0070 0495     		str	r5, [sp, #16]
1246:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 146              		.loc 1 1246 3 is_stmt 1 view .LVU44
1246:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 147              		.loc 1 1246 29 is_stmt 0 view .LVU45
 148 0072 0594     		str	r4, [sp, #20]
1247:Core/Src/stm32f7xx_hal_msp.c **** 
 149              		.loc 1 1247 3 is_stmt 1 view .LVU46
 150 0074 01A9     		add	r1, sp, #4
 151 0076 1548     		ldr	r0, .L6+16
 152 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL2:
1249:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 154              		.loc 1 1249 3 view .LVU47
1249:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 155              		.loc 1 1249 23 is_stmt 0 view .LVU48
 156 007c 4FF63F03 		movw	r3, #63551
 157 0080 0193     		str	r3, [sp, #4]
1252:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 1252 3 is_stmt 1 view .LVU49
1252:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 1252 24 is_stmt 0 view .LVU50
 160 0082 0296     		str	r6, [sp, #8]
1253:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 161              		.loc 1 1253 3 is_stmt 1 view .LVU51
1253:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 1253 24 is_stmt 0 view .LVU52
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 27


 163 0084 0397     		str	r7, [sp, #12]
1254:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 164              		.loc 1 1254 3 is_stmt 1 view .LVU53
1254:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165              		.loc 1 1254 25 is_stmt 0 view .LVU54
 166 0086 0495     		str	r5, [sp, #16]
1255:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 167              		.loc 1 1255 3 is_stmt 1 view .LVU55
1255:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 168              		.loc 1 1255 29 is_stmt 0 view .LVU56
 169 0088 0594     		str	r4, [sp, #20]
1256:Core/Src/stm32f7xx_hal_msp.c **** 
 170              		.loc 1 1256 3 is_stmt 1 view .LVU57
 171 008a 01A9     		add	r1, sp, #4
 172 008c 1048     		ldr	r0, .L6+20
 173 008e FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL3:
1258:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 175              		.loc 1 1258 3 view .LVU58
1258:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 176              		.loc 1 1258 23 is_stmt 0 view .LVU59
 177 0092 2823     		movs	r3, #40
 178 0094 0193     		str	r3, [sp, #4]
1259:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 1259 3 is_stmt 1 view .LVU60
1259:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 1259 24 is_stmt 0 view .LVU61
 181 0096 0296     		str	r6, [sp, #8]
1260:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 182              		.loc 1 1260 3 is_stmt 1 view .LVU62
1260:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183              		.loc 1 1260 24 is_stmt 0 view .LVU63
 184 0098 0397     		str	r7, [sp, #12]
1261:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 185              		.loc 1 1261 3 is_stmt 1 view .LVU64
1261:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 186              		.loc 1 1261 25 is_stmt 0 view .LVU65
 187 009a 0495     		str	r5, [sp, #16]
1262:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 188              		.loc 1 1262 3 is_stmt 1 view .LVU66
1262:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 189              		.loc 1 1262 29 is_stmt 0 view .LVU67
 190 009c 0594     		str	r4, [sp, #20]
1263:Core/Src/stm32f7xx_hal_msp.c **** 
 191              		.loc 1 1263 3 is_stmt 1 view .LVU68
 192 009e 01A9     		add	r1, sp, #4
 193 00a0 0C48     		ldr	r0, .L6+24
 194 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL4:
1265:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 1265 3 view .LVU69
1265:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 1265 23 is_stmt 0 view .LVU70
 198 00a6 0823     		movs	r3, #8
 199 00a8 0193     		str	r3, [sp, #4]
1266:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 200              		.loc 1 1266 3 is_stmt 1 view .LVU71
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 28


1266:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 1266 24 is_stmt 0 view .LVU72
 202 00aa 0296     		str	r6, [sp, #8]
1267:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 203              		.loc 1 1267 3 is_stmt 1 view .LVU73
1267:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 204              		.loc 1 1267 24 is_stmt 0 view .LVU74
 205 00ac 0397     		str	r7, [sp, #12]
1268:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 206              		.loc 1 1268 3 is_stmt 1 view .LVU75
1268:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 207              		.loc 1 1268 25 is_stmt 0 view .LVU76
 208 00ae 0495     		str	r5, [sp, #16]
1269:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 209              		.loc 1 1269 3 is_stmt 1 view .LVU77
1269:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 210              		.loc 1 1269 29 is_stmt 0 view .LVU78
 211 00b0 0594     		str	r4, [sp, #20]
1270:Core/Src/stm32f7xx_hal_msp.c **** 
 212              		.loc 1 1270 3 is_stmt 1 view .LVU79
 213 00b2 01A9     		add	r1, sp, #4
 214 00b4 0848     		ldr	r0, .L6+28
 215 00b6 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 217 00ba ACE7     		b	.L1
 218              	.L7:
 219              		.align	2
 220              	.L6:
 221 00bc 00000000 		.word	.LANCHOR0
 222 00c0 00380240 		.word	1073887232
 223 00c4 00100240 		.word	1073876992
 224 00c8 00180240 		.word	1073879040
 225 00cc 000C0240 		.word	1073875968
 226 00d0 00140240 		.word	1073878016
 227 00d4 001C0240 		.word	1073880064
 228 00d8 00080240 		.word	1073874944
 229              		.cfi_endproc
 230              	.LFE165:
 232              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 233              		.align	1
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv5-sp-d16
 239              	HAL_FMC_MspDeInit:
 240              	.LFB167:
1276:Core/Src/stm32f7xx_hal_msp.c **** 
1277:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
1278:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
1279:Core/Src/stm32f7xx_hal_msp.c **** 
1280:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 0 */
1281:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspInit();
1282:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
1283:Core/Src/stm32f7xx_hal_msp.c **** 
1284:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspInit 1 */
1285:Core/Src/stm32f7xx_hal_msp.c **** }
1286:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 29


1287:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_DeInitialized = 0;
1288:Core/Src/stm32f7xx_hal_msp.c **** 
1289:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspDeInit(void){
 241              		.loc 1 1289 36 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245 0000 08B5     		push	{r3, lr}
 246              	.LCFI4:
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 3, -8
 249              		.cfi_offset 14, -4
1290:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
1291:Core/Src/stm32f7xx_hal_msp.c **** 
1292:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 0 */
1293:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_DeInitialized) {
 250              		.loc 1 1293 3 view .LVU81
 251              		.loc 1 1293 7 is_stmt 0 view .LVU82
 252 0002 144B     		ldr	r3, .L12
 253 0004 1B68     		ldr	r3, [r3]
 254              		.loc 1 1293 6 view .LVU83
 255 0006 03B1     		cbz	r3, .L11
 256              	.L8:
1294:Core/Src/stm32f7xx_hal_msp.c ****     return;
1295:Core/Src/stm32f7xx_hal_msp.c ****   }
1296:Core/Src/stm32f7xx_hal_msp.c ****   FMC_DeInitialized = 1;
1297:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1298:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_DISABLE();
1299:Core/Src/stm32f7xx_hal_msp.c **** 
1300:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1301:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1302:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1303:Core/Src/stm32f7xx_hal_msp.c ****   PG15   ------> FMC_SDNCAS
1304:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1305:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1306:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1307:Core/Src/stm32f7xx_hal_msp.c ****   PF1   ------> FMC_A1
1308:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1309:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1310:Core/Src/stm32f7xx_hal_msp.c ****   PG8   ------> FMC_SDCLK
1311:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1312:Core/Src/stm32f7xx_hal_msp.c ****   PH5   ------> FMC_SDNWE
1313:Core/Src/stm32f7xx_hal_msp.c ****   PH3   ------> FMC_SDNE0
1314:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1315:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1316:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1317:Core/Src/stm32f7xx_hal_msp.c ****   PC3   ------> FMC_SDCKE0
1318:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1319:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1320:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1321:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1322:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1323:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1324:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1325:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1326:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1327:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_BA1
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 30


1328:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_BA0
1329:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1330:Core/Src/stm32f7xx_hal_msp.c ****   PF11   ------> FMC_SDNRAS
1331:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1332:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1333:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1334:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1335:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1336:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1337:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1338:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1339:Core/Src/stm32f7xx_hal_msp.c ****   */
1340:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOE, FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
1341:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
1342:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin);
1343:Core/Src/stm32f7xx_hal_msp.c **** 
1344:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOG, FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
1345:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
1346:Core/Src/stm32f7xx_hal_msp.c **** 
1347:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOD, FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
1348:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
1349:Core/Src/stm32f7xx_hal_msp.c **** 
1350:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOF, FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
1351:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
1352:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin);
1353:Core/Src/stm32f7xx_hal_msp.c **** 
1354:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOH, FMC_SDNME_Pin|FMC_SDNE0_Pin);
1355:Core/Src/stm32f7xx_hal_msp.c **** 
1356:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(FMC_SDCKE0_GPIO_Port, FMC_SDCKE0_Pin);
1357:Core/Src/stm32f7xx_hal_msp.c **** 
1358:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
1359:Core/Src/stm32f7xx_hal_msp.c **** 
1360:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 1 */
1361:Core/Src/stm32f7xx_hal_msp.c **** }
 257              		.loc 1 1361 1 view .LVU84
 258 0008 08BD     		pop	{r3, pc}
 259              	.L11:
1296:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 260              		.loc 1 1296 3 is_stmt 1 view .LVU85
1296:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 261              		.loc 1 1296 21 is_stmt 0 view .LVU86
 262 000a 124B     		ldr	r3, .L12
 263 000c 0122     		movs	r2, #1
 264 000e 1A60     		str	r2, [r3]
1298:Core/Src/stm32f7xx_hal_msp.c **** 
 265              		.loc 1 1298 3 is_stmt 1 view .LVU87
 266 0010 114A     		ldr	r2, .L12+4
 267 0012 936B     		ldr	r3, [r2, #56]
 268 0014 23F00103 		bic	r3, r3, #1
 269 0018 9363     		str	r3, [r2, #56]
1340:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
 270              		.loc 1 1340 3 view .LVU88
 271 001a 4FF68371 		movw	r1, #65411
 272 001e 0F48     		ldr	r0, .L12+8
 273 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 274              	.LVL6:
1344:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_BA1_Pin|FMC_BA0_Pin);
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 31


 275              		.loc 1 1344 3 view .LVU89
 276 0024 48F23311 		movw	r1, #33075
 277 0028 0D48     		ldr	r0, .L12+12
 278 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 279              	.LVL7:
1347:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin);
 280              		.loc 1 1347 3 view .LVU90
 281 002e 4CF20371 		movw	r1, #50947
 282 0032 0C48     		ldr	r0, .L12+16
 283 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 284              	.LVL8:
1350:Core/Src/stm32f7xx_hal_msp.c ****                           |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
 285              		.loc 1 1350 3 view .LVU91
 286 0038 4FF63F01 		movw	r1, #63551
 287 003c 0A48     		ldr	r0, .L12+20
 288 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 289              	.LVL9:
1354:Core/Src/stm32f7xx_hal_msp.c **** 
 290              		.loc 1 1354 3 view .LVU92
 291 0042 2821     		movs	r1, #40
 292 0044 0948     		ldr	r0, .L12+24
 293 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 294              	.LVL10:
1356:Core/Src/stm32f7xx_hal_msp.c **** 
 295              		.loc 1 1356 3 view .LVU93
 296 004a 0821     		movs	r1, #8
 297 004c 0848     		ldr	r0, .L12+28
 298 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 299              	.LVL11:
 300 0052 D9E7     		b	.L8
 301              	.L13:
 302              		.align	2
 303              	.L12:
 304 0054 00000000 		.word	.LANCHOR1
 305 0058 00380240 		.word	1073887232
 306 005c 00100240 		.word	1073876992
 307 0060 00180240 		.word	1073879040
 308 0064 000C0240 		.word	1073875968
 309 0068 00140240 		.word	1073878016
 310 006c 001C0240 		.word	1073880064
 311 0070 00080240 		.word	1073874944
 312              		.cfi_endproc
 313              	.LFE167:
 315              		.section	.text.HAL_MspInit,"ax",%progbits
 316              		.align	1
 317              		.global	HAL_MspInit
 318              		.syntax unified
 319              		.thumb
 320              		.thumb_func
 321              		.fpu fpv5-sp-d16
 323              	HAL_MspInit:
 324              	.LFB141:
  72:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
 325              		.loc 1 72 1 view -0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 8
 328              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 32


 329 0000 00B5     		push	{lr}
 330              	.LCFI5:
 331              		.cfi_def_cfa_offset 4
 332              		.cfi_offset 14, -4
 333 0002 83B0     		sub	sp, sp, #12
 334              	.LCFI6:
 335              		.cfi_def_cfa_offset 16
  77:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 336              		.loc 1 77 3 view .LVU95
 337              	.LBB3:
  77:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 338              		.loc 1 77 3 view .LVU96
  77:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 339              		.loc 1 77 3 view .LVU97
 340 0004 0D4B     		ldr	r3, .L16
 341 0006 1A6C     		ldr	r2, [r3, #64]
 342 0008 42F08052 		orr	r2, r2, #268435456
 343 000c 1A64     		str	r2, [r3, #64]
  77:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 344              		.loc 1 77 3 view .LVU98
 345 000e 1A6C     		ldr	r2, [r3, #64]
 346 0010 02F08052 		and	r2, r2, #268435456
 347 0014 0092     		str	r2, [sp]
  77:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 348              		.loc 1 77 3 view .LVU99
 349 0016 009A     		ldr	r2, [sp]
 350              	.LBE3:
  77:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 351              		.loc 1 77 3 view .LVU100
  78:Core/Src/stm32f7xx_hal_msp.c **** 
 352              		.loc 1 78 3 view .LVU101
 353              	.LBB4:
  78:Core/Src/stm32f7xx_hal_msp.c **** 
 354              		.loc 1 78 3 view .LVU102
  78:Core/Src/stm32f7xx_hal_msp.c **** 
 355              		.loc 1 78 3 view .LVU103
 356 0018 5A6C     		ldr	r2, [r3, #68]
 357 001a 42F48042 		orr	r2, r2, #16384
 358 001e 5A64     		str	r2, [r3, #68]
  78:Core/Src/stm32f7xx_hal_msp.c **** 
 359              		.loc 1 78 3 view .LVU104
 360 0020 5B6C     		ldr	r3, [r3, #68]
 361 0022 03F48043 		and	r3, r3, #16384
 362 0026 0193     		str	r3, [sp, #4]
  78:Core/Src/stm32f7xx_hal_msp.c **** 
 363              		.loc 1 78 3 view .LVU105
 364 0028 019B     		ldr	r3, [sp, #4]
 365              	.LBE4:
  78:Core/Src/stm32f7xx_hal_msp.c **** 
 366              		.loc 1 78 3 view .LVU106
  82:Core/Src/stm32f7xx_hal_msp.c **** 
 367              		.loc 1 82 3 view .LVU107
 368 002a 0022     		movs	r2, #0
 369 002c 0F21     		movs	r1, #15
 370 002e 6FF00100 		mvn	r0, #1
 371 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 372              	.LVL12:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 33


  87:Core/Src/stm32f7xx_hal_msp.c **** 
 373              		.loc 1 87 1 is_stmt 0 view .LVU108
 374 0036 03B0     		add	sp, sp, #12
 375              	.LCFI7:
 376              		.cfi_def_cfa_offset 4
 377              		@ sp needed
 378 0038 5DF804FB 		ldr	pc, [sp], #4
 379              	.L17:
 380              		.align	2
 381              	.L16:
 382 003c 00380240 		.word	1073887232
 383              		.cfi_endproc
 384              	.LFE141:
 386              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 387              		.align	1
 388              		.global	HAL_ADC_MspInit
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 392              		.fpu fpv5-sp-d16
 394              	HAL_ADC_MspInit:
 395              	.LVL13:
 396              	.LFB142:
  96:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 397              		.loc 1 96 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 32
 400              		@ frame_needed = 0, uses_anonymous_args = 0
  96:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 401              		.loc 1 96 1 is_stmt 0 view .LVU110
 402 0000 30B5     		push	{r4, r5, lr}
 403              	.LCFI8:
 404              		.cfi_def_cfa_offset 12
 405              		.cfi_offset 4, -12
 406              		.cfi_offset 5, -8
 407              		.cfi_offset 14, -4
 408 0002 89B0     		sub	sp, sp, #36
 409              	.LCFI9:
 410              		.cfi_def_cfa_offset 48
  97:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 411              		.loc 1 97 3 is_stmt 1 view .LVU111
  97:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 412              		.loc 1 97 20 is_stmt 0 view .LVU112
 413 0004 0023     		movs	r3, #0
 414 0006 0393     		str	r3, [sp, #12]
 415 0008 0493     		str	r3, [sp, #16]
 416 000a 0593     		str	r3, [sp, #20]
 417 000c 0693     		str	r3, [sp, #24]
 418 000e 0793     		str	r3, [sp, #28]
  98:Core/Src/stm32f7xx_hal_msp.c ****   {
 419              		.loc 1 98 3 is_stmt 1 view .LVU113
  98:Core/Src/stm32f7xx_hal_msp.c ****   {
 420              		.loc 1 98 10 is_stmt 0 view .LVU114
 421 0010 0268     		ldr	r2, [r0]
  98:Core/Src/stm32f7xx_hal_msp.c ****   {
 422              		.loc 1 98 5 view .LVU115
 423 0012 2E4B     		ldr	r3, .L24
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 34


 424 0014 9A42     		cmp	r2, r3
 425 0016 01D0     		beq	.L22
 426              	.LVL14:
 427              	.L18:
 154:Core/Src/stm32f7xx_hal_msp.c **** 
 428              		.loc 1 154 1 view .LVU116
 429 0018 09B0     		add	sp, sp, #36
 430              	.LCFI10:
 431              		.cfi_remember_state
 432              		.cfi_def_cfa_offset 12
 433              		@ sp needed
 434 001a 30BD     		pop	{r4, r5, pc}
 435              	.LVL15:
 436              	.L22:
 437              	.LCFI11:
 438              		.cfi_restore_state
 154:Core/Src/stm32f7xx_hal_msp.c **** 
 439              		.loc 1 154 1 view .LVU117
 440 001c 0446     		mov	r4, r0
 104:Core/Src/stm32f7xx_hal_msp.c **** 
 441              		.loc 1 104 5 is_stmt 1 view .LVU118
 442              	.LBB5:
 104:Core/Src/stm32f7xx_hal_msp.c **** 
 443              		.loc 1 104 5 view .LVU119
 104:Core/Src/stm32f7xx_hal_msp.c **** 
 444              		.loc 1 104 5 view .LVU120
 445 001e 03F58B33 		add	r3, r3, #71168
 446 0022 5A6C     		ldr	r2, [r3, #68]
 447 0024 42F48062 		orr	r2, r2, #1024
 448 0028 5A64     		str	r2, [r3, #68]
 104:Core/Src/stm32f7xx_hal_msp.c **** 
 449              		.loc 1 104 5 view .LVU121
 450 002a 5A6C     		ldr	r2, [r3, #68]
 451 002c 02F48062 		and	r2, r2, #1024
 452 0030 0092     		str	r2, [sp]
 104:Core/Src/stm32f7xx_hal_msp.c **** 
 453              		.loc 1 104 5 view .LVU122
 454 0032 009A     		ldr	r2, [sp]
 455              	.LBE5:
 104:Core/Src/stm32f7xx_hal_msp.c **** 
 456              		.loc 1 104 5 view .LVU123
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 457              		.loc 1 106 5 view .LVU124
 458              	.LBB6:
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 459              		.loc 1 106 5 view .LVU125
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 460              		.loc 1 106 5 view .LVU126
 461 0034 1A6B     		ldr	r2, [r3, #48]
 462 0036 42F02002 		orr	r2, r2, #32
 463 003a 1A63     		str	r2, [r3, #48]
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 464              		.loc 1 106 5 view .LVU127
 465 003c 1A6B     		ldr	r2, [r3, #48]
 466 003e 02F02002 		and	r2, r2, #32
 467 0042 0192     		str	r2, [sp, #4]
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 35


 468              		.loc 1 106 5 view .LVU128
 469 0044 019A     		ldr	r2, [sp, #4]
 470              	.LBE6:
 106:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 471              		.loc 1 106 5 view .LVU129
 107:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 472              		.loc 1 107 5 view .LVU130
 473              	.LBB7:
 107:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 474              		.loc 1 107 5 view .LVU131
 107:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 475              		.loc 1 107 5 view .LVU132
 476 0046 1A6B     		ldr	r2, [r3, #48]
 477 0048 42F00102 		orr	r2, r2, #1
 478 004c 1A63     		str	r2, [r3, #48]
 107:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 479              		.loc 1 107 5 view .LVU133
 480 004e 1B6B     		ldr	r3, [r3, #48]
 481 0050 03F00103 		and	r3, r3, #1
 482 0054 0293     		str	r3, [sp, #8]
 107:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 483              		.loc 1 107 5 view .LVU134
 484 0056 029B     		ldr	r3, [sp, #8]
 485              	.LBE7:
 107:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 486              		.loc 1 107 5 view .LVU135
 116:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 487              		.loc 1 116 5 view .LVU136
 116:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin;
 488              		.loc 1 116 25 is_stmt 0 view .LVU137
 489 0058 4FF4F863 		mov	r3, #1984
 490 005c 0393     		str	r3, [sp, #12]
 118:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 491              		.loc 1 118 5 is_stmt 1 view .LVU138
 118:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 492              		.loc 1 118 26 is_stmt 0 view .LVU139
 493 005e 0325     		movs	r5, #3
 494 0060 0495     		str	r5, [sp, #16]
 119:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 495              		.loc 1 119 5 is_stmt 1 view .LVU140
 120:Core/Src/stm32f7xx_hal_msp.c **** 
 496              		.loc 1 120 5 view .LVU141
 497 0062 03A9     		add	r1, sp, #12
 498 0064 1A48     		ldr	r0, .L24+4
 499              	.LVL16:
 120:Core/Src/stm32f7xx_hal_msp.c **** 
 500              		.loc 1 120 5 is_stmt 0 view .LVU142
 501 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 502              	.LVL17:
 122:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 503              		.loc 1 122 5 is_stmt 1 view .LVU143
 122:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 504              		.loc 1 122 25 is_stmt 0 view .LVU144
 505 006a 0123     		movs	r3, #1
 506 006c 0393     		str	r3, [sp, #12]
 123:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 507              		.loc 1 123 5 is_stmt 1 view .LVU145
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 36


 123:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 508              		.loc 1 123 26 is_stmt 0 view .LVU146
 509 006e 0495     		str	r5, [sp, #16]
 124:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 510              		.loc 1 124 5 is_stmt 1 view .LVU147
 124:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 511              		.loc 1 124 26 is_stmt 0 view .LVU148
 512 0070 0025     		movs	r5, #0
 513 0072 0595     		str	r5, [sp, #20]
 125:Core/Src/stm32f7xx_hal_msp.c **** 
 514              		.loc 1 125 5 is_stmt 1 view .LVU149
 515 0074 03A9     		add	r1, sp, #12
 516 0076 1748     		ldr	r0, .L24+8
 517 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 518              	.LVL18:
 129:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 519              		.loc 1 129 5 view .LVU150
 129:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 520              		.loc 1 129 24 is_stmt 0 view .LVU151
 521 007c 1648     		ldr	r0, .L24+12
 522 007e 174B     		ldr	r3, .L24+16
 523 0080 0360     		str	r3, [r0]
 130:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 524              		.loc 1 130 5 is_stmt 1 view .LVU152
 130:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 525              		.loc 1 130 28 is_stmt 0 view .LVU153
 526 0082 4FF08063 		mov	r3, #67108864
 527 0086 4360     		str	r3, [r0, #4]
 131:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 528              		.loc 1 131 5 is_stmt 1 view .LVU154
 131:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 529              		.loc 1 131 30 is_stmt 0 view .LVU155
 530 0088 8560     		str	r5, [r0, #8]
 132:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 531              		.loc 1 132 5 is_stmt 1 view .LVU156
 132:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 532              		.loc 1 132 30 is_stmt 0 view .LVU157
 533 008a C560     		str	r5, [r0, #12]
 133:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 534              		.loc 1 133 5 is_stmt 1 view .LVU158
 133:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 535              		.loc 1 133 27 is_stmt 0 view .LVU159
 536 008c 4FF48063 		mov	r3, #1024
 537 0090 0361     		str	r3, [r0, #16]
 134:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 538              		.loc 1 134 5 is_stmt 1 view .LVU160
 134:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 539              		.loc 1 134 40 is_stmt 0 view .LVU161
 540 0092 4FF40063 		mov	r3, #2048
 541 0096 4361     		str	r3, [r0, #20]
 135:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Mode = DMA_NORMAL;
 542              		.loc 1 135 5 is_stmt 1 view .LVU162
 135:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Mode = DMA_NORMAL;
 543              		.loc 1 135 37 is_stmt 0 view .LVU163
 544 0098 4FF40053 		mov	r3, #8192
 545 009c 8361     		str	r3, [r0, #24]
 136:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 37


 546              		.loc 1 136 5 is_stmt 1 view .LVU164
 136:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 547              		.loc 1 136 25 is_stmt 0 view .LVU165
 548 009e C561     		str	r5, [r0, #28]
 137:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 549              		.loc 1 137 5 is_stmt 1 view .LVU166
 137:Core/Src/stm32f7xx_hal_msp.c ****     hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 550              		.loc 1 137 29 is_stmt 0 view .LVU167
 551 00a0 4FF44033 		mov	r3, #196608
 552 00a4 0362     		str	r3, [r0, #32]
 138:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 553              		.loc 1 138 5 is_stmt 1 view .LVU168
 138:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 554              		.loc 1 138 29 is_stmt 0 view .LVU169
 555 00a6 4562     		str	r5, [r0, #36]
 139:Core/Src/stm32f7xx_hal_msp.c ****     {
 556              		.loc 1 139 5 is_stmt 1 view .LVU170
 139:Core/Src/stm32f7xx_hal_msp.c ****     {
 557              		.loc 1 139 9 is_stmt 0 view .LVU171
 558 00a8 FFF7FEFF 		bl	HAL_DMA_Init
 559              	.LVL19:
 139:Core/Src/stm32f7xx_hal_msp.c ****     {
 560              		.loc 1 139 8 view .LVU172
 561 00ac 58B9     		cbnz	r0, .L23
 562              	.L20:
 144:Core/Src/stm32f7xx_hal_msp.c **** 
 563              		.loc 1 144 5 is_stmt 1 view .LVU173
 144:Core/Src/stm32f7xx_hal_msp.c **** 
 564              		.loc 1 144 5 view .LVU174
 565 00ae 0A4B     		ldr	r3, .L24+12
 566 00b0 A363     		str	r3, [r4, #56]
 144:Core/Src/stm32f7xx_hal_msp.c **** 
 567              		.loc 1 144 5 view .LVU175
 568 00b2 9C63     		str	r4, [r3, #56]
 144:Core/Src/stm32f7xx_hal_msp.c **** 
 569              		.loc 1 144 5 view .LVU176
 147:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 570              		.loc 1 147 5 view .LVU177
 571 00b4 0022     		movs	r2, #0
 572 00b6 0521     		movs	r1, #5
 573 00b8 1220     		movs	r0, #18
 574 00ba FFF7FEFF 		bl	HAL_NVIC_SetPriority
 575              	.LVL20:
 148:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 576              		.loc 1 148 5 view .LVU178
 577 00be 1220     		movs	r0, #18
 578 00c0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 579              	.LVL21:
 154:Core/Src/stm32f7xx_hal_msp.c **** 
 580              		.loc 1 154 1 is_stmt 0 view .LVU179
 581 00c4 A8E7     		b	.L18
 582              	.L23:
 141:Core/Src/stm32f7xx_hal_msp.c ****     }
 583              		.loc 1 141 7 is_stmt 1 view .LVU180
 584 00c6 FFF7FEFF 		bl	Error_Handler
 585              	.LVL22:
 586 00ca F0E7     		b	.L20
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 38


 587              	.L25:
 588              		.align	2
 589              	.L24:
 590 00cc 00220140 		.word	1073816064
 591 00d0 00140240 		.word	1073878016
 592 00d4 00000240 		.word	1073872896
 593 00d8 00000000 		.word	hdma_adc3
 594 00dc 10640240 		.word	1073898512
 595              		.cfi_endproc
 596              	.LFE142:
 598              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 599              		.align	1
 600              		.global	HAL_ADC_MspDeInit
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 604              		.fpu fpv5-sp-d16
 606              	HAL_ADC_MspDeInit:
 607              	.LVL23:
 608              	.LFB143:
 163:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 609              		.loc 1 163 1 view -0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 0
 612              		@ frame_needed = 0, uses_anonymous_args = 0
 164:Core/Src/stm32f7xx_hal_msp.c ****   {
 613              		.loc 1 164 3 view .LVU182
 164:Core/Src/stm32f7xx_hal_msp.c ****   {
 614              		.loc 1 164 10 is_stmt 0 view .LVU183
 615 0000 0268     		ldr	r2, [r0]
 164:Core/Src/stm32f7xx_hal_msp.c ****   {
 616              		.loc 1 164 5 view .LVU184
 617 0002 0D4B     		ldr	r3, .L33
 618 0004 9A42     		cmp	r2, r3
 619 0006 00D0     		beq	.L32
 620 0008 7047     		bx	lr
 621              	.L32:
 163:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC3)
 622              		.loc 1 163 1 view .LVU185
 623 000a 10B5     		push	{r4, lr}
 624              	.LCFI12:
 625              		.cfi_def_cfa_offset 8
 626              		.cfi_offset 4, -8
 627              		.cfi_offset 14, -4
 628 000c 0446     		mov	r4, r0
 170:Core/Src/stm32f7xx_hal_msp.c **** 
 629              		.loc 1 170 5 is_stmt 1 view .LVU186
 630 000e 0B4A     		ldr	r2, .L33+4
 631 0010 536C     		ldr	r3, [r2, #68]
 632 0012 23F48063 		bic	r3, r3, #1024
 633 0016 5364     		str	r3, [r2, #68]
 180:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
 634              		.loc 1 180 5 view .LVU187
 635 0018 4FF4F861 		mov	r1, #1984
 636 001c 0848     		ldr	r0, .L33+8
 637              	.LVL24:
 180:Core/Src/stm32f7xx_hal_msp.c ****                           |ARDUINO_A3_Pin);
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 39


 638              		.loc 1 180 5 is_stmt 0 view .LVU188
 639 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 640              	.LVL25:
 183:Core/Src/stm32f7xx_hal_msp.c **** 
 641              		.loc 1 183 5 is_stmt 1 view .LVU189
 642 0022 0121     		movs	r1, #1
 643 0024 0748     		ldr	r0, .L33+12
 644 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 645              	.LVL26:
 186:Core/Src/stm32f7xx_hal_msp.c **** 
 646              		.loc 1 186 5 view .LVU190
 647 002a A06B     		ldr	r0, [r4, #56]
 648 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 649              	.LVL27:
 189:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 650              		.loc 1 189 5 view .LVU191
 651 0030 1220     		movs	r0, #18
 652 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 653              	.LVL28:
 195:Core/Src/stm32f7xx_hal_msp.c **** 
 654              		.loc 1 195 1 is_stmt 0 view .LVU192
 655 0036 10BD     		pop	{r4, pc}
 656              	.LVL29:
 657              	.L34:
 195:Core/Src/stm32f7xx_hal_msp.c **** 
 658              		.loc 1 195 1 view .LVU193
 659              		.align	2
 660              	.L33:
 661 0038 00220140 		.word	1073816064
 662 003c 00380240 		.word	1073887232
 663 0040 00140240 		.word	1073878016
 664 0044 00000240 		.word	1073872896
 665              		.cfi_endproc
 666              	.LFE143:
 668              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 669              		.align	1
 670              		.global	HAL_CRC_MspInit
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 674              		.fpu fpv5-sp-d16
 676              	HAL_CRC_MspInit:
 677              	.LVL30:
 678              	.LFB144:
 204:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 679              		.loc 1 204 1 is_stmt 1 view -0
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 8
 682              		@ frame_needed = 0, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 205:Core/Src/stm32f7xx_hal_msp.c ****   {
 684              		.loc 1 205 3 view .LVU195
 205:Core/Src/stm32f7xx_hal_msp.c ****   {
 685              		.loc 1 205 10 is_stmt 0 view .LVU196
 686 0000 0268     		ldr	r2, [r0]
 205:Core/Src/stm32f7xx_hal_msp.c ****   {
 687              		.loc 1 205 5 view .LVU197
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 40


 688 0002 094B     		ldr	r3, .L42
 689 0004 9A42     		cmp	r2, r3
 690 0006 00D0     		beq	.L41
 691 0008 7047     		bx	lr
 692              	.L41:
 204:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 693              		.loc 1 204 1 view .LVU198
 694 000a 82B0     		sub	sp, sp, #8
 695              	.LCFI13:
 696              		.cfi_def_cfa_offset 8
 211:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 697              		.loc 1 211 5 is_stmt 1 view .LVU199
 698              	.LBB8:
 211:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 699              		.loc 1 211 5 view .LVU200
 211:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 700              		.loc 1 211 5 view .LVU201
 701 000c 03F50063 		add	r3, r3, #2048
 702 0010 1A6B     		ldr	r2, [r3, #48]
 703 0012 42F48052 		orr	r2, r2, #4096
 704 0016 1A63     		str	r2, [r3, #48]
 211:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 705              		.loc 1 211 5 view .LVU202
 706 0018 1B6B     		ldr	r3, [r3, #48]
 707 001a 03F48053 		and	r3, r3, #4096
 708 001e 0193     		str	r3, [sp, #4]
 211:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 709              		.loc 1 211 5 view .LVU203
 710 0020 019B     		ldr	r3, [sp, #4]
 711              	.LBE8:
 211:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 712              		.loc 1 211 5 view .LVU204
 217:Core/Src/stm32f7xx_hal_msp.c **** 
 713              		.loc 1 217 1 is_stmt 0 view .LVU205
 714 0022 02B0     		add	sp, sp, #8
 715              	.LCFI14:
 716              		.cfi_def_cfa_offset 0
 717              		@ sp needed
 718 0024 7047     		bx	lr
 719              	.L43:
 720 0026 00BF     		.align	2
 721              	.L42:
 722 0028 00300240 		.word	1073885184
 723              		.cfi_endproc
 724              	.LFE144:
 726              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 727              		.align	1
 728              		.global	HAL_CRC_MspDeInit
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 732              		.fpu fpv5-sp-d16
 734              	HAL_CRC_MspDeInit:
 735              	.LVL31:
 736              	.LFB145:
 226:Core/Src/stm32f7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 737              		.loc 1 226 1 is_stmt 1 view -0
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 41


 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 227:Core/Src/stm32f7xx_hal_msp.c ****   {
 742              		.loc 1 227 3 view .LVU207
 227:Core/Src/stm32f7xx_hal_msp.c ****   {
 743              		.loc 1 227 10 is_stmt 0 view .LVU208
 744 0000 0268     		ldr	r2, [r0]
 227:Core/Src/stm32f7xx_hal_msp.c ****   {
 745              		.loc 1 227 5 view .LVU209
 746 0002 054B     		ldr	r3, .L47
 747 0004 9A42     		cmp	r2, r3
 748 0006 00D0     		beq	.L46
 749              	.L44:
 239:Core/Src/stm32f7xx_hal_msp.c **** 
 750              		.loc 1 239 1 view .LVU210
 751 0008 7047     		bx	lr
 752              	.L46:
 233:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 753              		.loc 1 233 5 is_stmt 1 view .LVU211
 754 000a 044A     		ldr	r2, .L47+4
 755 000c 136B     		ldr	r3, [r2, #48]
 756 000e 23F48053 		bic	r3, r3, #4096
 757 0012 1363     		str	r3, [r2, #48]
 239:Core/Src/stm32f7xx_hal_msp.c **** 
 758              		.loc 1 239 1 is_stmt 0 view .LVU212
 759 0014 F8E7     		b	.L44
 760              	.L48:
 761 0016 00BF     		.align	2
 762              	.L47:
 763 0018 00300240 		.word	1073885184
 764 001c 00380240 		.word	1073887232
 765              		.cfi_endproc
 766              	.LFE145:
 768              		.section	.text.HAL_DMA2D_MspInit,"ax",%progbits
 769              		.align	1
 770              		.global	HAL_DMA2D_MspInit
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 774              		.fpu fpv5-sp-d16
 776              	HAL_DMA2D_MspInit:
 777              	.LVL32:
 778              	.LFB146:
 248:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 779              		.loc 1 248 1 is_stmt 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 8
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 249:Core/Src/stm32f7xx_hal_msp.c ****   {
 783              		.loc 1 249 3 view .LVU214
 249:Core/Src/stm32f7xx_hal_msp.c ****   {
 784              		.loc 1 249 12 is_stmt 0 view .LVU215
 785 0000 0268     		ldr	r2, [r0]
 249:Core/Src/stm32f7xx_hal_msp.c ****   {
 786              		.loc 1 249 5 view .LVU216
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 42


 787 0002 0E4B     		ldr	r3, .L56
 788 0004 9A42     		cmp	r2, r3
 789 0006 00D0     		beq	.L55
 790 0008 7047     		bx	lr
 791              	.L55:
 248:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 792              		.loc 1 248 1 view .LVU217
 793 000a 00B5     		push	{lr}
 794              	.LCFI15:
 795              		.cfi_def_cfa_offset 4
 796              		.cfi_offset 14, -4
 797 000c 83B0     		sub	sp, sp, #12
 798              	.LCFI16:
 799              		.cfi_def_cfa_offset 16
 255:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 800              		.loc 1 255 5 is_stmt 1 view .LVU218
 801              	.LBB9:
 255:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 802              		.loc 1 255 5 view .LVU219
 255:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 803              		.loc 1 255 5 view .LVU220
 804 000e A3F5F043 		sub	r3, r3, #30720
 805 0012 1A6B     		ldr	r2, [r3, #48]
 806 0014 42F40002 		orr	r2, r2, #8388608
 807 0018 1A63     		str	r2, [r3, #48]
 255:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 808              		.loc 1 255 5 view .LVU221
 809 001a 1B6B     		ldr	r3, [r3, #48]
 810 001c 03F40003 		and	r3, r3, #8388608
 811 0020 0193     		str	r3, [sp, #4]
 255:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 812              		.loc 1 255 5 view .LVU222
 813 0022 019B     		ldr	r3, [sp, #4]
 814              	.LBE9:
 255:Core/Src/stm32f7xx_hal_msp.c ****     /* DMA2D interrupt Init */
 815              		.loc 1 255 5 view .LVU223
 257:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 816              		.loc 1 257 5 view .LVU224
 817 0024 0022     		movs	r2, #0
 818 0026 0521     		movs	r1, #5
 819 0028 5A20     		movs	r0, #90
 820              	.LVL33:
 257:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 821              		.loc 1 257 5 is_stmt 0 view .LVU225
 822 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 823              	.LVL34:
 258:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspInit 1 */
 824              		.loc 1 258 5 is_stmt 1 view .LVU226
 825 002e 5A20     		movs	r0, #90
 826 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 827              	.LVL35:
 264:Core/Src/stm32f7xx_hal_msp.c **** 
 828              		.loc 1 264 1 is_stmt 0 view .LVU227
 829 0034 03B0     		add	sp, sp, #12
 830              	.LCFI17:
 831              		.cfi_def_cfa_offset 4
 832              		@ sp needed
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 43


 833 0036 5DF804FB 		ldr	pc, [sp], #4
 834              	.L57:
 835 003a 00BF     		.align	2
 836              	.L56:
 837 003c 00B00240 		.word	1073917952
 838              		.cfi_endproc
 839              	.LFE146:
 841              		.section	.text.HAL_DMA2D_MspDeInit,"ax",%progbits
 842              		.align	1
 843              		.global	HAL_DMA2D_MspDeInit
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
 847              		.fpu fpv5-sp-d16
 849              	HAL_DMA2D_MspDeInit:
 850              	.LVL36:
 851              	.LFB147:
 273:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 852              		.loc 1 273 1 is_stmt 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 0
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 273:Core/Src/stm32f7xx_hal_msp.c ****   if(hdma2d->Instance==DMA2D)
 856              		.loc 1 273 1 is_stmt 0 view .LVU229
 857 0000 08B5     		push	{r3, lr}
 858              	.LCFI18:
 859              		.cfi_def_cfa_offset 8
 860              		.cfi_offset 3, -8
 861              		.cfi_offset 14, -4
 274:Core/Src/stm32f7xx_hal_msp.c ****   {
 862              		.loc 1 274 3 is_stmt 1 view .LVU230
 274:Core/Src/stm32f7xx_hal_msp.c ****   {
 863              		.loc 1 274 12 is_stmt 0 view .LVU231
 864 0002 0268     		ldr	r2, [r0]
 274:Core/Src/stm32f7xx_hal_msp.c ****   {
 865              		.loc 1 274 5 view .LVU232
 866 0004 064B     		ldr	r3, .L62
 867 0006 9A42     		cmp	r2, r3
 868 0008 00D0     		beq	.L61
 869              	.LVL37:
 870              	.L58:
 289:Core/Src/stm32f7xx_hal_msp.c **** 
 871              		.loc 1 289 1 view .LVU233
 872 000a 08BD     		pop	{r3, pc}
 873              	.LVL38:
 874              	.L61:
 280:Core/Src/stm32f7xx_hal_msp.c **** 
 875              		.loc 1 280 5 is_stmt 1 view .LVU234
 876 000c 054A     		ldr	r2, .L62+4
 877 000e 136B     		ldr	r3, [r2, #48]
 878 0010 23F40003 		bic	r3, r3, #8388608
 879 0014 1363     		str	r3, [r2, #48]
 283:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
 880              		.loc 1 283 5 view .LVU235
 881 0016 5A20     		movs	r0, #90
 882              	.LVL39:
 283:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN DMA2D_MspDeInit 1 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 44


 883              		.loc 1 283 5 is_stmt 0 view .LVU236
 884 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 885              	.LVL40:
 289:Core/Src/stm32f7xx_hal_msp.c **** 
 886              		.loc 1 289 1 view .LVU237
 887 001c F5E7     		b	.L58
 888              	.L63:
 889 001e 00BF     		.align	2
 890              	.L62:
 891 0020 00B00240 		.word	1073917952
 892 0024 00380240 		.word	1073887232
 893              		.cfi_endproc
 894              	.LFE147:
 896              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 897              		.align	1
 898              		.global	HAL_I2C_MspInit
 899              		.syntax unified
 900              		.thumb
 901              		.thumb_func
 902              		.fpu fpv5-sp-d16
 904              	HAL_I2C_MspInit:
 905              	.LVL41:
 906              	.LFB148:
 298:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 907              		.loc 1 298 1 is_stmt 1 view -0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 32
 910              		@ frame_needed = 0, uses_anonymous_args = 0
 298:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 911              		.loc 1 298 1 is_stmt 0 view .LVU239
 912 0000 10B5     		push	{r4, lr}
 913              	.LCFI19:
 914              		.cfi_def_cfa_offset 8
 915              		.cfi_offset 4, -8
 916              		.cfi_offset 14, -4
 917 0002 88B0     		sub	sp, sp, #32
 918              	.LCFI20:
 919              		.cfi_def_cfa_offset 40
 299:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 920              		.loc 1 299 3 is_stmt 1 view .LVU240
 299:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 921              		.loc 1 299 20 is_stmt 0 view .LVU241
 922 0004 0023     		movs	r3, #0
 923 0006 0393     		str	r3, [sp, #12]
 924 0008 0493     		str	r3, [sp, #16]
 925 000a 0593     		str	r3, [sp, #20]
 926 000c 0693     		str	r3, [sp, #24]
 927 000e 0793     		str	r3, [sp, #28]
 300:Core/Src/stm32f7xx_hal_msp.c ****   {
 928              		.loc 1 300 3 is_stmt 1 view .LVU242
 300:Core/Src/stm32f7xx_hal_msp.c ****   {
 929              		.loc 1 300 10 is_stmt 0 view .LVU243
 930 0010 0268     		ldr	r2, [r0]
 300:Core/Src/stm32f7xx_hal_msp.c ****   {
 931              		.loc 1 300 5 view .LVU244
 932 0012 144B     		ldr	r3, .L68
 933 0014 9A42     		cmp	r2, r3
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 45


 934 0016 01D0     		beq	.L67
 935              	.LVL42:
 936              	.L64:
 325:Core/Src/stm32f7xx_hal_msp.c **** 
 937              		.loc 1 325 1 view .LVU245
 938 0018 08B0     		add	sp, sp, #32
 939              	.LCFI21:
 940              		.cfi_remember_state
 941              		.cfi_def_cfa_offset 8
 942              		@ sp needed
 943 001a 10BD     		pop	{r4, pc}
 944              	.LVL43:
 945              	.L67:
 946              	.LCFI22:
 947              		.cfi_restore_state
 306:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 948              		.loc 1 306 5 is_stmt 1 view .LVU246
 949              	.LBB10:
 306:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 950              		.loc 1 306 5 view .LVU247
 306:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 951              		.loc 1 306 5 view .LVU248
 952 001c 124C     		ldr	r4, .L68+4
 953 001e 236B     		ldr	r3, [r4, #48]
 954 0020 43F08003 		orr	r3, r3, #128
 955 0024 2363     		str	r3, [r4, #48]
 306:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 956              		.loc 1 306 5 view .LVU249
 957 0026 236B     		ldr	r3, [r4, #48]
 958 0028 03F08003 		and	r3, r3, #128
 959 002c 0193     		str	r3, [sp, #4]
 306:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 960              		.loc 1 306 5 view .LVU250
 961 002e 019B     		ldr	r3, [sp, #4]
 962              	.LBE10:
 306:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 963              		.loc 1 306 5 view .LVU251
 311:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 964              		.loc 1 311 5 view .LVU252
 311:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 965              		.loc 1 311 25 is_stmt 0 view .LVU253
 966 0030 4FF4C073 		mov	r3, #384
 967 0034 0393     		str	r3, [sp, #12]
 312:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 968              		.loc 1 312 5 is_stmt 1 view .LVU254
 312:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 969              		.loc 1 312 26 is_stmt 0 view .LVU255
 970 0036 1223     		movs	r3, #18
 971 0038 0493     		str	r3, [sp, #16]
 313:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 972              		.loc 1 313 5 is_stmt 1 view .LVU256
 313:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 973              		.loc 1 313 26 is_stmt 0 view .LVU257
 974 003a 0123     		movs	r3, #1
 975 003c 0593     		str	r3, [sp, #20]
 314:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 976              		.loc 1 314 5 is_stmt 1 view .LVU258
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 46


 314:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 977              		.loc 1 314 27 is_stmt 0 view .LVU259
 978 003e 0323     		movs	r3, #3
 979 0040 0693     		str	r3, [sp, #24]
 315:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 980              		.loc 1 315 5 is_stmt 1 view .LVU260
 315:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 981              		.loc 1 315 31 is_stmt 0 view .LVU261
 982 0042 0423     		movs	r3, #4
 983 0044 0793     		str	r3, [sp, #28]
 316:Core/Src/stm32f7xx_hal_msp.c **** 
 984              		.loc 1 316 5 is_stmt 1 view .LVU262
 985 0046 03A9     		add	r1, sp, #12
 986 0048 0848     		ldr	r0, .L68+8
 987              	.LVL44:
 316:Core/Src/stm32f7xx_hal_msp.c **** 
 988              		.loc 1 316 5 is_stmt 0 view .LVU263
 989 004a FFF7FEFF 		bl	HAL_GPIO_Init
 990              	.LVL45:
 319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 991              		.loc 1 319 5 is_stmt 1 view .LVU264
 992              	.LBB11:
 319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 993              		.loc 1 319 5 view .LVU265
 319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 994              		.loc 1 319 5 view .LVU266
 995 004e 236C     		ldr	r3, [r4, #64]
 996 0050 43F40003 		orr	r3, r3, #8388608
 997 0054 2364     		str	r3, [r4, #64]
 319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 998              		.loc 1 319 5 view .LVU267
 999 0056 236C     		ldr	r3, [r4, #64]
 1000 0058 03F40003 		and	r3, r3, #8388608
 1001 005c 0293     		str	r3, [sp, #8]
 319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1002              		.loc 1 319 5 view .LVU268
 1003 005e 029B     		ldr	r3, [sp, #8]
 1004              	.LBE11:
 319:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1005              		.loc 1 319 5 view .LVU269
 325:Core/Src/stm32f7xx_hal_msp.c **** 
 1006              		.loc 1 325 1 is_stmt 0 view .LVU270
 1007 0060 DAE7     		b	.L64
 1008              	.L69:
 1009 0062 00BF     		.align	2
 1010              	.L68:
 1011 0064 005C0040 		.word	1073765376
 1012 0068 00380240 		.word	1073887232
 1013 006c 001C0240 		.word	1073880064
 1014              		.cfi_endproc
 1015              	.LFE148:
 1017              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 1018              		.align	1
 1019              		.global	HAL_I2C_MspDeInit
 1020              		.syntax unified
 1021              		.thumb
 1022              		.thumb_func
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 47


 1023              		.fpu fpv5-sp-d16
 1025              	HAL_I2C_MspDeInit:
 1026              	.LVL46:
 1027              	.LFB149:
 334:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 1028              		.loc 1 334 1 is_stmt 1 view -0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 0
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 335:Core/Src/stm32f7xx_hal_msp.c ****   {
 1032              		.loc 1 335 3 view .LVU272
 335:Core/Src/stm32f7xx_hal_msp.c ****   {
 1033              		.loc 1 335 10 is_stmt 0 view .LVU273
 1034 0000 0268     		ldr	r2, [r0]
 335:Core/Src/stm32f7xx_hal_msp.c ****   {
 1035              		.loc 1 335 5 view .LVU274
 1036 0002 0A4B     		ldr	r3, .L77
 1037 0004 9A42     		cmp	r2, r3
 1038 0006 00D0     		beq	.L76
 1039 0008 7047     		bx	lr
 1040              	.L76:
 334:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C3)
 1041              		.loc 1 334 1 view .LVU275
 1042 000a 10B5     		push	{r4, lr}
 1043              	.LCFI23:
 1044              		.cfi_def_cfa_offset 8
 1045              		.cfi_offset 4, -8
 1046              		.cfi_offset 14, -4
 341:Core/Src/stm32f7xx_hal_msp.c **** 
 1047              		.loc 1 341 5 is_stmt 1 view .LVU276
 1048 000c 084A     		ldr	r2, .L77+4
 1049 000e 136C     		ldr	r3, [r2, #64]
 1050 0010 23F40003 		bic	r3, r3, #8388608
 1051 0014 1364     		str	r3, [r2, #64]
 347:Core/Src/stm32f7xx_hal_msp.c **** 
 1052              		.loc 1 347 5 view .LVU277
 1053 0016 074C     		ldr	r4, .L77+8
 1054 0018 8021     		movs	r1, #128
 1055 001a 2046     		mov	r0, r4
 1056              	.LVL47:
 347:Core/Src/stm32f7xx_hal_msp.c **** 
 1057              		.loc 1 347 5 is_stmt 0 view .LVU278
 1058 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1059              	.LVL48:
 349:Core/Src/stm32f7xx_hal_msp.c **** 
 1060              		.loc 1 349 5 is_stmt 1 view .LVU279
 1061 0020 4FF48071 		mov	r1, #256
 1062 0024 2046     		mov	r0, r4
 1063 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1064              	.LVL49:
 356:Core/Src/stm32f7xx_hal_msp.c **** 
 1065              		.loc 1 356 1 is_stmt 0 view .LVU280
 1066 002a 10BD     		pop	{r4, pc}
 1067              	.L78:
 1068              		.align	2
 1069              	.L77:
 1070 002c 005C0040 		.word	1073765376
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 48


 1071 0030 00380240 		.word	1073887232
 1072 0034 001C0240 		.word	1073880064
 1073              		.cfi_endproc
 1074              	.LFE149:
 1076              		.section	.text.HAL_LTDC_MspInit,"ax",%progbits
 1077              		.align	1
 1078              		.global	HAL_LTDC_MspInit
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1082              		.fpu fpv5-sp-d16
 1084              	HAL_LTDC_MspInit:
 1085              	.LVL50:
 1086              	.LFB150:
 365:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1087              		.loc 1 365 1 is_stmt 1 view -0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 48
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 365:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1091              		.loc 1 365 1 is_stmt 0 view .LVU282
 1092 0000 70B5     		push	{r4, r5, r6, lr}
 1093              	.LCFI24:
 1094              		.cfi_def_cfa_offset 16
 1095              		.cfi_offset 4, -16
 1096              		.cfi_offset 5, -12
 1097              		.cfi_offset 6, -8
 1098              		.cfi_offset 14, -4
 1099 0002 8CB0     		sub	sp, sp, #48
 1100              	.LCFI25:
 1101              		.cfi_def_cfa_offset 64
 366:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1102              		.loc 1 366 3 is_stmt 1 view .LVU283
 366:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1103              		.loc 1 366 20 is_stmt 0 view .LVU284
 1104 0004 0023     		movs	r3, #0
 1105 0006 0793     		str	r3, [sp, #28]
 1106 0008 0893     		str	r3, [sp, #32]
 1107 000a 0993     		str	r3, [sp, #36]
 1108 000c 0A93     		str	r3, [sp, #40]
 1109 000e 0B93     		str	r3, [sp, #44]
 367:Core/Src/stm32f7xx_hal_msp.c ****   {
 1110              		.loc 1 367 3 is_stmt 1 view .LVU285
 367:Core/Src/stm32f7xx_hal_msp.c ****   {
 1111              		.loc 1 367 11 is_stmt 0 view .LVU286
 1112 0010 0268     		ldr	r2, [r0]
 367:Core/Src/stm32f7xx_hal_msp.c ****   {
 1113              		.loc 1 367 5 view .LVU287
 1114 0012 3E4B     		ldr	r3, .L83
 1115 0014 9A42     		cmp	r2, r3
 1116 0016 01D0     		beq	.L82
 1117              	.LVL51:
 1118              	.L79:
 457:Core/Src/stm32f7xx_hal_msp.c **** 
 1119              		.loc 1 457 1 view .LVU288
 1120 0018 0CB0     		add	sp, sp, #48
 1121              	.LCFI26:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 49


 1122              		.cfi_remember_state
 1123              		.cfi_def_cfa_offset 16
 1124              		@ sp needed
 1125 001a 70BD     		pop	{r4, r5, r6, pc}
 1126              	.LVL52:
 1127              	.L82:
 1128              	.LCFI27:
 1129              		.cfi_restore_state
 373:Core/Src/stm32f7xx_hal_msp.c **** 
 1130              		.loc 1 373 5 is_stmt 1 view .LVU289
 1131              	.LBB12:
 373:Core/Src/stm32f7xx_hal_msp.c **** 
 1132              		.loc 1 373 5 view .LVU290
 373:Core/Src/stm32f7xx_hal_msp.c **** 
 1133              		.loc 1 373 5 view .LVU291
 1134 001c 03F55043 		add	r3, r3, #53248
 1135 0020 5A6C     		ldr	r2, [r3, #68]
 1136 0022 42F08062 		orr	r2, r2, #67108864
 1137 0026 5A64     		str	r2, [r3, #68]
 373:Core/Src/stm32f7xx_hal_msp.c **** 
 1138              		.loc 1 373 5 view .LVU292
 1139 0028 5A6C     		ldr	r2, [r3, #68]
 1140 002a 02F08062 		and	r2, r2, #67108864
 1141 002e 0192     		str	r2, [sp, #4]
 373:Core/Src/stm32f7xx_hal_msp.c **** 
 1142              		.loc 1 373 5 view .LVU293
 1143 0030 019A     		ldr	r2, [sp, #4]
 1144              	.LBE12:
 373:Core/Src/stm32f7xx_hal_msp.c **** 
 1145              		.loc 1 373 5 view .LVU294
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1146              		.loc 1 375 5 view .LVU295
 1147              	.LBB13:
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1148              		.loc 1 375 5 view .LVU296
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1149              		.loc 1 375 5 view .LVU297
 1150 0032 1A6B     		ldr	r2, [r3, #48]
 1151 0034 42F01002 		orr	r2, r2, #16
 1152 0038 1A63     		str	r2, [r3, #48]
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1153              		.loc 1 375 5 view .LVU298
 1154 003a 1A6B     		ldr	r2, [r3, #48]
 1155 003c 02F01002 		and	r2, r2, #16
 1156 0040 0292     		str	r2, [sp, #8]
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1157              		.loc 1 375 5 view .LVU299
 1158 0042 029A     		ldr	r2, [sp, #8]
 1159              	.LBE13:
 375:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOJ_CLK_ENABLE();
 1160              		.loc 1 375 5 view .LVU300
 376:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1161              		.loc 1 376 5 view .LVU301
 1162              	.LBB14:
 376:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1163              		.loc 1 376 5 view .LVU302
 376:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 50


 1164              		.loc 1 376 5 view .LVU303
 1165 0044 1A6B     		ldr	r2, [r3, #48]
 1166 0046 42F40072 		orr	r2, r2, #512
 1167 004a 1A63     		str	r2, [r3, #48]
 376:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1168              		.loc 1 376 5 view .LVU304
 1169 004c 1A6B     		ldr	r2, [r3, #48]
 1170 004e 02F40072 		and	r2, r2, #512
 1171 0052 0392     		str	r2, [sp, #12]
 376:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1172              		.loc 1 376 5 view .LVU305
 1173 0054 039A     		ldr	r2, [sp, #12]
 1174              	.LBE14:
 376:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOK_CLK_ENABLE();
 1175              		.loc 1 376 5 view .LVU306
 377:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1176              		.loc 1 377 5 view .LVU307
 1177              	.LBB15:
 377:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1178              		.loc 1 377 5 view .LVU308
 377:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1179              		.loc 1 377 5 view .LVU309
 1180 0056 1A6B     		ldr	r2, [r3, #48]
 1181 0058 42F48062 		orr	r2, r2, #1024
 1182 005c 1A63     		str	r2, [r3, #48]
 377:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1183              		.loc 1 377 5 view .LVU310
 1184 005e 1A6B     		ldr	r2, [r3, #48]
 1185 0060 02F48062 		and	r2, r2, #1024
 1186 0064 0492     		str	r2, [sp, #16]
 377:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1187              		.loc 1 377 5 view .LVU311
 1188 0066 049A     		ldr	r2, [sp, #16]
 1189              	.LBE15:
 377:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 1190              		.loc 1 377 5 view .LVU312
 378:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1191              		.loc 1 378 5 view .LVU313
 1192              	.LBB16:
 378:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1193              		.loc 1 378 5 view .LVU314
 378:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1194              		.loc 1 378 5 view .LVU315
 1195 0068 1A6B     		ldr	r2, [r3, #48]
 1196 006a 42F04002 		orr	r2, r2, #64
 1197 006e 1A63     		str	r2, [r3, #48]
 378:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1198              		.loc 1 378 5 view .LVU316
 1199 0070 1A6B     		ldr	r2, [r3, #48]
 1200 0072 02F04002 		and	r2, r2, #64
 1201 0076 0592     		str	r2, [sp, #20]
 378:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1202              		.loc 1 378 5 view .LVU317
 1203 0078 059A     		ldr	r2, [sp, #20]
 1204              	.LBE16:
 378:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 1205              		.loc 1 378 5 view .LVU318
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 51


 379:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1206              		.loc 1 379 5 view .LVU319
 1207              	.LBB17:
 379:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1208              		.loc 1 379 5 view .LVU320
 379:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1209              		.loc 1 379 5 view .LVU321
 1210 007a 1A6B     		ldr	r2, [r3, #48]
 1211 007c 42F48072 		orr	r2, r2, #256
 1212 0080 1A63     		str	r2, [r3, #48]
 379:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1213              		.loc 1 379 5 view .LVU322
 1214 0082 1B6B     		ldr	r3, [r3, #48]
 1215 0084 03F48073 		and	r3, r3, #256
 1216 0088 0693     		str	r3, [sp, #24]
 379:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1217              		.loc 1 379 5 view .LVU323
 1218 008a 069B     		ldr	r3, [sp, #24]
 1219              	.LBE17:
 379:Core/Src/stm32f7xx_hal_msp.c ****     /**LTDC GPIO Configuration
 1220              		.loc 1 379 5 view .LVU324
 410:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1221              		.loc 1 410 5 view .LVU325
 410:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1222              		.loc 1 410 25 is_stmt 0 view .LVU326
 1223 008c 1023     		movs	r3, #16
 1224 008e 0793     		str	r3, [sp, #28]
 411:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1225              		.loc 1 411 5 is_stmt 1 view .LVU327
 411:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1226              		.loc 1 411 26 is_stmt 0 view .LVU328
 1227 0090 0225     		movs	r5, #2
 1228 0092 0895     		str	r5, [sp, #32]
 412:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1229              		.loc 1 412 5 is_stmt 1 view .LVU329
 413:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1230              		.loc 1 413 5 view .LVU330
 414:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1231              		.loc 1 414 5 view .LVU331
 414:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 1232              		.loc 1 414 31 is_stmt 0 view .LVU332
 1233 0094 0E26     		movs	r6, #14
 1234 0096 0B96     		str	r6, [sp, #44]
 415:Core/Src/stm32f7xx_hal_msp.c **** 
 1235              		.loc 1 415 5 is_stmt 1 view .LVU333
 1236 0098 07A9     		add	r1, sp, #28
 1237 009a 1D48     		ldr	r0, .L83+4
 1238              	.LVL53:
 415:Core/Src/stm32f7xx_hal_msp.c **** 
 1239              		.loc 1 415 5 is_stmt 0 view .LVU334
 1240 009c FFF7FEFF 		bl	HAL_GPIO_Init
 1241              	.LVL54:
 417:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1242              		.loc 1 417 5 is_stmt 1 view .LVU335
 417:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1243              		.loc 1 417 25 is_stmt 0 view .LVU336
 1244 00a0 4EF6FF73 		movw	r3, #61439
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 52


 1245 00a4 0793     		str	r3, [sp, #28]
 421:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1246              		.loc 1 421 5 is_stmt 1 view .LVU337
 421:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1247              		.loc 1 421 26 is_stmt 0 view .LVU338
 1248 00a6 0895     		str	r5, [sp, #32]
 422:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1249              		.loc 1 422 5 is_stmt 1 view .LVU339
 422:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1250              		.loc 1 422 26 is_stmt 0 view .LVU340
 1251 00a8 0024     		movs	r4, #0
 1252 00aa 0994     		str	r4, [sp, #36]
 423:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1253              		.loc 1 423 5 is_stmt 1 view .LVU341
 423:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1254              		.loc 1 423 27 is_stmt 0 view .LVU342
 1255 00ac 0A94     		str	r4, [sp, #40]
 424:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1256              		.loc 1 424 5 is_stmt 1 view .LVU343
 424:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 1257              		.loc 1 424 31 is_stmt 0 view .LVU344
 1258 00ae 0B96     		str	r6, [sp, #44]
 425:Core/Src/stm32f7xx_hal_msp.c **** 
 1259              		.loc 1 425 5 is_stmt 1 view .LVU345
 1260 00b0 07A9     		add	r1, sp, #28
 1261 00b2 1848     		ldr	r0, .L83+8
 1262 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1263              	.LVL55:
 427:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1264              		.loc 1 427 5 view .LVU346
 427:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
 1265              		.loc 1 427 25 is_stmt 0 view .LVU347
 1266 00b8 F723     		movs	r3, #247
 1267 00ba 0793     		str	r3, [sp, #28]
 429:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1268              		.loc 1 429 5 is_stmt 1 view .LVU348
 429:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1269              		.loc 1 429 26 is_stmt 0 view .LVU349
 1270 00bc 0895     		str	r5, [sp, #32]
 430:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1271              		.loc 1 430 5 is_stmt 1 view .LVU350
 430:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1272              		.loc 1 430 26 is_stmt 0 view .LVU351
 1273 00be 0994     		str	r4, [sp, #36]
 431:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1274              		.loc 1 431 5 is_stmt 1 view .LVU352
 431:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1275              		.loc 1 431 27 is_stmt 0 view .LVU353
 1276 00c0 0A94     		str	r4, [sp, #40]
 432:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1277              		.loc 1 432 5 is_stmt 1 view .LVU354
 432:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 1278              		.loc 1 432 31 is_stmt 0 view .LVU355
 1279 00c2 0B96     		str	r6, [sp, #44]
 433:Core/Src/stm32f7xx_hal_msp.c **** 
 1280              		.loc 1 433 5 is_stmt 1 view .LVU356
 1281 00c4 07A9     		add	r1, sp, #28
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 53


 1282 00c6 1448     		ldr	r0, .L83+12
 1283 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 1284              	.LVL56:
 435:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1285              		.loc 1 435 5 view .LVU357
 435:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1286              		.loc 1 435 25 is_stmt 0 view .LVU358
 1287 00cc 4FF48053 		mov	r3, #4096
 1288 00d0 0793     		str	r3, [sp, #28]
 436:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1289              		.loc 1 436 5 is_stmt 1 view .LVU359
 436:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1290              		.loc 1 436 26 is_stmt 0 view .LVU360
 1291 00d2 0895     		str	r5, [sp, #32]
 437:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1292              		.loc 1 437 5 is_stmt 1 view .LVU361
 437:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1293              		.loc 1 437 26 is_stmt 0 view .LVU362
 1294 00d4 0994     		str	r4, [sp, #36]
 438:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1295              		.loc 1 438 5 is_stmt 1 view .LVU363
 438:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 1296              		.loc 1 438 27 is_stmt 0 view .LVU364
 1297 00d6 0A94     		str	r4, [sp, #40]
 439:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 1298              		.loc 1 439 5 is_stmt 1 view .LVU365
 439:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 1299              		.loc 1 439 31 is_stmt 0 view .LVU366
 1300 00d8 0923     		movs	r3, #9
 1301 00da 0B93     		str	r3, [sp, #44]
 440:Core/Src/stm32f7xx_hal_msp.c **** 
 1302              		.loc 1 440 5 is_stmt 1 view .LVU367
 1303 00dc 07A9     		add	r1, sp, #28
 1304 00de 0F48     		ldr	r0, .L83+16
 1305 00e0 FFF7FEFF 		bl	HAL_GPIO_Init
 1306              	.LVL57:
 442:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1307              		.loc 1 442 5 view .LVU368
 442:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1308              		.loc 1 442 25 is_stmt 0 view .LVU369
 1309 00e4 4FF44643 		mov	r3, #50688
 1310 00e8 0793     		str	r3, [sp, #28]
 443:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1311              		.loc 1 443 5 is_stmt 1 view .LVU370
 443:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1312              		.loc 1 443 26 is_stmt 0 view .LVU371
 1313 00ea 0895     		str	r5, [sp, #32]
 444:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1314              		.loc 1 444 5 is_stmt 1 view .LVU372
 444:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1315              		.loc 1 444 26 is_stmt 0 view .LVU373
 1316 00ec 0994     		str	r4, [sp, #36]
 445:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1317              		.loc 1 445 5 is_stmt 1 view .LVU374
 445:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 1318              		.loc 1 445 27 is_stmt 0 view .LVU375
 1319 00ee 0A94     		str	r4, [sp, #40]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 54


 446:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1320              		.loc 1 446 5 is_stmt 1 view .LVU376
 446:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1321              		.loc 1 446 31 is_stmt 0 view .LVU377
 1322 00f0 0B96     		str	r6, [sp, #44]
 447:Core/Src/stm32f7xx_hal_msp.c **** 
 1323              		.loc 1 447 5 is_stmt 1 view .LVU378
 1324 00f2 07A9     		add	r1, sp, #28
 1325 00f4 0A48     		ldr	r0, .L83+20
 1326 00f6 FFF7FEFF 		bl	HAL_GPIO_Init
 1327              	.LVL58:
 450:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LTDC_IRQn);
 1328              		.loc 1 450 5 view .LVU379
 1329 00fa 2246     		mov	r2, r4
 1330 00fc 0521     		movs	r1, #5
 1331 00fe 5820     		movs	r0, #88
 1332 0100 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1333              	.LVL59:
 451:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspInit 1 */
 1334              		.loc 1 451 5 view .LVU380
 1335 0104 5820     		movs	r0, #88
 1336 0106 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1337              	.LVL60:
 457:Core/Src/stm32f7xx_hal_msp.c **** 
 1338              		.loc 1 457 1 is_stmt 0 view .LVU381
 1339 010a 85E7     		b	.L79
 1340              	.L84:
 1341              		.align	2
 1342              	.L83:
 1343 010c 00680140 		.word	1073833984
 1344 0110 00100240 		.word	1073876992
 1345 0114 00240240 		.word	1073882112
 1346 0118 00280240 		.word	1073883136
 1347 011c 00180240 		.word	1073879040
 1348 0120 00200240 		.word	1073881088
 1349              		.cfi_endproc
 1350              	.LFE150:
 1352              		.section	.text.HAL_LTDC_MspDeInit,"ax",%progbits
 1353              		.align	1
 1354              		.global	HAL_LTDC_MspDeInit
 1355              		.syntax unified
 1356              		.thumb
 1357              		.thumb_func
 1358              		.fpu fpv5-sp-d16
 1360              	HAL_LTDC_MspDeInit:
 1361              	.LVL61:
 1362              	.LFB151:
 466:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1363              		.loc 1 466 1 is_stmt 1 view -0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 0
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 466:Core/Src/stm32f7xx_hal_msp.c ****   if(hltdc->Instance==LTDC)
 1367              		.loc 1 466 1 is_stmt 0 view .LVU383
 1368 0000 08B5     		push	{r3, lr}
 1369              	.LCFI28:
 1370              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 55


 1371              		.cfi_offset 3, -8
 1372              		.cfi_offset 14, -4
 467:Core/Src/stm32f7xx_hal_msp.c ****   {
 1373              		.loc 1 467 3 is_stmt 1 view .LVU384
 467:Core/Src/stm32f7xx_hal_msp.c ****   {
 1374              		.loc 1 467 11 is_stmt 0 view .LVU385
 1375 0002 0268     		ldr	r2, [r0]
 467:Core/Src/stm32f7xx_hal_msp.c ****   {
 1376              		.loc 1 467 5 view .LVU386
 1377 0004 114B     		ldr	r3, .L89
 1378 0006 9A42     		cmp	r2, r3
 1379 0008 00D0     		beq	.L88
 1380              	.LVL62:
 1381              	.L85:
 526:Core/Src/stm32f7xx_hal_msp.c **** 
 1382              		.loc 1 526 1 view .LVU387
 1383 000a 08BD     		pop	{r3, pc}
 1384              	.LVL63:
 1385              	.L88:
 473:Core/Src/stm32f7xx_hal_msp.c **** 
 1386              		.loc 1 473 5 is_stmt 1 view .LVU388
 1387 000c 104A     		ldr	r2, .L89+4
 1388 000e 536C     		ldr	r3, [r2, #68]
 1389 0010 23F08063 		bic	r3, r3, #67108864
 1390 0014 5364     		str	r3, [r2, #68]
 505:Core/Src/stm32f7xx_hal_msp.c **** 
 1391              		.loc 1 505 5 view .LVU389
 1392 0016 1021     		movs	r1, #16
 1393 0018 0E48     		ldr	r0, .L89+8
 1394              	.LVL64:
 505:Core/Src/stm32f7xx_hal_msp.c **** 
 1395              		.loc 1 505 5 is_stmt 0 view .LVU390
 1396 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1397              	.LVL65:
 507:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
 1398              		.loc 1 507 5 is_stmt 1 view .LVU391
 1399 001e 4EF6FF71 		movw	r1, #61439
 1400 0022 0D48     		ldr	r0, .L89+12
 1401 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1402              	.LVL66:
 512:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin);
 1403              		.loc 1 512 5 view .LVU392
 1404 0028 F721     		movs	r1, #247
 1405 002a 0C48     		ldr	r0, .L89+16
 1406 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1407              	.LVL67:
 515:Core/Src/stm32f7xx_hal_msp.c **** 
 1408              		.loc 1 515 5 view .LVU393
 1409 0030 4FF48051 		mov	r1, #4096
 1410 0034 0A48     		ldr	r0, .L89+20
 1411 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1412              	.LVL68:
 517:Core/Src/stm32f7xx_hal_msp.c **** 
 1413              		.loc 1 517 5 view .LVU394
 1414 003a 4FF44641 		mov	r1, #50688
 1415 003e 0948     		ldr	r0, .L89+24
 1416 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 56


 1417              	.LVL69:
 520:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN LTDC_MspDeInit 1 */
 1418              		.loc 1 520 5 view .LVU395
 1419 0044 5820     		movs	r0, #88
 1420 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1421              	.LVL70:
 526:Core/Src/stm32f7xx_hal_msp.c **** 
 1422              		.loc 1 526 1 is_stmt 0 view .LVU396
 1423 004a DEE7     		b	.L85
 1424              	.L90:
 1425              		.align	2
 1426              	.L89:
 1427 004c 00680140 		.word	1073833984
 1428 0050 00380240 		.word	1073887232
 1429 0054 00100240 		.word	1073876992
 1430 0058 00240240 		.word	1073882112
 1431 005c 00280240 		.word	1073883136
 1432 0060 00180240 		.word	1073879040
 1433 0064 00200240 		.word	1073881088
 1434              		.cfi_endproc
 1435              	.LFE151:
 1437              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
 1438              		.align	1
 1439              		.global	HAL_QSPI_MspInit
 1440              		.syntax unified
 1441              		.thumb
 1442              		.thumb_func
 1443              		.fpu fpv5-sp-d16
 1445              	HAL_QSPI_MspInit:
 1446              	.LVL71:
 1447              	.LFB152:
 535:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1448              		.loc 1 535 1 is_stmt 1 view -0
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 40
 1451              		@ frame_needed = 0, uses_anonymous_args = 0
 535:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1452              		.loc 1 535 1 is_stmt 0 view .LVU398
 1453 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1454              	.LCFI29:
 1455              		.cfi_def_cfa_offset 28
 1456              		.cfi_offset 4, -28
 1457              		.cfi_offset 5, -24
 1458              		.cfi_offset 6, -20
 1459              		.cfi_offset 7, -16
 1460              		.cfi_offset 8, -12
 1461              		.cfi_offset 9, -8
 1462              		.cfi_offset 14, -4
 1463 0004 8BB0     		sub	sp, sp, #44
 1464              	.LCFI30:
 1465              		.cfi_def_cfa_offset 72
 536:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1466              		.loc 1 536 3 is_stmt 1 view .LVU399
 536:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1467              		.loc 1 536 20 is_stmt 0 view .LVU400
 1468 0006 0023     		movs	r3, #0
 1469 0008 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 57


 1470 000a 0693     		str	r3, [sp, #24]
 1471 000c 0793     		str	r3, [sp, #28]
 1472 000e 0893     		str	r3, [sp, #32]
 1473 0010 0993     		str	r3, [sp, #36]
 537:Core/Src/stm32f7xx_hal_msp.c ****   {
 1474              		.loc 1 537 3 is_stmt 1 view .LVU401
 537:Core/Src/stm32f7xx_hal_msp.c ****   {
 1475              		.loc 1 537 11 is_stmt 0 view .LVU402
 1476 0012 0268     		ldr	r2, [r0]
 537:Core/Src/stm32f7xx_hal_msp.c ****   {
 1477              		.loc 1 537 5 view .LVU403
 1478 0014 2E4B     		ldr	r3, .L95
 1479 0016 9A42     		cmp	r2, r3
 1480 0018 02D0     		beq	.L94
 1481              	.LVL72:
 1482              	.L91:
 589:Core/Src/stm32f7xx_hal_msp.c **** 
 1483              		.loc 1 589 1 view .LVU404
 1484 001a 0BB0     		add	sp, sp, #44
 1485              	.LCFI31:
 1486              		.cfi_remember_state
 1487              		.cfi_def_cfa_offset 28
 1488              		@ sp needed
 1489 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1490              	.LVL73:
 1491              	.L94:
 1492              	.LCFI32:
 1493              		.cfi_restore_state
 543:Core/Src/stm32f7xx_hal_msp.c **** 
 1494              		.loc 1 543 5 is_stmt 1 view .LVU405
 1495              	.LBB18:
 543:Core/Src/stm32f7xx_hal_msp.c **** 
 1496              		.loc 1 543 5 view .LVU406
 543:Core/Src/stm32f7xx_hal_msp.c **** 
 1497              		.loc 1 543 5 view .LVU407
 1498 0020 2C4B     		ldr	r3, .L95+4
 1499 0022 9A6B     		ldr	r2, [r3, #56]
 1500 0024 42F00202 		orr	r2, r2, #2
 1501 0028 9A63     		str	r2, [r3, #56]
 543:Core/Src/stm32f7xx_hal_msp.c **** 
 1502              		.loc 1 543 5 view .LVU408
 1503 002a 9A6B     		ldr	r2, [r3, #56]
 1504 002c 02F00202 		and	r2, r2, #2
 1505 0030 0192     		str	r2, [sp, #4]
 543:Core/Src/stm32f7xx_hal_msp.c **** 
 1506              		.loc 1 543 5 view .LVU409
 1507 0032 019A     		ldr	r2, [sp, #4]
 1508              	.LBE18:
 543:Core/Src/stm32f7xx_hal_msp.c **** 
 1509              		.loc 1 543 5 view .LVU410
 545:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1510              		.loc 1 545 5 view .LVU411
 1511              	.LBB19:
 545:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1512              		.loc 1 545 5 view .LVU412
 545:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1513              		.loc 1 545 5 view .LVU413
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 58


 1514 0034 1A6B     		ldr	r2, [r3, #48]
 1515 0036 42F01002 		orr	r2, r2, #16
 1516 003a 1A63     		str	r2, [r3, #48]
 545:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1517              		.loc 1 545 5 view .LVU414
 1518 003c 1A6B     		ldr	r2, [r3, #48]
 1519 003e 02F01002 		and	r2, r2, #16
 1520 0042 0292     		str	r2, [sp, #8]
 545:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1521              		.loc 1 545 5 view .LVU415
 1522 0044 029A     		ldr	r2, [sp, #8]
 1523              	.LBE19:
 545:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1524              		.loc 1 545 5 view .LVU416
 546:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1525              		.loc 1 546 5 view .LVU417
 1526              	.LBB20:
 546:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1527              		.loc 1 546 5 view .LVU418
 546:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1528              		.loc 1 546 5 view .LVU419
 1529 0046 1A6B     		ldr	r2, [r3, #48]
 1530 0048 42F00202 		orr	r2, r2, #2
 1531 004c 1A63     		str	r2, [r3, #48]
 546:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1532              		.loc 1 546 5 view .LVU420
 1533 004e 1A6B     		ldr	r2, [r3, #48]
 1534 0050 02F00202 		and	r2, r2, #2
 1535 0054 0392     		str	r2, [sp, #12]
 546:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1536              		.loc 1 546 5 view .LVU421
 1537 0056 039A     		ldr	r2, [sp, #12]
 1538              	.LBE20:
 546:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1539              		.loc 1 546 5 view .LVU422
 547:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1540              		.loc 1 547 5 view .LVU423
 1541              	.LBB21:
 547:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1542              		.loc 1 547 5 view .LVU424
 547:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1543              		.loc 1 547 5 view .LVU425
 1544 0058 1A6B     		ldr	r2, [r3, #48]
 1545 005a 42F00802 		orr	r2, r2, #8
 1546 005e 1A63     		str	r2, [r3, #48]
 547:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1547              		.loc 1 547 5 view .LVU426
 1548 0060 1B6B     		ldr	r3, [r3, #48]
 1549 0062 03F00803 		and	r3, r3, #8
 1550 0066 0493     		str	r3, [sp, #16]
 547:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1551              		.loc 1 547 5 view .LVU427
 1552 0068 049B     		ldr	r3, [sp, #16]
 1553              	.LBE21:
 547:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1554              		.loc 1 547 5 view .LVU428
 556:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 59


 1555              		.loc 1 556 5 view .LVU429
 556:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1556              		.loc 1 556 25 is_stmt 0 view .LVU430
 1557 006a 4FF00409 		mov	r9, #4
 1558 006e CDF81490 		str	r9, [sp, #20]
 557:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1559              		.loc 1 557 5 is_stmt 1 view .LVU431
 557:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1560              		.loc 1 557 26 is_stmt 0 view .LVU432
 1561 0072 0225     		movs	r5, #2
 1562 0074 0695     		str	r5, [sp, #24]
 558:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1563              		.loc 1 558 5 is_stmt 1 view .LVU433
 559:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1564              		.loc 1 559 5 view .LVU434
 559:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1565              		.loc 1 559 27 is_stmt 0 view .LVU435
 1566 0076 0324     		movs	r4, #3
 1567 0078 0894     		str	r4, [sp, #32]
 560:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 1568              		.loc 1 560 5 is_stmt 1 view .LVU436
 560:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 1569              		.loc 1 560 31 is_stmt 0 view .LVU437
 1570 007a 0926     		movs	r6, #9
 1571 007c 0996     		str	r6, [sp, #36]
 561:Core/Src/stm32f7xx_hal_msp.c **** 
 1572              		.loc 1 561 5 is_stmt 1 view .LVU438
 1573 007e 05A9     		add	r1, sp, #20
 1574 0080 1548     		ldr	r0, .L95+8
 1575              	.LVL74:
 561:Core/Src/stm32f7xx_hal_msp.c **** 
 1576              		.loc 1 561 5 is_stmt 0 view .LVU439
 1577 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 1578              	.LVL75:
 563:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1579              		.loc 1 563 5 is_stmt 1 view .LVU440
 563:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1580              		.loc 1 563 25 is_stmt 0 view .LVU441
 1581 0086 4023     		movs	r3, #64
 1582 0088 0593     		str	r3, [sp, #20]
 564:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1583              		.loc 1 564 5 is_stmt 1 view .LVU442
 564:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1584              		.loc 1 564 26 is_stmt 0 view .LVU443
 1585 008a 0695     		str	r5, [sp, #24]
 565:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1586              		.loc 1 565 5 is_stmt 1 view .LVU444
 565:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1587              		.loc 1 565 26 is_stmt 0 view .LVU445
 1588 008c 0027     		movs	r7, #0
 1589 008e 0797     		str	r7, [sp, #28]
 566:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1590              		.loc 1 566 5 is_stmt 1 view .LVU446
 566:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1591              		.loc 1 566 27 is_stmt 0 view .LVU447
 1592 0090 0894     		str	r4, [sp, #32]
 567:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 60


 1593              		.loc 1 567 5 is_stmt 1 view .LVU448
 567:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 1594              		.loc 1 567 31 is_stmt 0 view .LVU449
 1595 0092 0A23     		movs	r3, #10
 1596 0094 0993     		str	r3, [sp, #36]
 568:Core/Src/stm32f7xx_hal_msp.c **** 
 1597              		.loc 1 568 5 is_stmt 1 view .LVU450
 1598 0096 DFF84880 		ldr	r8, .L95+16
 1599 009a 05A9     		add	r1, sp, #20
 1600 009c 4046     		mov	r0, r8
 1601 009e FFF7FEFF 		bl	HAL_GPIO_Init
 1602              	.LVL76:
 570:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1603              		.loc 1 570 5 view .LVU451
 570:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1604              		.loc 1 570 25 is_stmt 0 view .LVU452
 1605 00a2 CDF81490 		str	r9, [sp, #20]
 571:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1606              		.loc 1 571 5 is_stmt 1 view .LVU453
 571:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1607              		.loc 1 571 26 is_stmt 0 view .LVU454
 1608 00a6 0695     		str	r5, [sp, #24]
 572:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1609              		.loc 1 572 5 is_stmt 1 view .LVU455
 572:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1610              		.loc 1 572 26 is_stmt 0 view .LVU456
 1611 00a8 0797     		str	r7, [sp, #28]
 573:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1612              		.loc 1 573 5 is_stmt 1 view .LVU457
 573:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1613              		.loc 1 573 27 is_stmt 0 view .LVU458
 1614 00aa 0894     		str	r4, [sp, #32]
 574:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1615              		.loc 1 574 5 is_stmt 1 view .LVU459
 574:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1616              		.loc 1 574 31 is_stmt 0 view .LVU460
 1617 00ac 0996     		str	r6, [sp, #36]
 575:Core/Src/stm32f7xx_hal_msp.c **** 
 1618              		.loc 1 575 5 is_stmt 1 view .LVU461
 1619 00ae 05A9     		add	r1, sp, #20
 1620 00b0 4046     		mov	r0, r8
 1621 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 1622              	.LVL77:
 577:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1623              		.loc 1 577 5 view .LVU462
 577:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1624              		.loc 1 577 25 is_stmt 0 view .LVU463
 1625 00b6 4FF46053 		mov	r3, #14336
 1626 00ba 0593     		str	r3, [sp, #20]
 578:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1627              		.loc 1 578 5 is_stmt 1 view .LVU464
 578:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1628              		.loc 1 578 26 is_stmt 0 view .LVU465
 1629 00bc 0695     		str	r5, [sp, #24]
 579:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1630              		.loc 1 579 5 is_stmt 1 view .LVU466
 579:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 61


 1631              		.loc 1 579 26 is_stmt 0 view .LVU467
 1632 00be 0797     		str	r7, [sp, #28]
 580:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1633              		.loc 1 580 5 is_stmt 1 view .LVU468
 580:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1634              		.loc 1 580 27 is_stmt 0 view .LVU469
 1635 00c0 0894     		str	r4, [sp, #32]
 581:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1636              		.loc 1 581 5 is_stmt 1 view .LVU470
 581:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1637              		.loc 1 581 31 is_stmt 0 view .LVU471
 1638 00c2 0996     		str	r6, [sp, #36]
 582:Core/Src/stm32f7xx_hal_msp.c **** 
 1639              		.loc 1 582 5 is_stmt 1 view .LVU472
 1640 00c4 05A9     		add	r1, sp, #20
 1641 00c6 0548     		ldr	r0, .L95+12
 1642 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 1643              	.LVL78:
 589:Core/Src/stm32f7xx_hal_msp.c **** 
 1644              		.loc 1 589 1 is_stmt 0 view .LVU473
 1645 00cc A5E7     		b	.L91
 1646              	.L96:
 1647 00ce 00BF     		.align	2
 1648              	.L95:
 1649 00d0 001000A0 		.word	-1610608640
 1650 00d4 00380240 		.word	1073887232
 1651 00d8 00100240 		.word	1073876992
 1652 00dc 000C0240 		.word	1073875968
 1653 00e0 00040240 		.word	1073873920
 1654              		.cfi_endproc
 1655              	.LFE152:
 1657              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 1658              		.align	1
 1659              		.global	HAL_QSPI_MspDeInit
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1663              		.fpu fpv5-sp-d16
 1665              	HAL_QSPI_MspDeInit:
 1666              	.LVL79:
 1667              	.LFB153:
 598:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1668              		.loc 1 598 1 is_stmt 1 view -0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 0
 1671              		@ frame_needed = 0, uses_anonymous_args = 0
 598:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1672              		.loc 1 598 1 is_stmt 0 view .LVU475
 1673 0000 08B5     		push	{r3, lr}
 1674              	.LCFI33:
 1675              		.cfi_def_cfa_offset 8
 1676              		.cfi_offset 3, -8
 1677              		.cfi_offset 14, -4
 599:Core/Src/stm32f7xx_hal_msp.c ****   {
 1678              		.loc 1 599 3 is_stmt 1 view .LVU476
 599:Core/Src/stm32f7xx_hal_msp.c ****   {
 1679              		.loc 1 599 11 is_stmt 0 view .LVU477
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 62


 1680 0002 0268     		ldr	r2, [r0]
 599:Core/Src/stm32f7xx_hal_msp.c ****   {
 1681              		.loc 1 599 5 view .LVU478
 1682 0004 0B4B     		ldr	r3, .L101
 1683 0006 9A42     		cmp	r2, r3
 1684 0008 00D0     		beq	.L100
 1685              	.LVL80:
 1686              	.L97:
 626:Core/Src/stm32f7xx_hal_msp.c **** 
 1687              		.loc 1 626 1 view .LVU479
 1688 000a 08BD     		pop	{r3, pc}
 1689              	.LVL81:
 1690              	.L100:
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1691              		.loc 1 605 5 is_stmt 1 view .LVU480
 1692 000c 0A4A     		ldr	r2, .L101+4
 1693 000e 936B     		ldr	r3, [r2, #56]
 1694 0010 23F00203 		bic	r3, r3, #2
 1695 0014 9363     		str	r3, [r2, #56]
 615:Core/Src/stm32f7xx_hal_msp.c **** 
 1696              		.loc 1 615 5 view .LVU481
 1697 0016 0421     		movs	r1, #4
 1698 0018 0848     		ldr	r0, .L101+8
 1699              	.LVL82:
 615:Core/Src/stm32f7xx_hal_msp.c **** 
 1700              		.loc 1 615 5 is_stmt 0 view .LVU482
 1701 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1702              	.LVL83:
 617:Core/Src/stm32f7xx_hal_msp.c **** 
 1703              		.loc 1 617 5 is_stmt 1 view .LVU483
 1704 001e 4421     		movs	r1, #68
 1705 0020 0748     		ldr	r0, .L101+12
 1706 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1707              	.LVL84:
 619:Core/Src/stm32f7xx_hal_msp.c **** 
 1708              		.loc 1 619 5 view .LVU484
 1709 0026 4FF46051 		mov	r1, #14336
 1710 002a 0648     		ldr	r0, .L101+16
 1711 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1712              	.LVL85:
 626:Core/Src/stm32f7xx_hal_msp.c **** 
 1713              		.loc 1 626 1 is_stmt 0 view .LVU485
 1714 0030 EBE7     		b	.L97
 1715              	.L102:
 1716 0032 00BF     		.align	2
 1717              	.L101:
 1718 0034 001000A0 		.word	-1610608640
 1719 0038 00380240 		.word	1073887232
 1720 003c 00100240 		.word	1073876992
 1721 0040 00040240 		.word	1073873920
 1722 0044 000C0240 		.word	1073875968
 1723              		.cfi_endproc
 1724              	.LFE153:
 1726              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 1727              		.align	1
 1728              		.global	HAL_RTC_MspInit
 1729              		.syntax unified
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 63


 1730              		.thumb
 1731              		.thumb_func
 1732              		.fpu fpv5-sp-d16
 1734              	HAL_RTC_MspInit:
 1735              	.LVL86:
 1736              	.LFB154:
 635:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 1737              		.loc 1 635 1 is_stmt 1 view -0
 1738              		.cfi_startproc
 1739              		@ args = 0, pretend = 0, frame = 0
 1740              		@ frame_needed = 0, uses_anonymous_args = 0
 1741              		@ link register save eliminated.
 636:Core/Src/stm32f7xx_hal_msp.c ****   {
 1742              		.loc 1 636 3 view .LVU487
 636:Core/Src/stm32f7xx_hal_msp.c ****   {
 1743              		.loc 1 636 10 is_stmt 0 view .LVU488
 1744 0000 0268     		ldr	r2, [r0]
 636:Core/Src/stm32f7xx_hal_msp.c ****   {
 1745              		.loc 1 636 5 view .LVU489
 1746 0002 054B     		ldr	r3, .L106
 1747 0004 9A42     		cmp	r2, r3
 1748 0006 00D0     		beq	.L105
 1749              	.L103:
 648:Core/Src/stm32f7xx_hal_msp.c **** 
 1750              		.loc 1 648 1 view .LVU490
 1751 0008 7047     		bx	lr
 1752              	.L105:
 642:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 1753              		.loc 1 642 5 is_stmt 1 view .LVU491
 1754 000a 044A     		ldr	r2, .L106+4
 1755 000c 136F     		ldr	r3, [r2, #112]
 1756 000e 43F40043 		orr	r3, r3, #32768
 1757 0012 1367     		str	r3, [r2, #112]
 648:Core/Src/stm32f7xx_hal_msp.c **** 
 1758              		.loc 1 648 1 is_stmt 0 view .LVU492
 1759 0014 F8E7     		b	.L103
 1760              	.L107:
 1761 0016 00BF     		.align	2
 1762              	.L106:
 1763 0018 00280040 		.word	1073752064
 1764 001c 00380240 		.word	1073887232
 1765              		.cfi_endproc
 1766              	.LFE154:
 1768              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 1769              		.align	1
 1770              		.global	HAL_RTC_MspDeInit
 1771              		.syntax unified
 1772              		.thumb
 1773              		.thumb_func
 1774              		.fpu fpv5-sp-d16
 1776              	HAL_RTC_MspDeInit:
 1777              	.LVL87:
 1778              	.LFB155:
 657:Core/Src/stm32f7xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 1779              		.loc 1 657 1 is_stmt 1 view -0
 1780              		.cfi_startproc
 1781              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 64


 1782              		@ frame_needed = 0, uses_anonymous_args = 0
 1783              		@ link register save eliminated.
 658:Core/Src/stm32f7xx_hal_msp.c ****   {
 1784              		.loc 1 658 3 view .LVU494
 658:Core/Src/stm32f7xx_hal_msp.c ****   {
 1785              		.loc 1 658 10 is_stmt 0 view .LVU495
 1786 0000 0268     		ldr	r2, [r0]
 658:Core/Src/stm32f7xx_hal_msp.c ****   {
 1787              		.loc 1 658 5 view .LVU496
 1788 0002 054B     		ldr	r3, .L111
 1789 0004 9A42     		cmp	r2, r3
 1790 0006 00D0     		beq	.L110
 1791              	.L108:
 670:Core/Src/stm32f7xx_hal_msp.c **** 
 1792              		.loc 1 670 1 view .LVU497
 1793 0008 7047     		bx	lr
 1794              	.L110:
 664:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 1795              		.loc 1 664 5 is_stmt 1 view .LVU498
 1796 000a 044A     		ldr	r2, .L111+4
 1797 000c 136F     		ldr	r3, [r2, #112]
 1798 000e 23F40043 		bic	r3, r3, #32768
 1799 0012 1367     		str	r3, [r2, #112]
 670:Core/Src/stm32f7xx_hal_msp.c **** 
 1800              		.loc 1 670 1 is_stmt 0 view .LVU499
 1801 0014 F8E7     		b	.L108
 1802              	.L112:
 1803 0016 00BF     		.align	2
 1804              	.L111:
 1805 0018 00280040 		.word	1073752064
 1806 001c 00380240 		.word	1073887232
 1807              		.cfi_endproc
 1808              	.LFE155:
 1810              		.section	.text.HAL_SD_MspInit,"ax",%progbits
 1811              		.align	1
 1812              		.global	HAL_SD_MspInit
 1813              		.syntax unified
 1814              		.thumb
 1815              		.thumb_func
 1816              		.fpu fpv5-sp-d16
 1818              	HAL_SD_MspInit:
 1819              	.LVL88:
 1820              	.LFB156:
 679:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1821              		.loc 1 679 1 is_stmt 1 view -0
 1822              		.cfi_startproc
 1823              		@ args = 0, pretend = 0, frame = 32
 1824              		@ frame_needed = 0, uses_anonymous_args = 0
 679:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1825              		.loc 1 679 1 is_stmt 0 view .LVU501
 1826 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1827              	.LCFI34:
 1828              		.cfi_def_cfa_offset 24
 1829              		.cfi_offset 4, -24
 1830              		.cfi_offset 5, -20
 1831              		.cfi_offset 6, -16
 1832              		.cfi_offset 7, -12
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 65


 1833              		.cfi_offset 8, -8
 1834              		.cfi_offset 14, -4
 1835 0004 88B0     		sub	sp, sp, #32
 1836              	.LCFI35:
 1837              		.cfi_def_cfa_offset 56
 680:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 1838              		.loc 1 680 3 is_stmt 1 view .LVU502
 680:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 1839              		.loc 1 680 20 is_stmt 0 view .LVU503
 1840 0006 0023     		movs	r3, #0
 1841 0008 0393     		str	r3, [sp, #12]
 1842 000a 0493     		str	r3, [sp, #16]
 1843 000c 0593     		str	r3, [sp, #20]
 1844 000e 0693     		str	r3, [sp, #24]
 1845 0010 0793     		str	r3, [sp, #28]
 681:Core/Src/stm32f7xx_hal_msp.c ****   {
 1846              		.loc 1 681 3 is_stmt 1 view .LVU504
 681:Core/Src/stm32f7xx_hal_msp.c ****   {
 1847              		.loc 1 681 9 is_stmt 0 view .LVU505
 1848 0012 0268     		ldr	r2, [r0]
 681:Core/Src/stm32f7xx_hal_msp.c ****   {
 1849              		.loc 1 681 5 view .LVU506
 1850 0014 4C4B     		ldr	r3, .L121
 1851 0016 9A42     		cmp	r2, r3
 1852 0018 02D0     		beq	.L118
 1853              	.LVL89:
 1854              	.L113:
 765:Core/Src/stm32f7xx_hal_msp.c **** 
 1855              		.loc 1 765 1 view .LVU507
 1856 001a 08B0     		add	sp, sp, #32
 1857              	.LCFI36:
 1858              		.cfi_remember_state
 1859              		.cfi_def_cfa_offset 24
 1860              		@ sp needed
 1861 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1862              	.LVL90:
 1863              	.L118:
 1864              	.LCFI37:
 1865              		.cfi_restore_state
 765:Core/Src/stm32f7xx_hal_msp.c **** 
 1866              		.loc 1 765 1 view .LVU508
 1867 0020 0446     		mov	r4, r0
 687:Core/Src/stm32f7xx_hal_msp.c **** 
 1868              		.loc 1 687 5 is_stmt 1 view .LVU509
 1869              	.LBB22:
 687:Core/Src/stm32f7xx_hal_msp.c **** 
 1870              		.loc 1 687 5 view .LVU510
 687:Core/Src/stm32f7xx_hal_msp.c **** 
 1871              		.loc 1 687 5 view .LVU511
 1872 0022 03F58633 		add	r3, r3, #68608
 1873 0026 5A6C     		ldr	r2, [r3, #68]
 1874 0028 42F40062 		orr	r2, r2, #2048
 1875 002c 5A64     		str	r2, [r3, #68]
 687:Core/Src/stm32f7xx_hal_msp.c **** 
 1876              		.loc 1 687 5 view .LVU512
 1877 002e 5A6C     		ldr	r2, [r3, #68]
 1878 0030 02F40062 		and	r2, r2, #2048
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 66


 1879 0034 0092     		str	r2, [sp]
 687:Core/Src/stm32f7xx_hal_msp.c **** 
 1880              		.loc 1 687 5 view .LVU513
 1881 0036 009A     		ldr	r2, [sp]
 1882              	.LBE22:
 687:Core/Src/stm32f7xx_hal_msp.c **** 
 1883              		.loc 1 687 5 view .LVU514
 689:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1884              		.loc 1 689 5 view .LVU515
 1885              	.LBB23:
 689:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1886              		.loc 1 689 5 view .LVU516
 689:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1887              		.loc 1 689 5 view .LVU517
 1888 0038 1A6B     		ldr	r2, [r3, #48]
 1889 003a 42F00402 		orr	r2, r2, #4
 1890 003e 1A63     		str	r2, [r3, #48]
 689:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1891              		.loc 1 689 5 view .LVU518
 1892 0040 1A6B     		ldr	r2, [r3, #48]
 1893 0042 02F00402 		and	r2, r2, #4
 1894 0046 0192     		str	r2, [sp, #4]
 689:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1895              		.loc 1 689 5 view .LVU519
 1896 0048 019A     		ldr	r2, [sp, #4]
 1897              	.LBE23:
 689:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1898              		.loc 1 689 5 view .LVU520
 690:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1899              		.loc 1 690 5 view .LVU521
 1900              	.LBB24:
 690:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1901              		.loc 1 690 5 view .LVU522
 690:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1902              		.loc 1 690 5 view .LVU523
 1903 004a 1A6B     		ldr	r2, [r3, #48]
 1904 004c 42F00802 		orr	r2, r2, #8
 1905 0050 1A63     		str	r2, [r3, #48]
 690:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1906              		.loc 1 690 5 view .LVU524
 1907 0052 1B6B     		ldr	r3, [r3, #48]
 1908 0054 03F00803 		and	r3, r3, #8
 1909 0058 0293     		str	r3, [sp, #8]
 690:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1910              		.loc 1 690 5 view .LVU525
 1911 005a 029B     		ldr	r3, [sp, #8]
 1912              	.LBE24:
 690:Core/Src/stm32f7xx_hal_msp.c ****     /**SDMMC1 GPIO Configuration
 1913              		.loc 1 690 5 view .LVU526
 699:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 1914              		.loc 1 699 5 view .LVU527
 699:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8;
 1915              		.loc 1 699 25 is_stmt 0 view .LVU528
 1916 005c 4FF4F853 		mov	r3, #7936
 1917 0060 0393     		str	r3, [sp, #12]
 701:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1918              		.loc 1 701 5 is_stmt 1 view .LVU529
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 67


 701:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1919              		.loc 1 701 26 is_stmt 0 view .LVU530
 1920 0062 0225     		movs	r5, #2
 1921 0064 0495     		str	r5, [sp, #16]
 702:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1922              		.loc 1 702 5 is_stmt 1 view .LVU531
 703:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1923              		.loc 1 703 5 view .LVU532
 703:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1924              		.loc 1 703 27 is_stmt 0 view .LVU533
 1925 0066 0326     		movs	r6, #3
 1926 0068 0696     		str	r6, [sp, #24]
 704:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1927              		.loc 1 704 5 is_stmt 1 view .LVU534
 704:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1928              		.loc 1 704 31 is_stmt 0 view .LVU535
 1929 006a 4FF00C08 		mov	r8, #12
 1930 006e CDF81C80 		str	r8, [sp, #28]
 705:Core/Src/stm32f7xx_hal_msp.c **** 
 1931              		.loc 1 705 5 is_stmt 1 view .LVU536
 1932 0072 0DEB0801 		add	r1, sp, r8
 1933 0076 3548     		ldr	r0, .L121+4
 1934              	.LVL91:
 705:Core/Src/stm32f7xx_hal_msp.c **** 
 1935              		.loc 1 705 5 is_stmt 0 view .LVU537
 1936 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 1937              	.LVL92:
 707:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1938              		.loc 1 707 5 is_stmt 1 view .LVU538
 707:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1939              		.loc 1 707 25 is_stmt 0 view .LVU539
 1940 007c 0427     		movs	r7, #4
 1941 007e 0397     		str	r7, [sp, #12]
 708:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1942              		.loc 1 708 5 is_stmt 1 view .LVU540
 708:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1943              		.loc 1 708 26 is_stmt 0 view .LVU541
 1944 0080 0495     		str	r5, [sp, #16]
 709:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1945              		.loc 1 709 5 is_stmt 1 view .LVU542
 709:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1946              		.loc 1 709 26 is_stmt 0 view .LVU543
 1947 0082 0025     		movs	r5, #0
 1948 0084 0595     		str	r5, [sp, #20]
 710:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1949              		.loc 1 710 5 is_stmt 1 view .LVU544
 710:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 1950              		.loc 1 710 27 is_stmt 0 view .LVU545
 1951 0086 0696     		str	r6, [sp, #24]
 711:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 1952              		.loc 1 711 5 is_stmt 1 view .LVU546
 711:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 1953              		.loc 1 711 31 is_stmt 0 view .LVU547
 1954 0088 CDF81C80 		str	r8, [sp, #28]
 712:Core/Src/stm32f7xx_hal_msp.c **** 
 1955              		.loc 1 712 5 is_stmt 1 view .LVU548
 1956 008c 0DEB0801 		add	r1, sp, r8
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 68


 1957 0090 2F48     		ldr	r0, .L121+8
 1958 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 1959              	.LVL93:
 716:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 1960              		.loc 1 716 5 view .LVU549
 716:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 1961              		.loc 1 716 29 is_stmt 0 view .LVU550
 1962 0096 2F48     		ldr	r0, .L121+12
 1963 0098 2F4B     		ldr	r3, .L121+16
 1964 009a 0360     		str	r3, [r0]
 717:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1965              		.loc 1 717 5 is_stmt 1 view .LVU551
 717:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1966              		.loc 1 717 33 is_stmt 0 view .LVU552
 1967 009c 4FF00063 		mov	r3, #134217728
 1968 00a0 4360     		str	r3, [r0, #4]
 718:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1969              		.loc 1 718 5 is_stmt 1 view .LVU553
 718:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1970              		.loc 1 718 35 is_stmt 0 view .LVU554
 1971 00a2 8560     		str	r5, [r0, #8]
 719:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 1972              		.loc 1 719 5 is_stmt 1 view .LVU555
 719:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 1973              		.loc 1 719 35 is_stmt 0 view .LVU556
 1974 00a4 C560     		str	r5, [r0, #12]
 720:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1975              		.loc 1 720 5 is_stmt 1 view .LVU557
 720:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 1976              		.loc 1 720 32 is_stmt 0 view .LVU558
 1977 00a6 4FF48063 		mov	r3, #1024
 1978 00aa 0361     		str	r3, [r0, #16]
 721:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1979              		.loc 1 721 5 is_stmt 1 view .LVU559
 721:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 1980              		.loc 1 721 45 is_stmt 0 view .LVU560
 1981 00ac 4FF48053 		mov	r3, #4096
 1982 00b0 4361     		str	r3, [r0, #20]
 722:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 1983              		.loc 1 722 5 is_stmt 1 view .LVU561
 722:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 1984              		.loc 1 722 42 is_stmt 0 view .LVU562
 1985 00b2 4FF48043 		mov	r3, #16384
 1986 00b6 8361     		str	r3, [r0, #24]
 723:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 1987              		.loc 1 723 5 is_stmt 1 view .LVU563
 723:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 1988              		.loc 1 723 30 is_stmt 0 view .LVU564
 1989 00b8 2023     		movs	r3, #32
 1990 00ba C361     		str	r3, [r0, #28]
 724:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1991              		.loc 1 724 5 is_stmt 1 view .LVU565
 724:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1992              		.loc 1 724 34 is_stmt 0 view .LVU566
 1993 00bc 0562     		str	r5, [r0, #32]
 725:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1994              		.loc 1 725 5 is_stmt 1 view .LVU567
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 69


 725:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 1995              		.loc 1 725 34 is_stmt 0 view .LVU568
 1996 00be 4762     		str	r7, [r0, #36]
 726:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 1997              		.loc 1 726 5 is_stmt 1 view .LVU569
 726:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 1998              		.loc 1 726 39 is_stmt 0 view .LVU570
 1999 00c0 8662     		str	r6, [r0, #40]
 727:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 2000              		.loc 1 727 5 is_stmt 1 view .LVU571
 727:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 2001              		.loc 1 727 34 is_stmt 0 view .LVU572
 2002 00c2 4FF40003 		mov	r3, #8388608
 2003 00c6 C362     		str	r3, [r0, #44]
 728:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 2004              		.loc 1 728 5 is_stmt 1 view .LVU573
 728:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 2005              		.loc 1 728 37 is_stmt 0 view .LVU574
 2006 00c8 4FF40013 		mov	r3, #2097152
 2007 00cc 0363     		str	r3, [r0, #48]
 729:Core/Src/stm32f7xx_hal_msp.c ****     {
 2008              		.loc 1 729 5 is_stmt 1 view .LVU575
 729:Core/Src/stm32f7xx_hal_msp.c ****     {
 2009              		.loc 1 729 9 is_stmt 0 view .LVU576
 2010 00ce FFF7FEFF 		bl	HAL_DMA_Init
 2011              	.LVL94:
 729:Core/Src/stm32f7xx_hal_msp.c ****     {
 2012              		.loc 1 729 8 view .LVU577
 2013 00d2 0028     		cmp	r0, #0
 2014 00d4 31D1     		bne	.L119
 2015              	.L115:
 734:Core/Src/stm32f7xx_hal_msp.c **** 
 2016              		.loc 1 734 5 is_stmt 1 view .LVU578
 734:Core/Src/stm32f7xx_hal_msp.c **** 
 2017              		.loc 1 734 5 view .LVU579
 2018 00d6 1F4B     		ldr	r3, .L121+12
 2019 00d8 2364     		str	r3, [r4, #64]
 734:Core/Src/stm32f7xx_hal_msp.c **** 
 2020              		.loc 1 734 5 view .LVU580
 2021 00da 9C63     		str	r4, [r3, #56]
 734:Core/Src/stm32f7xx_hal_msp.c **** 
 2022              		.loc 1 734 5 view .LVU581
 737:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 2023              		.loc 1 737 5 view .LVU582
 737:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 2024              		.loc 1 737 29 is_stmt 0 view .LVU583
 2025 00dc 1F48     		ldr	r0, .L121+20
 2026 00de 204B     		ldr	r3, .L121+24
 2027 00e0 0360     		str	r3, [r0]
 738:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 2028              		.loc 1 738 5 is_stmt 1 view .LVU584
 738:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 2029              		.loc 1 738 33 is_stmt 0 view .LVU585
 2030 00e2 4FF00063 		mov	r3, #134217728
 2031 00e6 4360     		str	r3, [r0, #4]
 739:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 2032              		.loc 1 739 5 is_stmt 1 view .LVU586
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 70


 739:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 2033              		.loc 1 739 35 is_stmt 0 view .LVU587
 2034 00e8 4023     		movs	r3, #64
 2035 00ea 8360     		str	r3, [r0, #8]
 740:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 2036              		.loc 1 740 5 is_stmt 1 view .LVU588
 740:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 2037              		.loc 1 740 35 is_stmt 0 view .LVU589
 2038 00ec 0023     		movs	r3, #0
 2039 00ee C360     		str	r3, [r0, #12]
 741:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 2040              		.loc 1 741 5 is_stmt 1 view .LVU590
 741:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 2041              		.loc 1 741 32 is_stmt 0 view .LVU591
 2042 00f0 4FF48062 		mov	r2, #1024
 2043 00f4 0261     		str	r2, [r0, #16]
 742:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 2044              		.loc 1 742 5 is_stmt 1 view .LVU592
 742:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 2045              		.loc 1 742 45 is_stmt 0 view .LVU593
 2046 00f6 4FF48052 		mov	r2, #4096
 2047 00fa 4261     		str	r2, [r0, #20]
 743:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 2048              		.loc 1 743 5 is_stmt 1 view .LVU594
 743:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 2049              		.loc 1 743 42 is_stmt 0 view .LVU595
 2050 00fc 4FF48042 		mov	r2, #16384
 2051 0100 8261     		str	r2, [r0, #24]
 744:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 2052              		.loc 1 744 5 is_stmt 1 view .LVU596
 744:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 2053              		.loc 1 744 30 is_stmt 0 view .LVU597
 2054 0102 2022     		movs	r2, #32
 2055 0104 C261     		str	r2, [r0, #28]
 745:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 2056              		.loc 1 745 5 is_stmt 1 view .LVU598
 745:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 2057              		.loc 1 745 34 is_stmt 0 view .LVU599
 2058 0106 0362     		str	r3, [r0, #32]
 746:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 2059              		.loc 1 746 5 is_stmt 1 view .LVU600
 746:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 2060              		.loc 1 746 34 is_stmt 0 view .LVU601
 2061 0108 0423     		movs	r3, #4
 2062 010a 4362     		str	r3, [r0, #36]
 747:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 2063              		.loc 1 747 5 is_stmt 1 view .LVU602
 747:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 2064              		.loc 1 747 39 is_stmt 0 view .LVU603
 2065 010c 0323     		movs	r3, #3
 2066 010e 8362     		str	r3, [r0, #40]
 748:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 2067              		.loc 1 748 5 is_stmt 1 view .LVU604
 748:Core/Src/stm32f7xx_hal_msp.c ****     hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 2068              		.loc 1 748 34 is_stmt 0 view .LVU605
 2069 0110 4FF40003 		mov	r3, #8388608
 2070 0114 C362     		str	r3, [r0, #44]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 71


 749:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 2071              		.loc 1 749 5 is_stmt 1 view .LVU606
 749:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 2072              		.loc 1 749 37 is_stmt 0 view .LVU607
 2073 0116 4FF40013 		mov	r3, #2097152
 2074 011a 0363     		str	r3, [r0, #48]
 750:Core/Src/stm32f7xx_hal_msp.c ****     {
 2075              		.loc 1 750 5 is_stmt 1 view .LVU608
 750:Core/Src/stm32f7xx_hal_msp.c ****     {
 2076              		.loc 1 750 9 is_stmt 0 view .LVU609
 2077 011c FFF7FEFF 		bl	HAL_DMA_Init
 2078              	.LVL95:
 750:Core/Src/stm32f7xx_hal_msp.c ****     {
 2079              		.loc 1 750 8 view .LVU610
 2080 0120 70B9     		cbnz	r0, .L120
 2081              	.L116:
 755:Core/Src/stm32f7xx_hal_msp.c **** 
 2082              		.loc 1 755 5 is_stmt 1 view .LVU611
 755:Core/Src/stm32f7xx_hal_msp.c **** 
 2083              		.loc 1 755 5 view .LVU612
 2084 0122 0E4B     		ldr	r3, .L121+20
 2085 0124 E363     		str	r3, [r4, #60]
 755:Core/Src/stm32f7xx_hal_msp.c **** 
 2086              		.loc 1 755 5 view .LVU613
 2087 0126 9C63     		str	r4, [r3, #56]
 755:Core/Src/stm32f7xx_hal_msp.c **** 
 2088              		.loc 1 755 5 view .LVU614
 758:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 2089              		.loc 1 758 5 view .LVU615
 2090 0128 0022     		movs	r2, #0
 2091 012a 0521     		movs	r1, #5
 2092 012c 3120     		movs	r0, #49
 2093 012e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 2094              	.LVL96:
 759:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspInit 1 */
 2095              		.loc 1 759 5 view .LVU616
 2096 0132 3120     		movs	r0, #49
 2097 0134 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2098              	.LVL97:
 765:Core/Src/stm32f7xx_hal_msp.c **** 
 2099              		.loc 1 765 1 is_stmt 0 view .LVU617
 2100 0138 6FE7     		b	.L113
 2101              	.L119:
 731:Core/Src/stm32f7xx_hal_msp.c ****     }
 2102              		.loc 1 731 7 is_stmt 1 view .LVU618
 2103 013a FFF7FEFF 		bl	Error_Handler
 2104              	.LVL98:
 2105 013e CAE7     		b	.L115
 2106              	.L120:
 752:Core/Src/stm32f7xx_hal_msp.c ****     }
 2107              		.loc 1 752 7 view .LVU619
 2108 0140 FFF7FEFF 		bl	Error_Handler
 2109              	.LVL99:
 2110 0144 EDE7     		b	.L116
 2111              	.L122:
 2112 0146 00BF     		.align	2
 2113              	.L121:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 72


 2114 0148 002C0140 		.word	1073818624
 2115 014c 00080240 		.word	1073874944
 2116 0150 000C0240 		.word	1073875968
 2117 0154 00000000 		.word	hdma_sdmmc1_rx
 2118 0158 58640240 		.word	1073898584
 2119 015c 00000000 		.word	hdma_sdmmc1_tx
 2120 0160 A0640240 		.word	1073898656
 2121              		.cfi_endproc
 2122              	.LFE156:
 2124              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 2125              		.align	1
 2126              		.global	HAL_SD_MspDeInit
 2127              		.syntax unified
 2128              		.thumb
 2129              		.thumb_func
 2130              		.fpu fpv5-sp-d16
 2132              	HAL_SD_MspDeInit:
 2133              	.LVL100:
 2134              	.LFB157:
 774:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2135              		.loc 1 774 1 view -0
 2136              		.cfi_startproc
 2137              		@ args = 0, pretend = 0, frame = 0
 2138              		@ frame_needed = 0, uses_anonymous_args = 0
 775:Core/Src/stm32f7xx_hal_msp.c ****   {
 2139              		.loc 1 775 3 view .LVU621
 775:Core/Src/stm32f7xx_hal_msp.c ****   {
 2140              		.loc 1 775 9 is_stmt 0 view .LVU622
 2141 0000 0268     		ldr	r2, [r0]
 775:Core/Src/stm32f7xx_hal_msp.c ****   {
 2142              		.loc 1 775 5 view .LVU623
 2143 0002 0F4B     		ldr	r3, .L130
 2144 0004 9A42     		cmp	r2, r3
 2145 0006 00D0     		beq	.L129
 2146 0008 7047     		bx	lr
 2147              	.L129:
 774:Core/Src/stm32f7xx_hal_msp.c ****   if(hsd->Instance==SDMMC1)
 2148              		.loc 1 774 1 view .LVU624
 2149 000a 10B5     		push	{r4, lr}
 2150              	.LCFI38:
 2151              		.cfi_def_cfa_offset 8
 2152              		.cfi_offset 4, -8
 2153              		.cfi_offset 14, -4
 2154 000c 0446     		mov	r4, r0
 781:Core/Src/stm32f7xx_hal_msp.c **** 
 2155              		.loc 1 781 5 is_stmt 1 view .LVU625
 2156 000e 0D4A     		ldr	r2, .L130+4
 2157 0010 536C     		ldr	r3, [r2, #68]
 2158 0012 23F40063 		bic	r3, r3, #2048
 2159 0016 5364     		str	r3, [r2, #68]
 791:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 2160              		.loc 1 791 5 view .LVU626
 2161 0018 4FF4F851 		mov	r1, #7936
 2162 001c 0A48     		ldr	r0, .L130+8
 2163              	.LVL101:
 791:Core/Src/stm32f7xx_hal_msp.c ****                           |GPIO_PIN_8);
 2164              		.loc 1 791 5 is_stmt 0 view .LVU627
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 73


 2165 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 2166              	.LVL102:
 794:Core/Src/stm32f7xx_hal_msp.c **** 
 2167              		.loc 1 794 5 is_stmt 1 view .LVU628
 2168 0022 0421     		movs	r1, #4
 2169 0024 0948     		ldr	r0, .L130+12
 2170 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2171              	.LVL103:
 797:Core/Src/stm32f7xx_hal_msp.c ****     HAL_DMA_DeInit(hsd->hdmatx);
 2172              		.loc 1 797 5 view .LVU629
 2173 002a 206C     		ldr	r0, [r4, #64]
 2174 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 2175              	.LVL104:
 798:Core/Src/stm32f7xx_hal_msp.c **** 
 2176              		.loc 1 798 5 view .LVU630
 2177 0030 E06B     		ldr	r0, [r4, #60]
 2178 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 2179              	.LVL105:
 801:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDMMC1_MspDeInit 1 */
 2180              		.loc 1 801 5 view .LVU631
 2181 0036 3120     		movs	r0, #49
 2182 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2183              	.LVL106:
 807:Core/Src/stm32f7xx_hal_msp.c **** 
 2184              		.loc 1 807 1 is_stmt 0 view .LVU632
 2185 003c 10BD     		pop	{r4, pc}
 2186              	.LVL107:
 2187              	.L131:
 807:Core/Src/stm32f7xx_hal_msp.c **** 
 2188              		.loc 1 807 1 view .LVU633
 2189 003e 00BF     		.align	2
 2190              	.L130:
 2191 0040 002C0140 		.word	1073818624
 2192 0044 00380240 		.word	1073887232
 2193 0048 00080240 		.word	1073874944
 2194 004c 000C0240 		.word	1073875968
 2195              		.cfi_endproc
 2196              	.LFE157:
 2198              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 2199              		.align	1
 2200              		.global	HAL_TIM_Base_MspInit
 2201              		.syntax unified
 2202              		.thumb
 2203              		.thumb_func
 2204              		.fpu fpv5-sp-d16
 2206              	HAL_TIM_Base_MspInit:
 2207              	.LVL108:
 2208              	.LFB158:
 816:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 2209              		.loc 1 816 1 is_stmt 1 view -0
 2210              		.cfi_startproc
 2211              		@ args = 0, pretend = 0, frame = 24
 2212              		@ frame_needed = 0, uses_anonymous_args = 0
 2213              		@ link register save eliminated.
 816:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 2214              		.loc 1 816 1 is_stmt 0 view .LVU635
 2215 0000 86B0     		sub	sp, sp, #24
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 74


 2216              	.LCFI39:
 2217              		.cfi_def_cfa_offset 24
 817:Core/Src/stm32f7xx_hal_msp.c ****   {
 2218              		.loc 1 817 3 is_stmt 1 view .LVU636
 817:Core/Src/stm32f7xx_hal_msp.c ****   {
 2219              		.loc 1 817 15 is_stmt 0 view .LVU637
 2220 0002 0368     		ldr	r3, [r0]
 817:Core/Src/stm32f7xx_hal_msp.c ****   {
 2221              		.loc 1 817 5 view .LVU638
 2222 0004 234A     		ldr	r2, .L143
 2223 0006 9342     		cmp	r3, r2
 2224 0008 16D0     		beq	.L139
 828:Core/Src/stm32f7xx_hal_msp.c ****   {
 2225              		.loc 1 828 8 is_stmt 1 view .LVU639
 828:Core/Src/stm32f7xx_hal_msp.c ****   {
 2226              		.loc 1 828 10 is_stmt 0 view .LVU640
 2227 000a B3F1804F 		cmp	r3, #1073741824
 2228 000e 1FD0     		beq	.L140
 839:Core/Src/stm32f7xx_hal_msp.c ****   {
 2229              		.loc 1 839 8 is_stmt 1 view .LVU641
 839:Core/Src/stm32f7xx_hal_msp.c ****   {
 2230              		.loc 1 839 10 is_stmt 0 view .LVU642
 2231 0010 214A     		ldr	r2, .L143+4
 2232 0012 9342     		cmp	r3, r2
 2233 0014 28D0     		beq	.L141
 850:Core/Src/stm32f7xx_hal_msp.c ****   {
 2234              		.loc 1 850 8 is_stmt 1 view .LVU643
 850:Core/Src/stm32f7xx_hal_msp.c ****   {
 2235              		.loc 1 850 10 is_stmt 0 view .LVU644
 2236 0016 214A     		ldr	r2, .L143+8
 2237 0018 9342     		cmp	r3, r2
 2238 001a 30D0     		beq	.L142
 861:Core/Src/stm32f7xx_hal_msp.c ****   {
 2239              		.loc 1 861 8 is_stmt 1 view .LVU645
 861:Core/Src/stm32f7xx_hal_msp.c ****   {
 2240              		.loc 1 861 10 is_stmt 0 view .LVU646
 2241 001c 204A     		ldr	r2, .L143+12
 2242 001e 9342     		cmp	r3, r2
 2243 0020 14D1     		bne	.L132
 867:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2244              		.loc 1 867 5 is_stmt 1 view .LVU647
 2245              	.LBB25:
 867:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2246              		.loc 1 867 5 view .LVU648
 867:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2247              		.loc 1 867 5 view .LVU649
 2248 0022 204B     		ldr	r3, .L143+16
 2249 0024 5A6C     		ldr	r2, [r3, #68]
 2250 0026 42F00202 		orr	r2, r2, #2
 2251 002a 5A64     		str	r2, [r3, #68]
 867:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2252              		.loc 1 867 5 view .LVU650
 2253 002c 5B6C     		ldr	r3, [r3, #68]
 2254 002e 03F00203 		and	r3, r3, #2
 2255 0032 0593     		str	r3, [sp, #20]
 867:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2256              		.loc 1 867 5 view .LVU651
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 75


 2257 0034 059B     		ldr	r3, [sp, #20]
 2258              	.LBE25:
 867:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 2259              		.loc 1 867 5 view .LVU652
 873:Core/Src/stm32f7xx_hal_msp.c **** 
 2260              		.loc 1 873 1 is_stmt 0 view .LVU653
 2261 0036 09E0     		b	.L132
 2262              	.L139:
 823:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2263              		.loc 1 823 5 is_stmt 1 view .LVU654
 2264              	.LBB26:
 823:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2265              		.loc 1 823 5 view .LVU655
 823:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2266              		.loc 1 823 5 view .LVU656
 2267 0038 1A4B     		ldr	r3, .L143+16
 2268 003a 5A6C     		ldr	r2, [r3, #68]
 2269 003c 42F00102 		orr	r2, r2, #1
 2270 0040 5A64     		str	r2, [r3, #68]
 823:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2271              		.loc 1 823 5 view .LVU657
 2272 0042 5B6C     		ldr	r3, [r3, #68]
 2273 0044 03F00103 		and	r3, r3, #1
 2274 0048 0193     		str	r3, [sp, #4]
 823:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2275              		.loc 1 823 5 view .LVU658
 2276 004a 019B     		ldr	r3, [sp, #4]
 2277              	.LBE26:
 823:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 2278              		.loc 1 823 5 view .LVU659
 2279              	.L132:
 873:Core/Src/stm32f7xx_hal_msp.c **** 
 2280              		.loc 1 873 1 is_stmt 0 view .LVU660
 2281 004c 06B0     		add	sp, sp, #24
 2282              	.LCFI40:
 2283              		.cfi_remember_state
 2284              		.cfi_def_cfa_offset 0
 2285              		@ sp needed
 2286 004e 7047     		bx	lr
 2287              	.L140:
 2288              	.LCFI41:
 2289              		.cfi_restore_state
 834:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2290              		.loc 1 834 5 is_stmt 1 view .LVU661
 2291              	.LBB27:
 834:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2292              		.loc 1 834 5 view .LVU662
 834:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2293              		.loc 1 834 5 view .LVU663
 2294 0050 03F50E33 		add	r3, r3, #145408
 2295 0054 1A6C     		ldr	r2, [r3, #64]
 2296 0056 42F00102 		orr	r2, r2, #1
 2297 005a 1A64     		str	r2, [r3, #64]
 834:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2298              		.loc 1 834 5 view .LVU664
 2299 005c 1B6C     		ldr	r3, [r3, #64]
 2300 005e 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 76


 2301 0062 0293     		str	r3, [sp, #8]
 834:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2302              		.loc 1 834 5 view .LVU665
 2303 0064 029B     		ldr	r3, [sp, #8]
 2304              	.LBE27:
 834:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2305              		.loc 1 834 5 view .LVU666
 2306 0066 F1E7     		b	.L132
 2307              	.L141:
 845:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2308              		.loc 1 845 5 view .LVU667
 2309              	.LBB28:
 845:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2310              		.loc 1 845 5 view .LVU668
 845:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2311              		.loc 1 845 5 view .LVU669
 2312 0068 0E4B     		ldr	r3, .L143+16
 2313 006a 1A6C     		ldr	r2, [r3, #64]
 2314 006c 42F00202 		orr	r2, r2, #2
 2315 0070 1A64     		str	r2, [r3, #64]
 845:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2316              		.loc 1 845 5 view .LVU670
 2317 0072 1B6C     		ldr	r3, [r3, #64]
 2318 0074 03F00203 		and	r3, r3, #2
 2319 0078 0393     		str	r3, [sp, #12]
 845:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2320              		.loc 1 845 5 view .LVU671
 2321 007a 039B     		ldr	r3, [sp, #12]
 2322              	.LBE28:
 845:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2323              		.loc 1 845 5 view .LVU672
 2324 007c E6E7     		b	.L132
 2325              	.L142:
 856:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2326              		.loc 1 856 5 view .LVU673
 2327              	.LBB29:
 856:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2328              		.loc 1 856 5 view .LVU674
 856:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2329              		.loc 1 856 5 view .LVU675
 2330 007e 094B     		ldr	r3, .L143+16
 2331 0080 1A6C     		ldr	r2, [r3, #64]
 2332 0082 42F00802 		orr	r2, r2, #8
 2333 0086 1A64     		str	r2, [r3, #64]
 856:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2334              		.loc 1 856 5 view .LVU676
 2335 0088 1B6C     		ldr	r3, [r3, #64]
 2336 008a 03F00803 		and	r3, r3, #8
 2337 008e 0493     		str	r3, [sp, #16]
 856:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2338              		.loc 1 856 5 view .LVU677
 2339 0090 049B     		ldr	r3, [sp, #16]
 2340              	.LBE29:
 856:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2341              		.loc 1 856 5 view .LVU678
 2342 0092 DBE7     		b	.L132
 2343              	.L144:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 77


 2344              		.align	2
 2345              	.L143:
 2346 0094 00000140 		.word	1073807360
 2347 0098 00040040 		.word	1073742848
 2348 009c 000C0040 		.word	1073744896
 2349 00a0 00040140 		.word	1073808384
 2350 00a4 00380240 		.word	1073887232
 2351              		.cfi_endproc
 2352              	.LFE158:
 2354              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 2355              		.align	1
 2356              		.global	HAL_TIM_PWM_MspInit
 2357              		.syntax unified
 2358              		.thumb
 2359              		.thumb_func
 2360              		.fpu fpv5-sp-d16
 2362              	HAL_TIM_PWM_MspInit:
 2363              	.LVL109:
 2364              	.LFB159:
 882:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 2365              		.loc 1 882 1 view -0
 2366              		.cfi_startproc
 2367              		@ args = 0, pretend = 0, frame = 8
 2368              		@ frame_needed = 0, uses_anonymous_args = 0
 2369              		@ link register save eliminated.
 883:Core/Src/stm32f7xx_hal_msp.c ****   {
 2370              		.loc 1 883 3 view .LVU680
 883:Core/Src/stm32f7xx_hal_msp.c ****   {
 2371              		.loc 1 883 14 is_stmt 0 view .LVU681
 2372 0000 0268     		ldr	r2, [r0]
 883:Core/Src/stm32f7xx_hal_msp.c ****   {
 2373              		.loc 1 883 5 view .LVU682
 2374 0002 094B     		ldr	r3, .L152
 2375 0004 9A42     		cmp	r2, r3
 2376 0006 00D0     		beq	.L151
 2377 0008 7047     		bx	lr
 2378              	.L151:
 882:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 2379              		.loc 1 882 1 view .LVU683
 2380 000a 82B0     		sub	sp, sp, #8
 2381              	.LCFI42:
 2382              		.cfi_def_cfa_offset 8
 889:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 2383              		.loc 1 889 5 is_stmt 1 view .LVU684
 2384              	.LBB30:
 889:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 2385              		.loc 1 889 5 view .LVU685
 889:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 2386              		.loc 1 889 5 view .LVU686
 2387 000c 03F50833 		add	r3, r3, #139264
 2388 0010 1A6C     		ldr	r2, [r3, #64]
 2389 0012 42F04002 		orr	r2, r2, #64
 2390 0016 1A64     		str	r2, [r3, #64]
 889:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 2391              		.loc 1 889 5 view .LVU687
 2392 0018 1B6C     		ldr	r3, [r3, #64]
 2393 001a 03F04003 		and	r3, r3, #64
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 78


 2394 001e 0193     		str	r3, [sp, #4]
 889:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 2395              		.loc 1 889 5 view .LVU688
 2396 0020 019B     		ldr	r3, [sp, #4]
 2397              	.LBE30:
 889:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 2398              		.loc 1 889 5 view .LVU689
 895:Core/Src/stm32f7xx_hal_msp.c **** 
 2399              		.loc 1 895 1 is_stmt 0 view .LVU690
 2400 0022 02B0     		add	sp, sp, #8
 2401              	.LCFI43:
 2402              		.cfi_def_cfa_offset 0
 2403              		@ sp needed
 2404 0024 7047     		bx	lr
 2405              	.L153:
 2406 0026 00BF     		.align	2
 2407              	.L152:
 2408 0028 00180040 		.word	1073747968
 2409              		.cfi_endproc
 2410              	.LFE159:
 2412              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 2413              		.align	1
 2414              		.global	HAL_TIM_MspPostInit
 2415              		.syntax unified
 2416              		.thumb
 2417              		.thumb_func
 2418              		.fpu fpv5-sp-d16
 2420              	HAL_TIM_MspPostInit:
 2421              	.LVL110:
 2422              	.LFB160:
 898:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2423              		.loc 1 898 1 is_stmt 1 view -0
 2424              		.cfi_startproc
 2425              		@ args = 0, pretend = 0, frame = 40
 2426              		@ frame_needed = 0, uses_anonymous_args = 0
 898:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2427              		.loc 1 898 1 is_stmt 0 view .LVU692
 2428 0000 00B5     		push	{lr}
 2429              	.LCFI44:
 2430              		.cfi_def_cfa_offset 4
 2431              		.cfi_offset 14, -4
 2432 0002 8BB0     		sub	sp, sp, #44
 2433              	.LCFI45:
 2434              		.cfi_def_cfa_offset 48
 899:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 2435              		.loc 1 899 3 is_stmt 1 view .LVU693
 899:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 2436              		.loc 1 899 20 is_stmt 0 view .LVU694
 2437 0004 0023     		movs	r3, #0
 2438 0006 0593     		str	r3, [sp, #20]
 2439 0008 0693     		str	r3, [sp, #24]
 2440 000a 0793     		str	r3, [sp, #28]
 2441 000c 0893     		str	r3, [sp, #32]
 2442 000e 0993     		str	r3, [sp, #36]
 900:Core/Src/stm32f7xx_hal_msp.c ****   {
 2443              		.loc 1 900 3 is_stmt 1 view .LVU695
 900:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 79


 2444              		.loc 1 900 10 is_stmt 0 view .LVU696
 2445 0010 0368     		ldr	r3, [r0]
 900:Core/Src/stm32f7xx_hal_msp.c ****   {
 2446              		.loc 1 900 5 view .LVU697
 2447 0012 3E4A     		ldr	r2, .L166
 2448 0014 9342     		cmp	r3, r2
 2449 0016 0ED0     		beq	.L161
 920:Core/Src/stm32f7xx_hal_msp.c ****   {
 2450              		.loc 1 920 8 is_stmt 1 view .LVU698
 920:Core/Src/stm32f7xx_hal_msp.c ****   {
 2451              		.loc 1 920 10 is_stmt 0 view .LVU699
 2452 0018 B3F1804F 		cmp	r3, #1073741824
 2453 001c 21D0     		beq	.L162
 941:Core/Src/stm32f7xx_hal_msp.c ****   {
 2454              		.loc 1 941 8 is_stmt 1 view .LVU700
 941:Core/Src/stm32f7xx_hal_msp.c ****   {
 2455              		.loc 1 941 10 is_stmt 0 view .LVU701
 2456 001e 3C4A     		ldr	r2, .L166+4
 2457 0020 9342     		cmp	r3, r2
 2458 0022 35D0     		beq	.L163
 962:Core/Src/stm32f7xx_hal_msp.c ****   {
 2459              		.loc 1 962 8 is_stmt 1 view .LVU702
 962:Core/Src/stm32f7xx_hal_msp.c ****   {
 2460              		.loc 1 962 10 is_stmt 0 view .LVU703
 2461 0024 3B4A     		ldr	r2, .L166+8
 2462 0026 9342     		cmp	r3, r2
 2463 0028 46D0     		beq	.L164
 983:Core/Src/stm32f7xx_hal_msp.c ****   {
 2464              		.loc 1 983 8 is_stmt 1 view .LVU704
 983:Core/Src/stm32f7xx_hal_msp.c ****   {
 2465              		.loc 1 983 10 is_stmt 0 view .LVU705
 2466 002a 3B4A     		ldr	r2, .L166+12
 2467 002c 9342     		cmp	r3, r2
 2468 002e 57D0     		beq	.L165
 2469              	.LVL111:
 2470              	.L154:
1005:Core/Src/stm32f7xx_hal_msp.c **** /**
 2471              		.loc 1 1005 1 view .LVU706
 2472 0030 0BB0     		add	sp, sp, #44
 2473              	.LCFI46:
 2474              		.cfi_remember_state
 2475              		.cfi_def_cfa_offset 4
 2476              		@ sp needed
 2477 0032 5DF804FB 		ldr	pc, [sp], #4
 2478              	.LVL112:
 2479              	.L161:
 2480              	.LCFI47:
 2481              		.cfi_restore_state
 905:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 2482              		.loc 1 905 5 is_stmt 1 view .LVU707
 2483              	.LBB31:
 905:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 2484              		.loc 1 905 5 view .LVU708
 905:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 2485              		.loc 1 905 5 view .LVU709
 2486 0036 394B     		ldr	r3, .L166+16
 2487 0038 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 80


 2488 003a 42F00102 		orr	r2, r2, #1
 2489 003e 1A63     		str	r2, [r3, #48]
 905:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 2490              		.loc 1 905 5 view .LVU710
 2491 0040 1B6B     		ldr	r3, [r3, #48]
 2492 0042 03F00103 		and	r3, r3, #1
 2493 0046 0093     		str	r3, [sp]
 905:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 2494              		.loc 1 905 5 view .LVU711
 2495 0048 009B     		ldr	r3, [sp]
 2496              	.LBE31:
 905:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 2497              		.loc 1 905 5 view .LVU712
 909:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2498              		.loc 1 909 5 view .LVU713
 909:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2499              		.loc 1 909 25 is_stmt 0 view .LVU714
 2500 004a 4FF48073 		mov	r3, #256
 2501 004e 0593     		str	r3, [sp, #20]
 910:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2502              		.loc 1 910 5 is_stmt 1 view .LVU715
 910:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2503              		.loc 1 910 26 is_stmt 0 view .LVU716
 2504 0050 0223     		movs	r3, #2
 2505 0052 0693     		str	r3, [sp, #24]
 911:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2506              		.loc 1 911 5 is_stmt 1 view .LVU717
 912:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 2507              		.loc 1 912 5 view .LVU718
 913:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 2508              		.loc 1 913 5 view .LVU719
 913:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 2509              		.loc 1 913 31 is_stmt 0 view .LVU720
 2510 0054 0123     		movs	r3, #1
 2511 0056 0993     		str	r3, [sp, #36]
 914:Core/Src/stm32f7xx_hal_msp.c **** 
 2512              		.loc 1 914 5 is_stmt 1 view .LVU721
 2513 0058 05A9     		add	r1, sp, #20
 2514 005a 3148     		ldr	r0, .L166+20
 2515              	.LVL113:
 914:Core/Src/stm32f7xx_hal_msp.c **** 
 2516              		.loc 1 914 5 is_stmt 0 view .LVU722
 2517 005c FFF7FEFF 		bl	HAL_GPIO_Init
 2518              	.LVL114:
 2519 0060 E6E7     		b	.L154
 2520              	.LVL115:
 2521              	.L162:
 926:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2522              		.loc 1 926 5 is_stmt 1 view .LVU723
 2523              	.LBB32:
 926:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2524              		.loc 1 926 5 view .LVU724
 926:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2525              		.loc 1 926 5 view .LVU725
 2526 0062 03F50E33 		add	r3, r3, #145408
 2527 0066 1A6B     		ldr	r2, [r3, #48]
 2528 0068 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 81


 2529 006c 1A63     		str	r2, [r3, #48]
 926:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2530              		.loc 1 926 5 view .LVU726
 2531 006e 1B6B     		ldr	r3, [r3, #48]
 2532 0070 03F00103 		and	r3, r3, #1
 2533 0074 0193     		str	r3, [sp, #4]
 926:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2534              		.loc 1 926 5 view .LVU727
 2535 0076 019B     		ldr	r3, [sp, #4]
 2536              	.LBE32:
 926:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2537              		.loc 1 926 5 view .LVU728
 930:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2538              		.loc 1 930 5 view .LVU729
 930:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2539              		.loc 1 930 25 is_stmt 0 view .LVU730
 2540 0078 4FF40043 		mov	r3, #32768
 2541 007c 0593     		str	r3, [sp, #20]
 931:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2542              		.loc 1 931 5 is_stmt 1 view .LVU731
 931:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2543              		.loc 1 931 26 is_stmt 0 view .LVU732
 2544 007e 0223     		movs	r3, #2
 2545 0080 0693     		str	r3, [sp, #24]
 932:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2546              		.loc 1 932 5 is_stmt 1 view .LVU733
 933:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 2547              		.loc 1 933 5 view .LVU734
 934:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 2548              		.loc 1 934 5 view .LVU735
 934:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 2549              		.loc 1 934 31 is_stmt 0 view .LVU736
 2550 0082 0123     		movs	r3, #1
 2551 0084 0993     		str	r3, [sp, #36]
 935:Core/Src/stm32f7xx_hal_msp.c **** 
 2552              		.loc 1 935 5 is_stmt 1 view .LVU737
 2553 0086 05A9     		add	r1, sp, #20
 2554 0088 2548     		ldr	r0, .L166+20
 2555              	.LVL116:
 935:Core/Src/stm32f7xx_hal_msp.c **** 
 2556              		.loc 1 935 5 is_stmt 0 view .LVU738
 2557 008a FFF7FEFF 		bl	HAL_GPIO_Init
 2558              	.LVL117:
 2559 008e CFE7     		b	.L154
 2560              	.LVL118:
 2561              	.L163:
 947:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2562              		.loc 1 947 5 is_stmt 1 view .LVU739
 2563              	.LBB33:
 947:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2564              		.loc 1 947 5 view .LVU740
 947:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2565              		.loc 1 947 5 view .LVU741
 2566 0090 224B     		ldr	r3, .L166+16
 2567 0092 1A6B     		ldr	r2, [r3, #48]
 2568 0094 42F00202 		orr	r2, r2, #2
 2569 0098 1A63     		str	r2, [r3, #48]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 82


 947:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2570              		.loc 1 947 5 view .LVU742
 2571 009a 1B6B     		ldr	r3, [r3, #48]
 2572 009c 03F00203 		and	r3, r3, #2
 2573 00a0 0293     		str	r3, [sp, #8]
 947:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2574              		.loc 1 947 5 view .LVU743
 2575 00a2 029B     		ldr	r3, [sp, #8]
 2576              	.LBE33:
 947:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2577              		.loc 1 947 5 view .LVU744
 951:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2578              		.loc 1 951 5 view .LVU745
 951:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2579              		.loc 1 951 25 is_stmt 0 view .LVU746
 2580 00a4 1023     		movs	r3, #16
 2581 00a6 0593     		str	r3, [sp, #20]
 952:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2582              		.loc 1 952 5 is_stmt 1 view .LVU747
 952:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2583              		.loc 1 952 26 is_stmt 0 view .LVU748
 2584 00a8 0223     		movs	r3, #2
 2585 00aa 0693     		str	r3, [sp, #24]
 953:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2586              		.loc 1 953 5 is_stmt 1 view .LVU749
 954:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 2587              		.loc 1 954 5 view .LVU750
 955:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 2588              		.loc 1 955 5 view .LVU751
 955:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 2589              		.loc 1 955 31 is_stmt 0 view .LVU752
 2590 00ac 0993     		str	r3, [sp, #36]
 956:Core/Src/stm32f7xx_hal_msp.c **** 
 2591              		.loc 1 956 5 is_stmt 1 view .LVU753
 2592 00ae 05A9     		add	r1, sp, #20
 2593 00b0 1C48     		ldr	r0, .L166+24
 2594              	.LVL119:
 956:Core/Src/stm32f7xx_hal_msp.c **** 
 2595              		.loc 1 956 5 is_stmt 0 view .LVU754
 2596 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 2597              	.LVL120:
 2598 00b6 BBE7     		b	.L154
 2599              	.LVL121:
 2600              	.L164:
 968:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2601              		.loc 1 968 5 is_stmt 1 view .LVU755
 2602              	.LBB34:
 968:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2603              		.loc 1 968 5 view .LVU756
 968:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2604              		.loc 1 968 5 view .LVU757
 2605 00b8 184B     		ldr	r3, .L166+16
 2606 00ba 1A6B     		ldr	r2, [r3, #48]
 2607 00bc 42F48072 		orr	r2, r2, #256
 2608 00c0 1A63     		str	r2, [r3, #48]
 968:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2609              		.loc 1 968 5 view .LVU758
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 83


 2610 00c2 1B6B     		ldr	r3, [r3, #48]
 2611 00c4 03F48073 		and	r3, r3, #256
 2612 00c8 0393     		str	r3, [sp, #12]
 968:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2613              		.loc 1 968 5 view .LVU759
 2614 00ca 039B     		ldr	r3, [sp, #12]
 2615              	.LBE34:
 968:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2616              		.loc 1 968 5 view .LVU760
 972:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2617              		.loc 1 972 5 view .LVU761
 972:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2618              		.loc 1 972 25 is_stmt 0 view .LVU762
 2619 00cc 0123     		movs	r3, #1
 2620 00ce 0593     		str	r3, [sp, #20]
 973:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2621              		.loc 1 973 5 is_stmt 1 view .LVU763
 973:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2622              		.loc 1 973 26 is_stmt 0 view .LVU764
 2623 00d0 0223     		movs	r3, #2
 2624 00d2 0693     		str	r3, [sp, #24]
 974:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2625              		.loc 1 974 5 is_stmt 1 view .LVU765
 975:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 2626              		.loc 1 975 5 view .LVU766
 976:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 2627              		.loc 1 976 5 view .LVU767
 976:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 2628              		.loc 1 976 31 is_stmt 0 view .LVU768
 2629 00d4 0993     		str	r3, [sp, #36]
 977:Core/Src/stm32f7xx_hal_msp.c **** 
 2630              		.loc 1 977 5 is_stmt 1 view .LVU769
 2631 00d6 05A9     		add	r1, sp, #20
 2632 00d8 1348     		ldr	r0, .L166+28
 2633              	.LVL122:
 977:Core/Src/stm32f7xx_hal_msp.c **** 
 2634              		.loc 1 977 5 is_stmt 0 view .LVU770
 2635 00da FFF7FEFF 		bl	HAL_GPIO_Init
 2636              	.LVL123:
 2637 00de A7E7     		b	.L154
 2638              	.LVL124:
 2639              	.L165:
 989:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2640              		.loc 1 989 5 is_stmt 1 view .LVU771
 2641              	.LBB35:
 989:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2642              		.loc 1 989 5 view .LVU772
 989:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2643              		.loc 1 989 5 view .LVU773
 2644 00e0 0E4B     		ldr	r3, .L166+16
 2645 00e2 1A6B     		ldr	r2, [r3, #48]
 2646 00e4 42F08002 		orr	r2, r2, #128
 2647 00e8 1A63     		str	r2, [r3, #48]
 989:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2648              		.loc 1 989 5 view .LVU774
 2649 00ea 1B6B     		ldr	r3, [r3, #48]
 2650 00ec 03F08003 		and	r3, r3, #128
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 84


 2651 00f0 0493     		str	r3, [sp, #16]
 989:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2652              		.loc 1 989 5 view .LVU775
 2653 00f2 049B     		ldr	r3, [sp, #16]
 2654              	.LBE35:
 989:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2655              		.loc 1 989 5 view .LVU776
 993:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2656              		.loc 1 993 5 view .LVU777
 993:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2657              		.loc 1 993 25 is_stmt 0 view .LVU778
 2658 00f4 4023     		movs	r3, #64
 2659 00f6 0593     		str	r3, [sp, #20]
 994:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2660              		.loc 1 994 5 is_stmt 1 view .LVU779
 994:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2661              		.loc 1 994 26 is_stmt 0 view .LVU780
 2662 00f8 0223     		movs	r3, #2
 2663 00fa 0693     		str	r3, [sp, #24]
 995:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2664              		.loc 1 995 5 is_stmt 1 view .LVU781
 996:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 2665              		.loc 1 996 5 view .LVU782
 997:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 2666              		.loc 1 997 5 view .LVU783
 997:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 2667              		.loc 1 997 31 is_stmt 0 view .LVU784
 2668 00fc 0923     		movs	r3, #9
 2669 00fe 0993     		str	r3, [sp, #36]
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2670              		.loc 1 998 5 is_stmt 1 view .LVU785
 2671 0100 05A9     		add	r1, sp, #20
 2672 0102 0A48     		ldr	r0, .L166+32
 2673              	.LVL125:
 998:Core/Src/stm32f7xx_hal_msp.c **** 
 2674              		.loc 1 998 5 is_stmt 0 view .LVU786
 2675 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 2676              	.LVL126:
1005:Core/Src/stm32f7xx_hal_msp.c **** /**
 2677              		.loc 1 1005 1 view .LVU787
 2678 0108 92E7     		b	.L154
 2679              	.L167:
 2680 010a 00BF     		.align	2
 2681              	.L166:
 2682 010c 00000140 		.word	1073807360
 2683 0110 00040040 		.word	1073742848
 2684 0114 000C0040 		.word	1073744896
 2685 0118 00180040 		.word	1073747968
 2686 011c 00380240 		.word	1073887232
 2687 0120 00000240 		.word	1073872896
 2688 0124 00040240 		.word	1073873920
 2689 0128 00200240 		.word	1073881088
 2690 012c 001C0240 		.word	1073880064
 2691              		.cfi_endproc
 2692              	.LFE160:
 2694              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2695              		.align	1
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 85


 2696              		.global	HAL_TIM_Base_MspDeInit
 2697              		.syntax unified
 2698              		.thumb
 2699              		.thumb_func
 2700              		.fpu fpv5-sp-d16
 2702              	HAL_TIM_Base_MspDeInit:
 2703              	.LVL127:
 2704              	.LFB161:
1013:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 2705              		.loc 1 1013 1 is_stmt 1 view -0
 2706              		.cfi_startproc
 2707              		@ args = 0, pretend = 0, frame = 0
 2708              		@ frame_needed = 0, uses_anonymous_args = 0
 2709              		@ link register save eliminated.
1014:Core/Src/stm32f7xx_hal_msp.c ****   {
 2710              		.loc 1 1014 3 view .LVU789
1014:Core/Src/stm32f7xx_hal_msp.c ****   {
 2711              		.loc 1 1014 15 is_stmt 0 view .LVU790
 2712 0000 0368     		ldr	r3, [r0]
1014:Core/Src/stm32f7xx_hal_msp.c ****   {
 2713              		.loc 1 1014 5 view .LVU791
 2714 0002 194A     		ldr	r2, .L179
 2715 0004 9342     		cmp	r3, r2
 2716 0006 0CD0     		beq	.L174
1025:Core/Src/stm32f7xx_hal_msp.c ****   {
 2717              		.loc 1 1025 8 is_stmt 1 view .LVU792
1025:Core/Src/stm32f7xx_hal_msp.c ****   {
 2718              		.loc 1 1025 10 is_stmt 0 view .LVU793
 2719 0008 B3F1804F 		cmp	r3, #1073741824
 2720 000c 10D0     		beq	.L175
1036:Core/Src/stm32f7xx_hal_msp.c ****   {
 2721              		.loc 1 1036 8 is_stmt 1 view .LVU794
1036:Core/Src/stm32f7xx_hal_msp.c ****   {
 2722              		.loc 1 1036 10 is_stmt 0 view .LVU795
 2723 000e 174A     		ldr	r2, .L179+4
 2724 0010 9342     		cmp	r3, r2
 2725 0012 13D0     		beq	.L176
1047:Core/Src/stm32f7xx_hal_msp.c ****   {
 2726              		.loc 1 1047 8 is_stmt 1 view .LVU796
1047:Core/Src/stm32f7xx_hal_msp.c ****   {
 2727              		.loc 1 1047 10 is_stmt 0 view .LVU797
 2728 0014 164A     		ldr	r2, .L179+8
 2729 0016 9342     		cmp	r3, r2
 2730 0018 17D0     		beq	.L177
1058:Core/Src/stm32f7xx_hal_msp.c ****   {
 2731              		.loc 1 1058 8 is_stmt 1 view .LVU798
1058:Core/Src/stm32f7xx_hal_msp.c ****   {
 2732              		.loc 1 1058 10 is_stmt 0 view .LVU799
 2733 001a 164A     		ldr	r2, .L179+12
 2734 001c 9342     		cmp	r3, r2
 2735 001e 1BD0     		beq	.L178
 2736              	.L168:
1070:Core/Src/stm32f7xx_hal_msp.c **** 
 2737              		.loc 1 1070 1 view .LVU800
 2738 0020 7047     		bx	lr
 2739              	.L174:
1020:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 86


 2740              		.loc 1 1020 5 is_stmt 1 view .LVU801
 2741 0022 02F59C32 		add	r2, r2, #79872
 2742 0026 536C     		ldr	r3, [r2, #68]
 2743 0028 23F00103 		bic	r3, r3, #1
 2744 002c 5364     		str	r3, [r2, #68]
 2745 002e 7047     		bx	lr
 2746              	.L175:
1031:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 2747              		.loc 1 1031 5 view .LVU802
 2748 0030 114A     		ldr	r2, .L179+16
 2749 0032 136C     		ldr	r3, [r2, #64]
 2750 0034 23F00103 		bic	r3, r3, #1
 2751 0038 1364     		str	r3, [r2, #64]
 2752 003a 7047     		bx	lr
 2753              	.L176:
1042:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 2754              		.loc 1 1042 5 view .LVU803
 2755 003c 02F50D32 		add	r2, r2, #144384
 2756 0040 136C     		ldr	r3, [r2, #64]
 2757 0042 23F00203 		bic	r3, r3, #2
 2758 0046 1364     		str	r3, [r2, #64]
 2759 0048 7047     		bx	lr
 2760              	.L177:
1053:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 2761              		.loc 1 1053 5 view .LVU804
 2762 004a 02F50B32 		add	r2, r2, #142336
 2763 004e 136C     		ldr	r3, [r2, #64]
 2764 0050 23F00803 		bic	r3, r3, #8
 2765 0054 1364     		str	r3, [r2, #64]
 2766 0056 7047     		bx	lr
 2767              	.L178:
1064:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 2768              		.loc 1 1064 5 view .LVU805
 2769 0058 02F59A32 		add	r2, r2, #78848
 2770 005c 536C     		ldr	r3, [r2, #68]
 2771 005e 23F00203 		bic	r3, r3, #2
 2772 0062 5364     		str	r3, [r2, #68]
1070:Core/Src/stm32f7xx_hal_msp.c **** 
 2773              		.loc 1 1070 1 is_stmt 0 view .LVU806
 2774 0064 DCE7     		b	.L168
 2775              	.L180:
 2776 0066 00BF     		.align	2
 2777              	.L179:
 2778 0068 00000140 		.word	1073807360
 2779 006c 00040040 		.word	1073742848
 2780 0070 000C0040 		.word	1073744896
 2781 0074 00040140 		.word	1073808384
 2782 0078 00380240 		.word	1073887232
 2783              		.cfi_endproc
 2784              	.LFE161:
 2786              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 2787              		.align	1
 2788              		.global	HAL_TIM_PWM_MspDeInit
 2789              		.syntax unified
 2790              		.thumb
 2791              		.thumb_func
 2792              		.fpu fpv5-sp-d16
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 87


 2794              	HAL_TIM_PWM_MspDeInit:
 2795              	.LVL128:
 2796              	.LFB162:
1079:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM12)
 2797              		.loc 1 1079 1 is_stmt 1 view -0
 2798              		.cfi_startproc
 2799              		@ args = 0, pretend = 0, frame = 0
 2800              		@ frame_needed = 0, uses_anonymous_args = 0
 2801              		@ link register save eliminated.
1080:Core/Src/stm32f7xx_hal_msp.c ****   {
 2802              		.loc 1 1080 3 view .LVU808
1080:Core/Src/stm32f7xx_hal_msp.c ****   {
 2803              		.loc 1 1080 14 is_stmt 0 view .LVU809
 2804 0000 0268     		ldr	r2, [r0]
1080:Core/Src/stm32f7xx_hal_msp.c ****   {
 2805              		.loc 1 1080 5 view .LVU810
 2806 0002 054B     		ldr	r3, .L184
 2807 0004 9A42     		cmp	r2, r3
 2808 0006 00D0     		beq	.L183
 2809              	.L181:
1092:Core/Src/stm32f7xx_hal_msp.c **** 
 2810              		.loc 1 1092 1 view .LVU811
 2811 0008 7047     		bx	lr
 2812              	.L183:
1086:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 2813              		.loc 1 1086 5 is_stmt 1 view .LVU812
 2814 000a 044A     		ldr	r2, .L184+4
 2815 000c 136C     		ldr	r3, [r2, #64]
 2816 000e 23F04003 		bic	r3, r3, #64
 2817 0012 1364     		str	r3, [r2, #64]
1092:Core/Src/stm32f7xx_hal_msp.c **** 
 2818              		.loc 1 1092 1 is_stmt 0 view .LVU813
 2819 0014 F8E7     		b	.L181
 2820              	.L185:
 2821 0016 00BF     		.align	2
 2822              	.L184:
 2823 0018 00180040 		.word	1073747968
 2824 001c 00380240 		.word	1073887232
 2825              		.cfi_endproc
 2826              	.LFE162:
 2828              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 2829              		.align	1
 2830              		.global	HAL_UART_MspInit
 2831              		.syntax unified
 2832              		.thumb
 2833              		.thumb_func
 2834              		.fpu fpv5-sp-d16
 2836              	HAL_UART_MspInit:
 2837              	.LVL129:
 2838              	.LFB163:
1101:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2839              		.loc 1 1101 1 is_stmt 1 view -0
 2840              		.cfi_startproc
 2841              		@ args = 0, pretend = 0, frame = 32
 2842              		@ frame_needed = 0, uses_anonymous_args = 0
1101:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2843              		.loc 1 1101 1 is_stmt 0 view .LVU815
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 88


 2844 0000 30B5     		push	{r4, r5, lr}
 2845              	.LCFI48:
 2846              		.cfi_def_cfa_offset 12
 2847              		.cfi_offset 4, -12
 2848              		.cfi_offset 5, -8
 2849              		.cfi_offset 14, -4
 2850 0002 89B0     		sub	sp, sp, #36
 2851              	.LCFI49:
 2852              		.cfi_def_cfa_offset 48
1102:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2853              		.loc 1 1102 3 is_stmt 1 view .LVU816
1102:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2854              		.loc 1 1102 20 is_stmt 0 view .LVU817
 2855 0004 0023     		movs	r3, #0
 2856 0006 0393     		str	r3, [sp, #12]
 2857 0008 0493     		str	r3, [sp, #16]
 2858 000a 0593     		str	r3, [sp, #20]
 2859 000c 0693     		str	r3, [sp, #24]
 2860 000e 0793     		str	r3, [sp, #28]
1103:Core/Src/stm32f7xx_hal_msp.c ****   {
 2861              		.loc 1 1103 3 is_stmt 1 view .LVU818
1103:Core/Src/stm32f7xx_hal_msp.c ****   {
 2862              		.loc 1 1103 11 is_stmt 0 view .LVU819
 2863 0010 0268     		ldr	r2, [r0]
1103:Core/Src/stm32f7xx_hal_msp.c ****   {
 2864              		.loc 1 1103 5 view .LVU820
 2865 0012 03F18043 		add	r3, r3, #1073741824
 2866 0016 03F58833 		add	r3, r3, #69632
 2867 001a 9A42     		cmp	r2, r3
 2868 001c 01D0     		beq	.L189
 2869              	.LVL130:
 2870              	.L186:
1136:Core/Src/stm32f7xx_hal_msp.c **** 
 2871              		.loc 1 1136 1 view .LVU821
 2872 001e 09B0     		add	sp, sp, #36
 2873              	.LCFI50:
 2874              		.cfi_remember_state
 2875              		.cfi_def_cfa_offset 12
 2876              		@ sp needed
 2877 0020 30BD     		pop	{r4, r5, pc}
 2878              	.LVL131:
 2879              	.L189:
 2880              	.LCFI51:
 2881              		.cfi_restore_state
1109:Core/Src/stm32f7xx_hal_msp.c **** 
 2882              		.loc 1 1109 5 is_stmt 1 view .LVU822
 2883              	.LBB36:
1109:Core/Src/stm32f7xx_hal_msp.c **** 
 2884              		.loc 1 1109 5 view .LVU823
1109:Core/Src/stm32f7xx_hal_msp.c **** 
 2885              		.loc 1 1109 5 view .LVU824
 2886 0022 03F59433 		add	r3, r3, #75776
 2887 0026 5A6C     		ldr	r2, [r3, #68]
 2888 0028 42F01002 		orr	r2, r2, #16
 2889 002c 5A64     		str	r2, [r3, #68]
1109:Core/Src/stm32f7xx_hal_msp.c **** 
 2890              		.loc 1 1109 5 view .LVU825
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 89


 2891 002e 5A6C     		ldr	r2, [r3, #68]
 2892 0030 02F01002 		and	r2, r2, #16
 2893 0034 0092     		str	r2, [sp]
1109:Core/Src/stm32f7xx_hal_msp.c **** 
 2894              		.loc 1 1109 5 view .LVU826
 2895 0036 009A     		ldr	r2, [sp]
 2896              	.LBE36:
1109:Core/Src/stm32f7xx_hal_msp.c **** 
 2897              		.loc 1 1109 5 view .LVU827
1111:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2898              		.loc 1 1111 5 view .LVU828
 2899              	.LBB37:
1111:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2900              		.loc 1 1111 5 view .LVU829
1111:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2901              		.loc 1 1111 5 view .LVU830
 2902 0038 1A6B     		ldr	r2, [r3, #48]
 2903 003a 42F00202 		orr	r2, r2, #2
 2904 003e 1A63     		str	r2, [r3, #48]
1111:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2905              		.loc 1 1111 5 view .LVU831
 2906 0040 1A6B     		ldr	r2, [r3, #48]
 2907 0042 02F00202 		and	r2, r2, #2
 2908 0046 0192     		str	r2, [sp, #4]
1111:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2909              		.loc 1 1111 5 view .LVU832
 2910 0048 019A     		ldr	r2, [sp, #4]
 2911              	.LBE37:
1111:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 2912              		.loc 1 1111 5 view .LVU833
1112:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2913              		.loc 1 1112 5 view .LVU834
 2914              	.LBB38:
1112:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2915              		.loc 1 1112 5 view .LVU835
1112:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2916              		.loc 1 1112 5 view .LVU836
 2917 004a 1A6B     		ldr	r2, [r3, #48]
 2918 004c 42F00102 		orr	r2, r2, #1
 2919 0050 1A63     		str	r2, [r3, #48]
1112:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2920              		.loc 1 1112 5 view .LVU837
 2921 0052 1B6B     		ldr	r3, [r3, #48]
 2922 0054 03F00103 		and	r3, r3, #1
 2923 0058 0293     		str	r3, [sp, #8]
1112:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2924              		.loc 1 1112 5 view .LVU838
 2925 005a 029B     		ldr	r3, [sp, #8]
 2926              	.LBE38:
1112:Core/Src/stm32f7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 2927              		.loc 1 1112 5 view .LVU839
1117:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2928              		.loc 1 1117 5 view .LVU840
1117:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2929              		.loc 1 1117 25 is_stmt 0 view .LVU841
 2930 005c 8023     		movs	r3, #128
 2931 005e 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 90


1118:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2932              		.loc 1 1118 5 is_stmt 1 view .LVU842
1118:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2933              		.loc 1 1118 26 is_stmt 0 view .LVU843
 2934 0060 0225     		movs	r5, #2
 2935 0062 0495     		str	r5, [sp, #16]
1119:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2936              		.loc 1 1119 5 is_stmt 1 view .LVU844
1120:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2937              		.loc 1 1120 5 view .LVU845
1121:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 2938              		.loc 1 1121 5 view .LVU846
1121:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 2939              		.loc 1 1121 31 is_stmt 0 view .LVU847
 2940 0064 0724     		movs	r4, #7
 2941 0066 0794     		str	r4, [sp, #28]
1122:Core/Src/stm32f7xx_hal_msp.c **** 
 2942              		.loc 1 1122 5 is_stmt 1 view .LVU848
 2943 0068 03A9     		add	r1, sp, #12
 2944 006a 0848     		ldr	r0, .L190
 2945              	.LVL132:
1122:Core/Src/stm32f7xx_hal_msp.c **** 
 2946              		.loc 1 1122 5 is_stmt 0 view .LVU849
 2947 006c FFF7FEFF 		bl	HAL_GPIO_Init
 2948              	.LVL133:
1124:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2949              		.loc 1 1124 5 is_stmt 1 view .LVU850
1124:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2950              		.loc 1 1124 25 is_stmt 0 view .LVU851
 2951 0070 4FF40073 		mov	r3, #512
 2952 0074 0393     		str	r3, [sp, #12]
1125:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2953              		.loc 1 1125 5 is_stmt 1 view .LVU852
1125:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2954              		.loc 1 1125 26 is_stmt 0 view .LVU853
 2955 0076 0495     		str	r5, [sp, #16]
1126:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2956              		.loc 1 1126 5 is_stmt 1 view .LVU854
1126:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2957              		.loc 1 1126 26 is_stmt 0 view .LVU855
 2958 0078 0023     		movs	r3, #0
 2959 007a 0593     		str	r3, [sp, #20]
1127:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2960              		.loc 1 1127 5 is_stmt 1 view .LVU856
1127:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 2961              		.loc 1 1127 27 is_stmt 0 view .LVU857
 2962 007c 0693     		str	r3, [sp, #24]
1128:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 2963              		.loc 1 1128 5 is_stmt 1 view .LVU858
1128:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 2964              		.loc 1 1128 31 is_stmt 0 view .LVU859
 2965 007e 0794     		str	r4, [sp, #28]
1129:Core/Src/stm32f7xx_hal_msp.c **** 
 2966              		.loc 1 1129 5 is_stmt 1 view .LVU860
 2967 0080 03A9     		add	r1, sp, #12
 2968 0082 0348     		ldr	r0, .L190+4
 2969 0084 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 91


 2970              	.LVL134:
1136:Core/Src/stm32f7xx_hal_msp.c **** 
 2971              		.loc 1 1136 1 is_stmt 0 view .LVU861
 2972 0088 C9E7     		b	.L186
 2973              	.L191:
 2974 008a 00BF     		.align	2
 2975              	.L190:
 2976 008c 00040240 		.word	1073873920
 2977 0090 00000240 		.word	1073872896
 2978              		.cfi_endproc
 2979              	.LFE163:
 2981              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 2982              		.align	1
 2983              		.global	HAL_UART_MspDeInit
 2984              		.syntax unified
 2985              		.thumb
 2986              		.thumb_func
 2987              		.fpu fpv5-sp-d16
 2989              	HAL_UART_MspDeInit:
 2990              	.LVL135:
 2991              	.LFB164:
1145:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2992              		.loc 1 1145 1 is_stmt 1 view -0
 2993              		.cfi_startproc
 2994              		@ args = 0, pretend = 0, frame = 0
 2995              		@ frame_needed = 0, uses_anonymous_args = 0
1145:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==USART1)
 2996              		.loc 1 1145 1 is_stmt 0 view .LVU863
 2997 0000 08B5     		push	{r3, lr}
 2998              	.LCFI52:
 2999              		.cfi_def_cfa_offset 8
 3000              		.cfi_offset 3, -8
 3001              		.cfi_offset 14, -4
1146:Core/Src/stm32f7xx_hal_msp.c ****   {
 3002              		.loc 1 1146 3 is_stmt 1 view .LVU864
1146:Core/Src/stm32f7xx_hal_msp.c ****   {
 3003              		.loc 1 1146 11 is_stmt 0 view .LVU865
 3004 0002 0268     		ldr	r2, [r0]
1146:Core/Src/stm32f7xx_hal_msp.c ****   {
 3005              		.loc 1 1146 5 view .LVU866
 3006 0004 094B     		ldr	r3, .L196
 3007 0006 9A42     		cmp	r2, r3
 3008 0008 00D0     		beq	.L195
 3009              	.LVL136:
 3010              	.L192:
1167:Core/Src/stm32f7xx_hal_msp.c **** 
 3011              		.loc 1 1167 1 view .LVU867
 3012 000a 08BD     		pop	{r3, pc}
 3013              	.LVL137:
 3014              	.L195:
1152:Core/Src/stm32f7xx_hal_msp.c **** 
 3015              		.loc 1 1152 5 is_stmt 1 view .LVU868
 3016 000c 084A     		ldr	r2, .L196+4
 3017 000e 536C     		ldr	r3, [r2, #68]
 3018 0010 23F01003 		bic	r3, r3, #16
 3019 0014 5364     		str	r3, [r2, #68]
1158:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 92


 3020              		.loc 1 1158 5 view .LVU869
 3021 0016 8021     		movs	r1, #128
 3022 0018 0648     		ldr	r0, .L196+8
 3023              	.LVL138:
1158:Core/Src/stm32f7xx_hal_msp.c **** 
 3024              		.loc 1 1158 5 is_stmt 0 view .LVU870
 3025 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 3026              	.LVL139:
1160:Core/Src/stm32f7xx_hal_msp.c **** 
 3027              		.loc 1 1160 5 is_stmt 1 view .LVU871
 3028 001e 4FF40071 		mov	r1, #512
 3029 0022 0548     		ldr	r0, .L196+12
 3030 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3031              	.LVL140:
1167:Core/Src/stm32f7xx_hal_msp.c **** 
 3032              		.loc 1 1167 1 is_stmt 0 view .LVU872
 3033 0028 EFE7     		b	.L192
 3034              	.L197:
 3035 002a 00BF     		.align	2
 3036              	.L196:
 3037 002c 00100140 		.word	1073811456
 3038 0030 00380240 		.word	1073887232
 3039 0034 00040240 		.word	1073873920
 3040 0038 00000240 		.word	1073872896
 3041              		.cfi_endproc
 3042              	.LFE164:
 3044              		.section	.text.HAL_SDRAM_MspInit,"ax",%progbits
 3045              		.align	1
 3046              		.global	HAL_SDRAM_MspInit
 3047              		.syntax unified
 3048              		.thumb
 3049              		.thumb_func
 3050              		.fpu fpv5-sp-d16
 3052              	HAL_SDRAM_MspInit:
 3053              	.LVL141:
 3054              	.LFB166:
1277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 3055              		.loc 1 1277 52 is_stmt 1 view -0
 3056              		.cfi_startproc
 3057              		@ args = 0, pretend = 0, frame = 0
 3058              		@ frame_needed = 0, uses_anonymous_args = 0
1277:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 0 */
 3059              		.loc 1 1277 52 is_stmt 0 view .LVU874
 3060 0000 08B5     		push	{r3, lr}
 3061              	.LCFI53:
 3062              		.cfi_def_cfa_offset 8
 3063              		.cfi_offset 3, -8
 3064              		.cfi_offset 14, -4
1281:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspInit 1 */
 3065              		.loc 1 1281 3 is_stmt 1 view .LVU875
 3066 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 3067              	.LVL142:
1285:Core/Src/stm32f7xx_hal_msp.c **** 
 3068              		.loc 1 1285 1 is_stmt 0 view .LVU876
 3069 0006 08BD     		pop	{r3, pc}
 3070              		.cfi_endproc
 3071              	.LFE166:
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 93


 3073              		.section	.text.HAL_SDRAM_MspDeInit,"ax",%progbits
 3074              		.align	1
 3075              		.global	HAL_SDRAM_MspDeInit
 3076              		.syntax unified
 3077              		.thumb
 3078              		.thumb_func
 3079              		.fpu fpv5-sp-d16
 3081              	HAL_SDRAM_MspDeInit:
 3082              	.LVL143:
 3083              	.LFB168:
1362:Core/Src/stm32f7xx_hal_msp.c **** 
1363:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SDRAM_MspDeInit(SDRAM_HandleTypeDef* hsdram){
 3084              		.loc 1 1363 54 is_stmt 1 view -0
 3085              		.cfi_startproc
 3086              		@ args = 0, pretend = 0, frame = 0
 3087              		@ frame_needed = 0, uses_anonymous_args = 0
 3088              		.loc 1 1363 54 is_stmt 0 view .LVU878
 3089 0000 08B5     		push	{r3, lr}
 3090              	.LCFI54:
 3091              		.cfi_def_cfa_offset 8
 3092              		.cfi_offset 3, -8
 3093              		.cfi_offset 14, -4
1364:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 0 */
1365:Core/Src/stm32f7xx_hal_msp.c **** 
1366:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 0 */
1367:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspDeInit();
 3094              		.loc 1 1367 3 is_stmt 1 view .LVU879
 3095 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 3096              	.LVL144:
1368:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SDRAM_MspDeInit 1 */
1369:Core/Src/stm32f7xx_hal_msp.c **** 
1370:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SDRAM_MspDeInit 1 */
1371:Core/Src/stm32f7xx_hal_msp.c **** }
 3097              		.loc 1 1371 1 is_stmt 0 view .LVU880
 3098 0006 08BD     		pop	{r3, pc}
 3099              		.cfi_endproc
 3100              	.LFE168:
 3102              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 3103              		.align	2
 3104              		.set	.LANCHOR1,. + 0
 3107              	FMC_DeInitialized:
 3108 0000 00000000 		.space	4
 3109              		.section	.bss.FMC_Initialized,"aw",%nobits
 3110              		.align	2
 3111              		.set	.LANCHOR0,. + 0
 3114              	FMC_Initialized:
 3115 0000 00000000 		.space	4
 3116              		.text
 3117              	.Letext0:
 3118              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 3119              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 3120              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 3121              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 3122              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 3123              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 3124              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 3125              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 94


 3126              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_crc.h"
 3127              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma2d.h"
 3128              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 3129              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sdram.h"
 3130              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 3131              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_ltdc.h"
 3132              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 3133              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rtc.h"
 3134              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_sdmmc.h"
 3135              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sd.h"
 3136              		.file 20 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 3137              		.file 21 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 3138              		.file 22 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 3139              		.file 23 "Core/Inc/main.h"
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 95


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_msp.c
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:18     .text.HAL_FMC_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:25     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:221    .text.HAL_FMC_MspInit:000000bc $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:233    .text.HAL_FMC_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:239    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:304    .text.HAL_FMC_MspDeInit:00000054 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:316    .text.HAL_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:323    .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:382    .text.HAL_MspInit:0000003c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:387    .text.HAL_ADC_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:394    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:590    .text.HAL_ADC_MspInit:000000cc $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:599    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:606    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:661    .text.HAL_ADC_MspDeInit:00000038 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:669    .text.HAL_CRC_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:676    .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:722    .text.HAL_CRC_MspInit:00000028 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:727    .text.HAL_CRC_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:734    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:763    .text.HAL_CRC_MspDeInit:00000018 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:769    .text.HAL_DMA2D_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:776    .text.HAL_DMA2D_MspInit:00000000 HAL_DMA2D_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:837    .text.HAL_DMA2D_MspInit:0000003c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:842    .text.HAL_DMA2D_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:849    .text.HAL_DMA2D_MspDeInit:00000000 HAL_DMA2D_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:891    .text.HAL_DMA2D_MspDeInit:00000020 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:897    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:904    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1011   .text.HAL_I2C_MspInit:00000064 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1018   .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1025   .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1070   .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1077   .text.HAL_LTDC_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1084   .text.HAL_LTDC_MspInit:00000000 HAL_LTDC_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1343   .text.HAL_LTDC_MspInit:0000010c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1353   .text.HAL_LTDC_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1360   .text.HAL_LTDC_MspDeInit:00000000 HAL_LTDC_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1427   .text.HAL_LTDC_MspDeInit:0000004c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1438   .text.HAL_QSPI_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1445   .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1649   .text.HAL_QSPI_MspInit:000000d0 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1658   .text.HAL_QSPI_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1665   .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1718   .text.HAL_QSPI_MspDeInit:00000034 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1727   .text.HAL_RTC_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1734   .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1763   .text.HAL_RTC_MspInit:00000018 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1769   .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1776   .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1805   .text.HAL_RTC_MspDeInit:00000018 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1811   .text.HAL_SD_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:1818   .text.HAL_SD_MspInit:00000000 HAL_SD_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2114   .text.HAL_SD_MspInit:00000148 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2125   .text.HAL_SD_MspDeInit:00000000 $t
ARM GAS  C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s 			page 96


C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2132   .text.HAL_SD_MspDeInit:00000000 HAL_SD_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2191   .text.HAL_SD_MspDeInit:00000040 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2199   .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2206   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2346   .text.HAL_TIM_Base_MspInit:00000094 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2355   .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2362   .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2408   .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2413   .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2420   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2682   .text.HAL_TIM_MspPostInit:0000010c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2695   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2702   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2778   .text.HAL_TIM_Base_MspDeInit:00000068 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2787   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2794   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2823   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2829   .text.HAL_UART_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2836   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2976   .text.HAL_UART_MspInit:0000008c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2982   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:2989   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3037   .text.HAL_UART_MspDeInit:0000002c $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3045   .text.HAL_SDRAM_MspInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3052   .text.HAL_SDRAM_MspInit:00000000 HAL_SDRAM_MspInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3074   .text.HAL_SDRAM_MspDeInit:00000000 $t
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3081   .text.HAL_SDRAM_MspDeInit:00000000 HAL_SDRAM_MspDeInit
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3103   .bss.FMC_DeInitialized:00000000 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3107   .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3110   .bss.FMC_Initialized:00000000 $d
C:\Users\seblo\AppData\Local\Temp\ccyZPOyb.s:3114   .bss.FMC_Initialized:00000000 FMC_Initialized

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_DMA_Init
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc3
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
hdma_sdmmc1_rx
hdma_sdmmc1_tx
