- status: 0 - openlane design prep
  runtime_s: 3.23
  runtime_ts: 0h0m3s234ms
- status: 1 - synthesis - yosys
  runtime_s: 1.25
  runtime_ts: 0h0m1s250ms
- status: 2 - sta - openroad
  runtime_s: 0.41
  runtime_ts: 0h0m0s410ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 0.73
  runtime_ts: 0h0m0s729ms
- status: 4 - ioplace - openroad
  runtime_s: 0.55
  runtime_ts: 0h0m0s545ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.57
  runtime_ts: 0h0m0s574ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.5
  runtime_ts: 0h0m0s503ms
- status: 7 - global placement - openroad
  runtime_s: 0.67
  runtime_ts: 0h0m0s665ms
- status: 8 - sta - openroad
  runtime_s: 0.4
  runtime_ts: 0h0m0s396ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 1.42
  runtime_ts: 0h0m1s421ms
- status: 10 - detailed placement - openroad
  runtime_s: 0.47
  runtime_ts: 0h0m0s466ms
- status: 11 - sta - openroad
  runtime_s: 0.47
  runtime_ts: 0h0m0s475ms
- status: 12 - cts - openroad
  runtime_s: 26.21
  runtime_ts: 0h0m26s213ms
- status: 13 - sta - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s476ms
- status: 14 - resizer timing optimizations - openroad
  runtime_s: 1.3
  runtime_ts: 0h0m1s296ms
- status: 15 - resizer design optimizations - openroad
  runtime_s: 1.69
  runtime_ts: 0h0m1s690ms
- status: 16 - sta - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s519ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 1.4
  runtime_ts: 0h0m1s403ms
- status: 18 - sta - openroad
  runtime_s: 0.48
  runtime_ts: 0h0m0s480ms
- status: 20 - write verilog - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s450ms
- status: 21 - sta - openroad
  runtime_s: 0.55
  runtime_ts: 0h0m0s549ms
- status: 21 - global routing - openroad
  runtime_s: 0.55
  runtime_ts: 0h0m0s549ms
- status: 22 - fill insertion - openroad
  runtime_s: 0.76
  runtime_ts: 0h0m0s755ms
- status: 23 - detailed_routing - openroad
  runtime_s: 6.37
  runtime_ts: 0h0m6s367ms
- status: 24 - wire lengths - openlane
  runtime_s: 0.32
  runtime_ts: 0h0m0s324ms
- status: 25 - parasitics extraction - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s586ms
- status: 26 - sta - openroad
  runtime_s: 1.51
  runtime_ts: 0h0m1s508ms
- status: 27 - parasitics extraction - openroad
  runtime_s: 1.03
  runtime_ts: 0h0m1s34ms
- status: 28 - sta - openroad
  runtime_s: 1.52
  runtime_ts: 0h0m1s524ms
- status: 29 - parasitics extraction - openroad
  runtime_s: 0.64
  runtime_ts: 0h0m0s643ms
- status: 30 - sta - openroad
  runtime_s: 1.4
  runtime_ts: 0h0m1s399ms
- status: 31 - sta - openroad
  runtime_s: 0.9
  runtime_ts: 0h0m0s898ms
- status: 32 - ir drop report - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s797ms
- status: 33 - gdsii - magic
  runtime_s: 4.5
  runtime_ts: 0h0m4s496ms
- status: 33 - lef - magic
  runtime_s: 1.07
  runtime_ts: 0h0m1s72ms
- status: 34 - gdsii - klayout
  runtime_s: 1.27
  runtime_ts: 0h0m1s270ms
- status: 35 - xor - klayout
  runtime_s: 0.54
  runtime_ts: 0h0m0s542ms
- status: 36 - spice extraction - magic
  runtime_s: 0.73
  runtime_ts: 0h0m0s728ms
- status: 38 - write verilog - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s612ms
- status: 38 - write powered verilog - openlane
  runtime_s: 0.71
  runtime_ts: 0h0m0s712ms
- status: 39 - lvs - netgen
  runtime_s: 0.17
  runtime_ts: 0h0m0s169ms
- status: 40 - drc - magic
  runtime_s: 1.44
  runtime_ts: 0h0m1s439ms
- status: 41 - antenna check - openroad
  runtime_s: 0.62
  runtime_ts: 0h0m0s623ms
- status: 42 - erc - circuit validity checker
  runtime_s: 0.29
  runtime_ts: 0h0m0s290ms
---
- status: routed
  runtime_s: 55.0
  runtime_ts: 0h0m55s0ms
- status: flow completed
  runtime_s: 78.0
  runtime_ts: 0h1m18s0ms
