// Seed: 2772403125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_16(
      .id_0(id_13), .id_1(1'b0)
  );
  assign id_2 = id_15;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri0 id_11
);
  wire id_13;
  assign id_2 = id_3;
  assign {1, 1, id_9} = id_4;
  xor (id_2, id_6, id_0, id_9, id_13, id_1, id_3, id_11, id_7);
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
