#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun 12 13:12:48 2021
# Process ID: 4420
# Current directory: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5036 C:\Users\lucet\semester\21s-hardware-system-design\Project\proj\V0\Verilog\Project_V0\Project_V0.xpr
# Log file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/vivado.log
# Journal file: C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.xpr
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files -ipstatic_source_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/modelsim} {questa=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/questa} {riviera=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/riviera} {activehdl=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files -ipstatic_source_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/modelsim} {questa=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/questa} {riviera=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/riviera} {activehdl=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
close_design
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files -ipstatic_source_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/modelsim} {questa=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/questa} {riviera=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/riviera} {activehdl=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.tmp/myip_v1_0_project c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/My_IP/myip_1.0
upgrade_ip -vlnv user.org:user:myip:1.0 [get_ips  design_1_myip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_myip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files -ipstatic_source_dir C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/modelsim} {questa=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/questa} {riviera=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/riviera} {activehdl=C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V0/Verilog/Project_V0/Project_V0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
