state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_0.state = 0;
byte User_0.cmd = 0;
byte[1] User_0.edit = {0};
byte[1] User_0.registered = {0};
byte User_0.waitingForCheckedOut = 0;
state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_1.state = 0;
byte User_1.cmd = 0;
byte[1] User_1.edit = {0};
byte[1] User_1.registered = {0};
byte User_1.waitingForCheckedOut = 0;
state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_2.state = 0;
byte User_2.cmd = 0;
byte[1] User_2.edit = {0};
byte[1] User_2.registered = {0};
byte User_2.waitingForCheckedOut = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_0.state = 0;
byte UserAdmin_0.cmd = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_1.state = 0;
byte UserAdmin_1.cmd = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_2.state = 0;
byte UserAdmin_2.cmd = 0;
state {ready(0), cmdReceived(1), doneGet0(2), doneRegister0(3), doneUnRegister0(4), doneCheckedOut0(5), doneNotify0(6), notifyCmdSent0(7), updateCmdSent0(8), doneUnCheckOut0(9), doneCheckIn0(10), doneCheckInOut0(11), doneUpdate0(12), doneGet1(13), doneRegister1(14), doneUnRegister1(15), doneCheckedOut1(16), doneNotify1(17), notifyCmdSent1(18), updateCmdSent1(19), doneUnCheckOut1(20), doneCheckIn1(21), doneCheckInOut1(22), doneUpdate1(23), doneGet2(24), doneRegister2(25), doneUnRegister2(26), doneCheckedOut2(27), doneNotify2(28), notifyCmdSent2(29), updateCmdSent2(30), doneUnCheckOut2(31), doneCheckIn2(32), doneCheckInOut2(33), doneUpdate2(34), get_step1(35), get_step2(36), get_step3(37), doneCheckOut(38), checkOut_step1(39), checkOut_step2(40), checkOut_step3(41), checkOut_step4(42), checkOut_step5(43), doneNotAvailable(44), doneCheckedOut(45), doneUnCheckOut(46), doneCheckIn(47), checkIn_step1(48), checkIn_step2(49), doneCheckInOut(50), checkInOut_step1(51), checkInOut_step2(52), Update(53), checkWriteLockTrue(54), checkWriteLockFalse(55), update_cycle(56), update_step1(57)} CC.state = 0;
byte CC.cmd = 0;
byte CC.ID = 0;
byte[3] CC.registered = {0, 0, 0};
byte CC.writeLock = 0;
state {ready(0), cmdReceived(1)} Vault.state = 0;
byte Vault.cmd = 0;
state {ready(0), tr(1)} channel_ccToUser_0.state = 0;
byte channel_ccToUser_0.v = 0;
state {ready(0), tr(1)} channel_ccToUser_1.state = 0;
byte channel_ccToUser_1.v = 0;
state {ready(0), tr(1)} channel_ccToUser_2.state = 0;
byte channel_ccToUser_2.v = 0;
transient bool t_0 = false;
transient bool t_1 = false;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient byte t_6 = 0;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient byte t_21 = 0;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient byte t_36 = 0;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient int t_52 = 0;
transient bool t_53 = false;
transient int t_54 = 0;
transient bool t_55 = false;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient int t_59 = 0;
transient bool t_60 = false;
transient int t_61 = 0;
transient bool t_62 = false;
transient int t_63 = 0;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient bool t_67 = false;
transient int t_68 = 0;
transient bool t_69 = false;
transient int t_70 = 0;
transient bool t_71 = false;
transient int t_72 = 0;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient int t_77 = 0;
transient bool t_78 = false;
transient int t_79 = 0;
transient bool t_80 = false;
transient int t_81 = 0;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient int t_87 = 0;
transient bool t_88 = false;
transient int t_89 = 0;
transient bool t_90 = false;
transient bool t_91 = false;
transient bool t_92 = false;
transient bool t_93 = false;
transient bool t_94 = false;
transient int t_95 = 0;
transient bool t_96 = false;
transient int t_97 = 0;
transient bool t_98 = false;
transient bool t_99 = false;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient int t_103 = 0;
transient bool t_104 = false;
transient int t_105 = 0;
transient bool t_106 = false;
transient bool t_107 = false;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient int t_111 = 0;
transient bool t_112 = false;
transient int t_113 = 0;
transient bool t_114 = false;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient int t_119 = 0;
transient bool t_120 = false;
transient int t_121 = 0;
transient bool t_122 = false;
transient bool t_123 = false;
transient bool t_124 = false;
transient bool t_125 = false;
transient bool t_126 = false;
transient int t_127 = 0;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient bool t_133 = false;
transient int t_134 = 0;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient bool t_138 = false;
transient int t_139 = 0;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient bool t_143 = false;
transient int t_144 = 0;
transient bool t_145 = false;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient bool t_150 = false;
transient bool t_151 = false;
transient int t_152 = 0;
transient bool t_153 = false;
transient int t_154 = 0;
transient bool t_155 = false;
transient int t_156 = 0;
transient bool t_157 = false;
transient int t_158 = 0;
transient bool t_159 = false;
transient byte t_160 = 0;
transient bool t_161 = false;
transient bool t_162 = false;
transient bool t_163 = false;
transient int t_164 = 0;
transient bool t_165 = false;
transient bool t_166 = false;
transient bool t_167 = false;
transient bool t_168 = false;
transient bool t_169 = false;
transient int t_170 = 0;
transient bool t_171 = false;
transient bool t_172 = false;
transient bool t_173 = false;
transient int t_174 = 0;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient int t_179 = 0;
transient bool t_180 = false;
transient bool t_181 = false;
transient bool t_182 = false;
transient bool t_183 = false;
transient int t_184 = 0;
transient bool t_185 = false;
transient bool t_186 = false;
transient bool t_187 = false;
transient bool t_188 = false;
transient int t_189 = 0;
transient bool t_190 = false;
transient bool t_191 = false;
transient bool t_192 = false;
transient int t_193 = 0;
transient bool t_194 = false;
transient bool t_195 = false;
transient bool t_196 = false;
transient bool t_197 = false;
transient int t_198 = 0;
transient bool t_199 = false;
transient bool t_200 = false;
transient bool t_201 = false;
transient bool t_202 = false;
transient int t_203 = 0;
transient bool t_204 = false;
transient bool t_205 = false;
transient bool t_206 = false;
transient bool t_207 = false;
transient int t_208 = 0;
transient bool t_209 = false;
transient bool t_210 = false;
transient bool t_211 = false;
transient int t_212 = 0;
transient bool t_213 = false;
transient int t_214 = 0;
transient bool t_215 = false;
transient bool t_216 = false;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient bool t_220 = false;
transient bool t_221 = false;
transient bool t_222 = false;
transient bool t_223 = false;
transient bool t_224 = false;
transient bool t_225 = false;
transient bool t_226 = false;
transient int t_227 = 0;
transient bool t_228 = false;
transient int t_229 = 0;
transient bool t_230 = false;
transient bool t_231 = false;
transient bool t_232 = false;
transient bool t_233 = false;
transient bool t_234 = false;
transient bool t_235 = false;
transient bool t_236 = false;
transient bool t_237 = false;
transient bool t_238 = false;
transient bool t_239 = false;
transient bool t_240 = false;
transient bool t_241 = false;
transient int t_242 = 0;
transient bool t_243 = false;
transient int t_244 = 0;
transient bool t_245 = false;
transient bool t_246 = false;
transient bool t_247 = false;
transient bool t_248 = false;
transient bool t_249 = false;
transient bool t_250 = false;
transient bool t_251 = false;
transient bool t_252 = false;
transient bool t_253 = false;
transient bool t_254 = false;
transient bool t_255 = false;
transient bool t_256 = false;
transient bool t_257 = false;
transient bool t_258 = false;
transient bool t_259 = false;
transient bool t_260 = false;
transient int t_261 = 0;
transient bool t_262 = false;
transient int t_263 = 0;
transient bool t_264 = false;
transient int t_265 = 0;
transient bool t_266 = false;
transient int t_267 = 0;
transient bool t_268 = false;
transient byte t_269 = 0;
transient bool t_270 = false;
transient bool t_271 = false;
transient bool t_272 = false;
transient int t_273 = 0;
transient bool t_274 = false;
transient bool t_275 = false;
transient bool t_276 = false;
transient bool t_277 = false;
transient bool t_278 = false;
transient bool t_279 = false;
transient bool t_280 = false;
transient bool t_281 = false;
transient bool t_282 = false;
transient byte t_283 = 0;
transient bool t_284 = false;
transient byte t_285 = 0;
transient bool t_286 = false;
transient bool t_287 = false;
transient bool t_288 = false;
transient bool t_289 = false;
transient bool t_290 = false;
transient bool t_291 = false;
transient byte t_292 = 0;
transient bool t_293 = false;
transient byte t_294 = 0;
transient bool t_295 = false;
transient bool t_296 = false;
transient bool t_297 = false;
transient bool t_298 = false;
transient bool t_299 = false;
transient bool t_300 = false;
transient byte t_301 = 0;
transient bool t_302 = false;
transient bool t_303 = false;
transient bool t_304 = false;
transient bool t_305 = false;
transient bool t_306 = false;
transient bool t_307 = false;
transient bool t_308 = false;
transient bool t_309 = false;
transient bool t_310 = false;
transient bool t_311 = false;
transient bool t_312 = false;
transient bool t_313 = false;
transient bool t_314 = false;
transient bool t_315 = false;
transient bool t_316 = false;
transient bool t_317 = false;
transient bool t_318 = false;
transient bool t_319 = false;
transient bool t_320 = false;
transient bool t_321 = false;
transient bool t_322 = false;
transient byte t_323 = 0;
transient bool t_324 = false;
transient byte t_325 = 0;
transient bool t_326 = false;
transient bool t_327 = false;
transient bool t_328 = false;
transient bool t_329 = false;
transient bool t_330 = false;
transient bool t_331 = false;
transient byte t_332 = 0;
transient bool t_333 = false;
transient byte t_334 = 0;
transient bool t_335 = false;
transient bool t_336 = false;
transient bool t_337 = false;
transient bool t_338 = false;
transient bool t_339 = false;
transient bool t_340 = false;
transient byte t_341 = 0;
transient bool t_342 = false;
transient bool t_343 = false;
transient bool t_344 = false;
transient bool t_345 = false;
transient bool t_346 = false;
transient bool t_347 = false;
transient bool t_348 = false;
transient bool t_349 = false;
transient bool t_350 = false;
transient bool t_351 = false;
transient bool t_352 = false;
transient bool t_353 = false;
transient bool t_354 = false;
transient bool t_355 = false;
transient bool t_356 = false;
transient bool t_357 = false;
transient bool t_358 = false;
transient bool t_359 = false;
transient bool t_360 = false;
transient bool t_361 = false;
transient bool t_362 = false;
transient byte t_363 = 0;
transient bool t_364 = false;
transient byte t_365 = 0;
transient bool t_366 = false;
transient bool t_367 = false;
transient bool t_368 = false;
transient bool t_369 = false;
transient bool t_370 = false;
transient bool t_371 = false;
transient byte t_372 = 0;
transient bool t_373 = false;
transient byte t_374 = 0;
transient bool t_375 = false;
transient bool t_376 = false;
transient bool t_377 = false;
transient bool t_378 = false;
transient bool t_379 = false;
transient bool t_380 = false;
transient byte t_381 = 0;
transient bool t_382 = false;
transient bool t_383 = false;
transient bool t_384 = false;
transient bool t_385 = false;
transient bool t_386 = false;
transient bool t_387 = false;
transient bool t_388 = false;
transient bool t_389 = false;
transient bool t_390 = false;
transient bool t_391 = false;
transient bool t_392 = false;
transient bool t_393 = false;
transient bool t_394 = false;
transient bool t_395 = false;
transient bool t_396 = false;
transient bool t_397 = false;
transient int t_398 = 0;
transient bool t_399 = false;
transient int t_400 = 0;
transient bool t_401 = false;
transient bool t_402 = false;
transient bool t_403 = false;
transient bool t_404 = false;
transient bool t_405 = false;
transient bool t_406 = false;
transient int t_407 = 0;
transient bool t_408 = false;
transient int t_409 = 0;
transient bool t_410 = false;
transient bool t_411 = false;
transient bool t_412 = false;
transient bool t_413 = false;
transient bool t_414 = false;
transient bool t_415 = false;
transient bool t_416 = false;
transient int t_417 = 0;
transient bool t_418 = false;
transient bool t_419 = false;
transient bool t_420 = false;
transient bool t_421 = false;
transient bool t_422 = false;
transient bool t_423 = false;
transient int t_424 = 0;
transient bool t_425 = false;
transient bool t_426 = false;
transient bool t_427 = false;
transient bool t_428 = false;
transient int t_429 = 0;
transient int t_430 = 0;
transient bool t_431 = false;
transient int t_432 = 0;
transient bool t_433 = false;
transient bool t_434 = false;
transient bool t_435 = false;
transient bool t_436 = false;
transient int t_437 = 0;
transient int t_438 = 0;
transient bool t_439 = false;
transient int t_440 = 0;
transient bool t_441 = false;
transient bool t_442 = false;
transient bool t_443 = false;
transient bool t_444 = false;
transient int t_445 = 0;
transient int t_446 = 0;
transient bool t_447 = false;
transient int t_448 = 0;
transient bool t_449 = false;
transient bool t_450 = false;
transient bool t_451 = false;
transient bool t_452 = false;
transient int t_453 = 0;
transient int t_454 = 0;
transient bool t_455 = false;
transient int t_456 = 0;
transient bool t_457 = false;
transient bool t_458 = false;
transient bool t_459 = false;
transient bool t_460 = false;
transient int t_461 = 0;
transient int t_462 = 0;
transient bool t_463 = false;
transient int t_464 = 0;
transient bool t_465 = false;
transient bool t_466 = false;
transient bool t_467 = false;
transient bool t_468 = false;
transient int t_469 = 0;
transient int t_470 = 0;
transient bool t_471 = false;
transient int t_472 = 0;
transient bool t_473 = false;
transient bool t_474 = false;
transient bool t_475 = false;
transient bool t_476 = false;
transient int t_477 = 0;
transient int t_478 = 0;
transient bool t_479 = false;
transient int t_480 = 0;
transient bool t_481 = false;
transient bool t_482 = false;
transient bool t_483 = false;
transient bool t_484 = false;
transient int t_485 = 0;
transient int t_486 = 0;
transient bool t_487 = false;
transient int t_488 = 0;
transient bool t_489 = false;
transient bool t_490 = false;
transient bool t_491 = false;
transient bool t_492 = false;
transient int t_493 = 0;
transient int t_494 = 0;
transient bool t_495 = false;
transient bool t_496 = false;
transient bool t_497 = false;
transient bool t_498 = false;
transient bool t_499 = false;
transient bool t_500 = false;
transient bool t_501 = false;
transient bool t_502 = false;
transient bool t_503 = false;
transient bool t_504 = false;
transient bool t_505 = false;
transient bool t_506 = false;
transient bool t_507 = false;
transient bool t_508 = false;
transient bool t_509 = false;
transient bool t_510 = false;
transient bool t_511 = false;
transient bool t_512 = false;
transient bool t_513 = false;
transient bool t_514 = false;
transient bool t_515 = false;
transient bool t_516 = false;
transient bool t_517 = false;
transient bool t_518 = false;
transient bool t_519 = false;
transient bool t_520 = false;
transient bool t_521 = false;
transient bool t_522 = false;
transient bool t_523 = false;
transient bool t_524 = false;
transient bool t_525 = false;
transient bool t_526 = false;
transient bool t_527 = false;
transient bool t_528 = false;
transient bool t_529 = false;
transient bool t_530 = false;
transient bool t_531 = false;
transient bool t_532 = false;
transient bool t_533 = false;
transient bool t_534 = false;
transient bool t_535 = false;
transient bool t_536 = false;
transient bool t_537 = false;
transient bool t_538 = false;
transient bool t_539 = false;
transient bool t_540 = false;
transient bool t_541 = false;
transient bool t_542 = false;
transient bool t_543 = false;
transient bool t_544 = false;
transient bool t_545 = false;
transient bool t_546 = false;
transient bool t_547 = false;
transient bool t_548 = false;
transient bool t_549 = false;
transient bool t_550 = false;
transient bool t_551 = false;
transient bool t_552 = false;
transient bool t_553 = false;
transient bool t_554 = false;
transient bool t_555 = false;
transient bool t_556 = false;
transient bool t_557 = false;
transient bool t_558 = false;
transient bool t_559 = false;
transient bool t_560 = false;
transient bool t_561 = false;
transient bool t_562 = false;
transient bool t_563 = false;
transient bool t_564 = false;
transient bool t_565 = false;
transient bool t_566 = false;
transient bool t_567 = false;
transient bool t_568 = false;
transient bool t_569 = false;
transient bool t_570 = false;
transient bool t_571 = false;
transient bool t_572 = false;
transient bool t_573 = false;
transient bool t_574 = false;
transient bool t_575 = false;
transient bool t_576 = false;
transient bool t_577 = false;
transient bool t_578 = false;
transient bool t_579 = false;
transient bool t_580 = false;
transient bool t_581 = false;
transient bool t_582 = false;
transient bool t_583 = false;
transient bool t_584 = false;
transient bool t_585 = false;
transient bool t_586 = false;
transient bool t_587 = false;
transient bool t_588 = false;
transient bool t_589 = false;
transient bool t_590 = false;
transient bool t_591 = false;
transient bool t_592 = false;
transient bool t_593 = false;
transient bool t_594 = false;
transient bool t_595 = false;
transient bool t_596 = false;
transient bool t_597 = false;
transient bool t_598 = false;
transient bool t_599 = false;
transient bool t_600 = false;
transient bool t_601 = false;
transient bool t_602 = false;
transient bool t_603 = false;
transient bool t_604 = false;
transient bool t_605 = false;
transient bool t_606 = false;
transient bool t_607 = false;
transient bool t_608 = false;
transient bool t_609 = false;
transient bool t_610 = false;
transient bool t_611 = false;
transient bool t_612 = false;
transient bool t_613 = false;
transient bool t_614 = false;
transient bool t_615 = false;
transient bool t_616 = false;
transient bool t_617 = false;
transient bool t_618 = false;
transient bool t_619 = false;
transient bool t_620 = false;
transient bool t_621 = false;
transient bool t_622 = false;
transient bool t_623 = false;
transient bool t_624 = false;
transient bool t_625 = false;
transient bool t_626 = false;
transient bool t_627 = false;
transient bool t_628 = false;
transient bool t_629 = false;
transient bool t_630 = false;
transient bool t_631 = false;
transient bool t_632 = false;
transient bool t_633 = false;
transient bool t_634 = false;
transient bool t_635 = false;
transient bool t_636 = false;
transient bool t_637 = false;
transient bool t_638 = false;
transient bool t_639 = false;
transient bool t_640 = false;
transient bool t_641 = false;
transient bool t_642 = false;
transient bool t_643 = false;
transient bool t_644 = false;
transient bool t_645 = false;
transient bool t_646 = false;
transient bool t_647 = false;
transient bool t_648 = false;
transient bool t_649 = false;
transient bool t_650 = false;
transient bool t_651 = false;
transient bool t_652 = false;
transient bool t_653 = false;
transient bool t_654 = false;
transient bool t_655 = false;
transient bool t_656 = false;
transient bool t_657 = false;
transient bool t_658 = false;
transient bool t_659 = false;
transient bool t_660 = false;
transient bool t_661 = false;
transient bool t_662 = false;
transient bool t_663 = false;
transient bool t_664 = false;
transient bool t_665 = false;
transient bool t_666 = false;
transient bool t_667 = false;
transient bool t_668 = false;
transient bool t_669 = false;
transient bool t_670 = false;
transient bool t_671 = false;
transient bool t_672 = false;
transient bool t_673 = false;
transient bool t_674 = false;
transient bool t_675 = false;
transient bool t_676 = false;
transient bool t_677 = false;
transient bool t_678 = false;
transient bool t_679 = false;
transient bool t_680 = false;
transient bool t_681 = false;
transient bool t_682 = false;
transient bool t_683 = false;
transient bool t_684 = false;
transient bool t_685 = false;
transient bool t_686 = false;
transient bool t_687 = false;
transient bool t_688 = false;
transient bool t_689 = false;
transient bool t_690 = false;
transient bool t_691 = false;
transient bool t_692 = false;
transient int t_693 = 0;
transient int t_694 = 0;
transient bool t_695 = false;
transient bool t_696 = false;
transient int t_697 = 0;
transient bool t_698 = false;
transient bool t_699 = false;
transient byte t_700 = 0;
transient bool t_701 = false;
transient bool t_702 = false;
transient bool t_703 = false;
transient bool t_704 = false;
transient bool t_705 = false;
transient bool t_706 = false;
transient bool t_707 = false;
transient int t_708 = 0;
transient bool t_709 = false;
transient bool t_710 = false;
transient byte t_711 = 0;
transient bool t_712 = false;
transient bool t_713 = false;
transient bool t_714 = false;
transient bool t_715 = false;
transient bool t_716 = false;
transient bool t_717 = false;
transient bool t_718 = false;
transient bool t_719 = false;
transient bool t_720 = false;
transient bool t_721 = false;
transient bool t_722 = false;
transient bool t_723 = false;
transient bool t_724 = false;
transient int t_725 = 0;
transient bool t_726 = false;
transient bool t_727 = false;
transient byte t_728 = 0;
transient bool t_729 = false;
transient bool t_730 = false;
transient bool t_731 = false;
transient bool t_732 = false;
transient bool t_733 = false;
transient bool t_734 = false;
transient bool t_735 = false;
transient int t_736 = 0;
transient bool t_737 = false;
transient bool t_738 = false;
transient byte t_739 = 0;
transient bool t_740 = false;
transient bool t_741 = false;
transient bool t_742 = false;
transient bool t_743 = false;
transient bool t_744 = false;
transient bool t_745 = false;
transient bool t_746 = false;
transient int t_747 = 0;
transient bool t_748 = false;
transient bool t_749 = false;
transient byte t_750 = 0;
transient bool t_751 = false;
transient bool t_752 = false;
transient bool t_753 = false;
transient bool t_754 = false;
transient bool t_755 = false;
transient bool t_756 = false;
transient bool t_757 = false;
transient int t_758 = 0;
transient bool t_759 = false;
transient bool t_760 = false;
transient byte t_761 = 0;
transient bool t_762 = false;
transient bool t_763 = false;
transient bool t_764 = false;
transient bool t_765 = false;
transient bool t_766 = false;
transient bool t_767 = false;
transient int t_768 = 0;
transient bool t_769 = false;
transient int t_770 = 0;
transient bool t_771 = false;
transient bool t_772 = false;
transient bool t_773 = false;
transient bool t_774 = false;
transient bool t_775 = false;
transient bool t_776 = false;
transient int t_777 = 0;
transient bool t_778 = false;
transient int t_779 = 0;
transient bool t_780 = false;
transient bool t_781 = false;
transient bool t_782 = false;
transient bool t_783 = false;
transient bool t_784 = false;
transient bool t_785 = false;
transient bool t_786 = false;
transient int t_787 = 0;
transient bool t_788 = false;
transient bool t_789 = false;
transient bool t_790 = false;
transient bool t_791 = false;
transient bool t_792 = false;
transient bool t_793 = false;
transient bool t_794 = false;
transient bool t_795 = false;
transient bool t_796 = false;
transient bool t_797 = false;
transient bool t_798 = false;
transient bool t_799 = false;
transient int t_800 = 0;
transient bool t_801 = false;
transient int t_802 = 0;
transient bool t_803 = false;
transient bool t_804 = false;
transient bool t_805 = false;
transient bool t_806 = false;
transient bool t_807 = false;
transient bool t_808 = false;
transient int t_809 = 0;
transient bool t_810 = false;
transient int t_811 = 0;
transient bool t_812 = false;
transient bool t_813 = false;
transient bool t_814 = false;
transient bool t_815 = false;
transient bool t_816 = false;
transient bool t_817 = false;
transient bool t_818 = false;
transient int t_819 = 0;
transient bool t_820 = false;
transient bool t_821 = false;
transient bool t_822 = false;
transient bool t_823 = false;
transient bool t_824 = false;
	process User_0 
		guardBlock
			t_0 = User_0.state == 2,
			t_1 = User_0.cmd == 1,
			t_2 = t_0 and t_1;

		guardCondition t_2;
		effect
			User_0.state = 0,
			User_0.registered[0] = 1;

	process User_0 
		guardBlock
			t_3 = User_0.state == 3;

		guardCondition t_3;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_4 = User_0.state == 4;

		guardCondition t_4;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_5 = User_0.state == 0,
			t_6 = User_0.edit[0],
			t_7 = t_6 == 1,
			t_8 = t_5 and t_7;

		guardCondition t_8;
		effect
			User_0.state = 5;

	process User_0 
		guardBlock
			t_9 = User_0.state == 6,
			t_10 = User_0.cmd == 3,
			t_11 = t_9 and t_10;

		guardCondition t_11;
		effect
			User_0.state = 0,
			User_0.edit[0] = 1,
			User_0.waitingForCheckedOut = 0;

	process User_0 
		guardBlock
			t_12 = User_0.state == 6,
			t_13 = User_0.cmd == 4,
			t_14 = t_12 and t_13;

		guardCondition t_14;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_15 = User_1.state == 2,
			t_16 = User_1.cmd == 1,
			t_17 = t_15 and t_16;

		guardCondition t_17;
		effect
			User_1.state = 0,
			User_1.registered[0] = 1;

	process User_1 
		guardBlock
			t_18 = User_1.state == 3;

		guardCondition t_18;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_19 = User_1.state == 4;

		guardCondition t_19;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_20 = User_1.state == 0,
			t_21 = User_1.edit[0],
			t_22 = t_21 == 1,
			t_23 = t_20 and t_22;

		guardCondition t_23;
		effect
			User_1.state = 5;

	process User_1 
		guardBlock
			t_24 = User_1.state == 6,
			t_25 = User_1.cmd == 3,
			t_26 = t_24 and t_25;

		guardCondition t_26;
		effect
			User_1.state = 0,
			User_1.edit[0] = 1,
			User_1.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_27 = User_1.state == 6,
			t_28 = User_1.cmd == 4,
			t_29 = t_27 and t_28;

		guardCondition t_29;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 0;

	process User_2 
		guardBlock
			t_30 = User_2.state == 2,
			t_31 = User_2.cmd == 1,
			t_32 = t_30 and t_31;

		guardCondition t_32;
		effect
			User_2.state = 0,
			User_2.registered[0] = 1;

	process User_2 
		guardBlock
			t_33 = User_2.state == 3;

		guardCondition t_33;
		effect
			User_2.state = 0;

	process User_2 
		guardBlock
			t_34 = User_2.state == 4;

		guardCondition t_34;
		effect
			User_2.state = 0;

	process User_2 
		guardBlock
			t_35 = User_2.state == 0,
			t_36 = User_2.edit[0],
			t_37 = t_36 == 1,
			t_38 = t_35 and t_37;

		guardCondition t_38;
		effect
			User_2.state = 5;

	process User_2 
		guardBlock
			t_39 = User_2.state == 6,
			t_40 = User_2.cmd == 3,
			t_41 = t_39 and t_40;

		guardCondition t_41;
		effect
			User_2.state = 0,
			User_2.edit[0] = 1,
			User_2.waitingForCheckedOut = 0;

	process User_2 
		guardBlock
			t_42 = User_2.state == 6,
			t_43 = User_2.cmd == 4,
			t_44 = t_42 and t_43;

		guardCondition t_44;
		effect
			User_2.state = 0,
			User_2.waitingForCheckedOut = 0;

	process UserAdmin_0 
		guardBlock
			t_45 = UserAdmin_0.state == 2;

		guardCondition t_45;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_0 
		guardBlock
			t_46 = UserAdmin_0.state == 3;

		guardCondition t_46;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_1 
		guardBlock
			t_47 = UserAdmin_1.state == 2;

		guardCondition t_47;
		effect
			UserAdmin_1.state = 0;

	process UserAdmin_1 
		guardBlock
			t_48 = UserAdmin_1.state == 3;

		guardCondition t_48;
		effect
			UserAdmin_1.state = 0;

	process UserAdmin_2 
		guardBlock
			t_49 = UserAdmin_2.state == 2;

		guardCondition t_49;
		effect
			UserAdmin_2.state = 0;

	process UserAdmin_2 
		guardBlock
			t_50 = UserAdmin_2.state == 3;

		guardCondition t_50;
		effect
			UserAdmin_2.state = 0;

	process CC 
		guardBlock
			t_51 = CC.state == 1,
			t_52 = CC.cmd / 16,
			t_53 = t_52 == 0,
			t_54 = CC.cmd % 16,
			t_55 = t_54 == 0,
			t_56 = t_53 and t_55,
			t_57 = t_51 and t_56;

		guardCondition t_57;
		effect
			CC.state = 2;

	process CC 
		guardBlock
			t_58 = CC.state == 2;

		guardCondition t_58;
		effect
			CC.state = 35,
			t_59 = CC.cmd % 16,
			CC.registered[t_59] = 1;

	process CC 
		guardBlock
			t_60 = CC.state == 1,
			t_61 = CC.cmd / 16,
			t_62 = t_61 == 0,
			t_63 = CC.cmd % 16,
			t_64 = t_63 == 1,
			t_65 = t_62 and t_64,
			t_66 = t_60 and t_65;

		guardCondition t_66;
		effect
			CC.state = 13;

	process CC 
		guardBlock
			t_67 = CC.state == 13;

		guardCondition t_67;
		effect
			CC.state = 35,
			t_68 = CC.cmd % 16,
			CC.registered[t_68] = 1;

	process CC 
		guardBlock
			t_69 = CC.state == 1,
			t_70 = CC.cmd / 16,
			t_71 = t_70 == 0,
			t_72 = CC.cmd % 16,
			t_73 = t_72 == 2,
			t_74 = t_71 and t_73,
			t_75 = t_69 and t_74;

		guardCondition t_75;
		effect
			CC.state = 24;

	process CC 
		guardBlock
			t_76 = CC.state == 24;

		guardCondition t_76;
		effect
			CC.state = 35,
			t_77 = CC.cmd % 16,
			CC.registered[t_77] = 1;

	process CC 
		guardBlock
			t_78 = CC.state == 1,
			t_79 = CC.cmd / 16,
			t_80 = t_79 == 9,
			t_81 = CC.cmd % 16,
			t_82 = t_81 == 0,
			t_83 = t_80 and t_82,
			t_84 = t_78 and t_83;

		guardCondition t_84;
		effect
			CC.state = 3;

	process CC 
		guardBlock
			t_85 = CC.state == 3;

		guardCondition t_85;
		effect
			CC.state = 0,
			CC.registered[0] = 1;

	process CC 
		guardBlock
			t_86 = CC.state == 1,
			t_87 = CC.cmd / 16,
			t_88 = t_87 == 9,
			t_89 = CC.cmd % 16,
			t_90 = t_89 == 1,
			t_91 = t_88 and t_90,
			t_92 = t_86 and t_91;

		guardCondition t_92;
		effect
			CC.state = 14;

	process CC 
		guardBlock
			t_93 = CC.state == 14;

		guardCondition t_93;
		effect
			CC.state = 0,
			CC.registered[1] = 1;

	process CC 
		guardBlock
			t_94 = CC.state == 1,
			t_95 = CC.cmd / 16,
			t_96 = t_95 == 9,
			t_97 = CC.cmd % 16,
			t_98 = t_97 == 2,
			t_99 = t_96 and t_98,
			t_100 = t_94 and t_99;

		guardCondition t_100;
		effect
			CC.state = 25;

	process CC 
		guardBlock
			t_101 = CC.state == 25;

		guardCondition t_101;
		effect
			CC.state = 0,
			CC.registered[2] = 1;

	process CC 
		guardBlock
			t_102 = CC.state == 1,
			t_103 = CC.cmd / 16,
			t_104 = t_103 == 10,
			t_105 = CC.cmd % 16,
			t_106 = t_105 == 0,
			t_107 = t_104 and t_106,
			t_108 = t_102 and t_107;

		guardCondition t_108;
		effect
			CC.state = 4;

	process CC 
		guardBlock
			t_109 = CC.state == 4;

		guardCondition t_109;
		effect
			CC.state = 0,
			CC.registered[0] = 0;

	process CC 
		guardBlock
			t_110 = CC.state == 1,
			t_111 = CC.cmd / 16,
			t_112 = t_111 == 10,
			t_113 = CC.cmd % 16,
			t_114 = t_113 == 1,
			t_115 = t_112 and t_114,
			t_116 = t_110 and t_115;

		guardCondition t_116;
		effect
			CC.state = 15;

	process CC 
		guardBlock
			t_117 = CC.state == 15;

		guardCondition t_117;
		effect
			CC.state = 0,
			CC.registered[1] = 0;

	process CC 
		guardBlock
			t_118 = CC.state == 1,
			t_119 = CC.cmd / 16,
			t_120 = t_119 == 10,
			t_121 = CC.cmd % 16,
			t_122 = t_121 == 2,
			t_123 = t_120 and t_122,
			t_124 = t_118 and t_123;

		guardCondition t_124;
		effect
			CC.state = 26;

	process CC 
		guardBlock
			t_125 = CC.state == 26;

		guardCondition t_125;
		effect
			CC.state = 0,
			CC.registered[2] = 0;

	process CC 
		guardBlock
			t_126 = CC.state == 1,
			t_127 = CC.cmd / 16,
			t_128 = t_127 == 2,
			t_129 = t_126 and t_128;

		guardCondition t_129;
		effect
			CC.state = 38;

	process CC 
		guardBlock
			t_130 = CC.state == 38,
			t_131 = CC.writeLock == 0,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			CC.state = 39;

	process CC 
		guardBlock
			t_133 = CC.state == 45,
			t_134 = CC.cmd % 16,
			t_135 = t_134 == 0,
			t_136 = t_133 and t_135;

		guardCondition t_136;
		effect
			CC.state = 5;

	process CC 
		guardBlock
			t_137 = CC.state == 5;

		guardCondition t_137;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_138 = CC.state == 45,
			t_139 = CC.cmd % 16,
			t_140 = t_139 == 1,
			t_141 = t_138 and t_140;

		guardCondition t_141;
		effect
			CC.state = 16;

	process CC 
		guardBlock
			t_142 = CC.state == 16;

		guardCondition t_142;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_143 = CC.state == 45,
			t_144 = CC.cmd % 16,
			t_145 = t_144 == 2,
			t_146 = t_143 and t_145;

		guardCondition t_146;
		effect
			CC.state = 27;

	process CC 
		guardBlock
			t_147 = CC.state == 27;

		guardCondition t_147;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_148 = CC.state == 42,
			t_149 = CC.ID < 3,
			t_150 = t_148 and t_149;

		guardCondition t_150;
		effect
			CC.state = 43;

	process CC 
		guardBlock
			t_151 = CC.state == 6;

		guardCondition t_151;
		effect
			CC.state = 42,
			t_152 = CC.ID + 1,
			CC.ID = t_152;

	process CC 
		guardBlock
			t_153 = CC.state == 17;

		guardCondition t_153;
		effect
			CC.state = 42,
			t_154 = CC.ID + 1,
			CC.ID = t_154;

	process CC 
		guardBlock
			t_155 = CC.state == 28;

		guardCondition t_155;
		effect
			CC.state = 42,
			t_156 = CC.ID + 1,
			CC.ID = t_156;

	process CC 
		guardBlock
			t_157 = CC.state == 43,
			t_158 = CC.cmd % 16,
			t_159 = CC.ID == t_158,
			t_160 = CC.registered[CC.ID],
			t_161 = t_160 == 0,
			t_162 = t_159 or t_161,
			t_163 = t_157 and t_162;

		guardCondition t_163;
		effect
			CC.state = 42,
			t_164 = CC.ID + 1,
			CC.ID = t_164;

	process CC 
		guardBlock
			t_165 = CC.state == 42,
			t_166 = CC.ID >= 3,
			t_167 = t_165 and t_166;

		guardCondition t_167;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_168 = CC.state == 44;

		guardCondition t_168;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_169 = CC.state == 1,
			t_170 = CC.cmd / 16,
			t_171 = t_170 == 5,
			t_172 = t_169 and t_171;

		guardCondition t_172;
		effect
			CC.state = 46;

	process CC 
		guardBlock
			t_173 = CC.state == 46,
			t_174 = CC.cmd % 16,
			t_175 = t_174 == 0,
			t_176 = t_173 and t_175;

		guardCondition t_176;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_177 = CC.state == 9;

		guardCondition t_177;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_178 = CC.state == 46,
			t_179 = CC.cmd % 16,
			t_180 = t_179 == 1,
			t_181 = t_178 and t_180;

		guardCondition t_181;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_182 = CC.state == 20;

		guardCondition t_182;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_183 = CC.state == 46,
			t_184 = CC.cmd % 16,
			t_185 = t_184 == 2,
			t_186 = t_183 and t_185;

		guardCondition t_186;
		effect
			CC.state = 31;

	process CC 
		guardBlock
			t_187 = CC.state == 31;

		guardCondition t_187;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_188 = CC.state == 1,
			t_189 = CC.cmd / 16,
			t_190 = t_189 == 7,
			t_191 = t_188 and t_190;

		guardCondition t_191;
		effect
			CC.state = 47;

	process CC 
		guardBlock
			t_192 = CC.state == 49,
			t_193 = CC.cmd % 16,
			t_194 = t_193 == 0,
			t_195 = t_192 and t_194;

		guardCondition t_195;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_196 = CC.state == 9;

		guardCondition t_196;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_197 = CC.state == 49,
			t_198 = CC.cmd % 16,
			t_199 = t_198 == 1,
			t_200 = t_197 and t_199;

		guardCondition t_200;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_201 = CC.state == 20;

		guardCondition t_201;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_202 = CC.state == 49,
			t_203 = CC.cmd % 16,
			t_204 = t_203 == 2,
			t_205 = t_202 and t_204;

		guardCondition t_205;
		effect
			CC.state = 31;

	process CC 
		guardBlock
			t_206 = CC.state == 31;

		guardCondition t_206;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_207 = CC.state == 1,
			t_208 = CC.cmd / 16,
			t_209 = t_208 == 8,
			t_210 = t_207 and t_209;

		guardCondition t_210;
		effect
			CC.state = 50;

	process CC 
		guardBlock
			t_211 = CC.state == 52,
			t_212 = CC.cmd / 16,
			t_213 = t_212 == 11,
			t_214 = CC.cmd % 16,
			t_215 = t_214 == 0,
			t_216 = t_213 and t_215,
			t_217 = t_211 and t_216;

		guardCondition t_217;
		effect
			CC.state = 11;

	process CC 
		guardBlock
			t_218 = CC.state == 11,
			t_219 = CC.writeLock == 1,
			t_220 = t_218 and t_219;

		guardCondition t_220;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_221 = CC.state == 11,
			t_222 = CC.writeLock == 0,
			t_223 = t_221 and t_222;

		guardCondition t_223;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_224 = CC.state == 54;

		guardCondition t_224;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_225 = CC.state == 55;

		guardCondition t_225;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_226 = CC.state == 52,
			t_227 = CC.cmd / 16,
			t_228 = t_227 == 11,
			t_229 = CC.cmd % 16,
			t_230 = t_229 == 1,
			t_231 = t_228 and t_230,
			t_232 = t_226 and t_231;

		guardCondition t_232;
		effect
			CC.state = 22;

	process CC 
		guardBlock
			t_233 = CC.state == 22,
			t_234 = CC.writeLock == 1,
			t_235 = t_233 and t_234;

		guardCondition t_235;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_236 = CC.state == 22,
			t_237 = CC.writeLock == 0,
			t_238 = t_236 and t_237;

		guardCondition t_238;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_239 = CC.state == 54;

		guardCondition t_239;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_240 = CC.state == 55;

		guardCondition t_240;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_241 = CC.state == 52,
			t_242 = CC.cmd / 16,
			t_243 = t_242 == 11,
			t_244 = CC.cmd % 16,
			t_245 = t_244 == 2,
			t_246 = t_243 and t_245,
			t_247 = t_241 and t_246;

		guardCondition t_247;
		effect
			CC.state = 33;

	process CC 
		guardBlock
			t_248 = CC.state == 33,
			t_249 = CC.writeLock == 1,
			t_250 = t_248 and t_249;

		guardCondition t_250;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_251 = CC.state == 33,
			t_252 = CC.writeLock == 0,
			t_253 = t_251 and t_252;

		guardCondition t_253;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_254 = CC.state == 54;

		guardCondition t_254;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_255 = CC.state == 55;

		guardCondition t_255;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_256 = CC.state == 53;

		guardCondition t_256;
		effect
			CC.state = 56,
			CC.ID = 0;

	process CC 
		guardBlock
			t_257 = CC.state == 56,
			t_258 = CC.ID < 3,
			t_259 = t_257 and t_258;

		guardCondition t_259;
		effect
			CC.state = 57;

	process CC 
		guardBlock
			t_260 = CC.state == 12;

		guardCondition t_260;
		effect
			CC.state = 56,
			t_261 = CC.ID + 1,
			CC.ID = t_261;

	process CC 
		guardBlock
			t_262 = CC.state == 23;

		guardCondition t_262;
		effect
			CC.state = 56,
			t_263 = CC.ID + 1,
			CC.ID = t_263;

	process CC 
		guardBlock
			t_264 = CC.state == 34;

		guardCondition t_264;
		effect
			CC.state = 56,
			t_265 = CC.ID + 1,
			CC.ID = t_265;

	process CC 
		guardBlock
			t_266 = CC.state == 57,
			t_267 = CC.cmd % 16,
			t_268 = CC.ID == t_267,
			t_269 = CC.registered[CC.ID],
			t_270 = t_269 == 0,
			t_271 = t_268 or t_270,
			t_272 = t_266 and t_271;

		guardCondition t_272;
		effect
			CC.state = 56,
			t_273 = CC.ID + 1,
			CC.ID = t_273;

	process CC 
		guardBlock
			t_274 = CC.state == 56,
			t_275 = CC.ID >= 3,
			t_276 = t_274 and t_275;

		guardCondition t_276;
		effect
			CC.state = 0;

	process User_0_CC 
		guardBlock
			t_277 = User_0.state == 0,
			t_278 = User_0.waitingForCheckedOut == 0,
			t_279 = t_277 and t_278,
			t_280 = CC.state == 0,
			t_281 = t_279 and t_280;

		guardCondition t_281;
		effect
			User_0.state = 1,
			CC.cmd = 0,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_282 = User_0.state == 0,
			t_283 = User_0.registered[0],
			t_284 = t_283 == 0,
			t_285 = User_0.edit[0],
			t_286 = t_285 == 0,
			t_287 = t_284 and t_286,
			t_288 = t_282 and t_287,
			t_289 = CC.state == 0,
			t_290 = t_288 and t_289;

		guardCondition t_290;
		effect
			User_0.state = 3,
			User_0.registered[0] = 1,
			CC.cmd = 144,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_291 = User_0.state == 0,
			t_292 = User_0.registered[0],
			t_293 = t_292 == 1,
			t_294 = User_0.edit[0],
			t_295 = t_294 == 0,
			t_296 = t_293 and t_295,
			t_297 = t_291 and t_296,
			t_298 = CC.state == 0,
			t_299 = t_297 and t_298;

		guardCondition t_299;
		effect
			User_0.state = 4,
			User_0.registered[0] = 0,
			CC.cmd = 160,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_300 = User_0.state == 0,
			t_301 = User_0.edit[0],
			t_302 = t_301 == 0,
			t_303 = User_0.waitingForCheckedOut == 0,
			t_304 = t_302 and t_303,
			t_305 = t_300 and t_304,
			t_306 = CC.state == 0,
			t_307 = t_305 and t_306;

		guardCondition t_307;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 1,
			CC.cmd = 32,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_308 = User_0.state == 5,
			t_309 = CC.state == 0,
			t_310 = t_308 and t_309;

		guardCondition t_310;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 80,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_311 = User_0.state == 5,
			t_312 = CC.state == 0,
			t_313 = t_311 and t_312;

		guardCondition t_313;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 112,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_314 = User_0.state == 5,
			t_315 = CC.state == 0,
			t_316 = t_314 and t_315;

		guardCondition t_316;
		effect
			User_0.state = 0,
			CC.cmd = 128,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_317 = User_1.state == 0,
			t_318 = User_1.waitingForCheckedOut == 0,
			t_319 = t_317 and t_318,
			t_320 = CC.state == 0,
			t_321 = t_319 and t_320;

		guardCondition t_321;
		effect
			User_1.state = 1,
			CC.cmd = 1,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_322 = User_1.state == 0,
			t_323 = User_1.registered[0],
			t_324 = t_323 == 0,
			t_325 = User_1.edit[0],
			t_326 = t_325 == 0,
			t_327 = t_324 and t_326,
			t_328 = t_322 and t_327,
			t_329 = CC.state == 0,
			t_330 = t_328 and t_329;

		guardCondition t_330;
		effect
			User_1.state = 3,
			User_1.registered[0] = 1,
			CC.cmd = 145,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_331 = User_1.state == 0,
			t_332 = User_1.registered[0],
			t_333 = t_332 == 1,
			t_334 = User_1.edit[0],
			t_335 = t_334 == 0,
			t_336 = t_333 and t_335,
			t_337 = t_331 and t_336,
			t_338 = CC.state == 0,
			t_339 = t_337 and t_338;

		guardCondition t_339;
		effect
			User_1.state = 4,
			User_1.registered[0] = 0,
			CC.cmd = 161,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_340 = User_1.state == 0,
			t_341 = User_1.edit[0],
			t_342 = t_341 == 0,
			t_343 = User_1.waitingForCheckedOut == 0,
			t_344 = t_342 and t_343,
			t_345 = t_340 and t_344,
			t_346 = CC.state == 0,
			t_347 = t_345 and t_346;

		guardCondition t_347;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 1,
			CC.cmd = 33,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_348 = User_1.state == 5,
			t_349 = CC.state == 0,
			t_350 = t_348 and t_349;

		guardCondition t_350;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 81,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_351 = User_1.state == 5,
			t_352 = CC.state == 0,
			t_353 = t_351 and t_352;

		guardCondition t_353;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 113,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_354 = User_1.state == 5,
			t_355 = CC.state == 0,
			t_356 = t_354 and t_355;

		guardCondition t_356;
		effect
			User_1.state = 0,
			CC.cmd = 129,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_357 = User_2.state == 0,
			t_358 = User_2.waitingForCheckedOut == 0,
			t_359 = t_357 and t_358,
			t_360 = CC.state == 0,
			t_361 = t_359 and t_360;

		guardCondition t_361;
		effect
			User_2.state = 1,
			CC.cmd = 2,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_362 = User_2.state == 0,
			t_363 = User_2.registered[0],
			t_364 = t_363 == 0,
			t_365 = User_2.edit[0],
			t_366 = t_365 == 0,
			t_367 = t_364 and t_366,
			t_368 = t_362 and t_367,
			t_369 = CC.state == 0,
			t_370 = t_368 and t_369;

		guardCondition t_370;
		effect
			User_2.state = 3,
			User_2.registered[0] = 1,
			CC.cmd = 146,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_371 = User_2.state == 0,
			t_372 = User_2.registered[0],
			t_373 = t_372 == 1,
			t_374 = User_2.edit[0],
			t_375 = t_374 == 0,
			t_376 = t_373 and t_375,
			t_377 = t_371 and t_376,
			t_378 = CC.state == 0,
			t_379 = t_377 and t_378;

		guardCondition t_379;
		effect
			User_2.state = 4,
			User_2.registered[0] = 0,
			CC.cmd = 162,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_380 = User_2.state == 0,
			t_381 = User_2.edit[0],
			t_382 = t_381 == 0,
			t_383 = User_2.waitingForCheckedOut == 0,
			t_384 = t_382 and t_383,
			t_385 = t_380 and t_384,
			t_386 = CC.state == 0,
			t_387 = t_385 and t_386;

		guardCondition t_387;
		effect
			User_2.state = 0,
			User_2.waitingForCheckedOut = 1,
			CC.cmd = 34,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_388 = User_2.state == 5,
			t_389 = CC.state == 0,
			t_390 = t_388 and t_389;

		guardCondition t_390;
		effect
			User_2.state = 0,
			User_2.edit[0] = 0,
			CC.cmd = 82,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_391 = User_2.state == 5,
			t_392 = CC.state == 0,
			t_393 = t_391 and t_392;

		guardCondition t_393;
		effect
			User_2.state = 0,
			User_2.edit[0] = 0,
			CC.cmd = 114,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_394 = User_2.state == 5,
			t_395 = CC.state == 0,
			t_396 = t_394 and t_395;

		guardCondition t_396;
		effect
			User_2.state = 0,
			CC.cmd = 130,
			CC.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_397 = CC.state == 37,
			t_398 = CC.cmd / 16,
			t_399 = t_398 == 1,
			t_400 = CC.cmd % 16,
			t_401 = t_400 == 0,
			t_402 = t_399 and t_401,
			t_403 = t_397 and t_402,
			t_404 = channel_ccToUser_0.state == 0,
			t_405 = t_403 and t_404;

		guardCondition t_405;
		effect
			CC.state = 0,
			channel_ccToUser_0.v = 1,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_406 = CC.state == 41,
			t_407 = CC.cmd / 16,
			t_408 = t_407 == 3,
			t_409 = CC.cmd % 16,
			t_410 = t_409 == 0,
			t_411 = t_408 and t_410,
			t_412 = t_406 and t_411,
			t_413 = channel_ccToUser_0.state == 0,
			t_414 = t_412 and t_413;

		guardCondition t_414;
		effect
			CC.state = 45,
			channel_ccToUser_0.v = 3,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_415 = CC.state == 38,
			t_416 = CC.writeLock == 1,
			t_417 = CC.cmd % 16,
			t_418 = t_417 == 0,
			t_419 = t_416 and t_418,
			t_420 = t_415 and t_419,
			t_421 = channel_ccToUser_0.state == 0,
			t_422 = t_420 and t_421;

		guardCondition t_422;
		effect
			CC.state = 44,
			channel_ccToUser_0.v = 4,
			channel_ccToUser_0.state = 1;

	process Vault_CC 
		guardBlock
			t_423 = Vault.state == 1,
			t_424 = Vault.cmd / 16,
			t_425 = t_424 == 0,
			t_426 = t_423 and t_425,
			t_427 = CC.state == 36,
			t_428 = t_426 and t_427;

		guardCondition t_428;
		effect
			Vault.state = 0,
			t_429 = Vault.cmd % 16,
			t_430 = 16 + t_429,
			CC.cmd = t_430,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_431 = Vault.state == 1,
			t_432 = Vault.cmd / 16,
			t_433 = t_432 == 0,
			t_434 = t_431 and t_433,
			t_435 = CC.state == 40,
			t_436 = t_434 and t_435;

		guardCondition t_436;
		effect
			Vault.state = 0,
			t_437 = Vault.cmd % 16,
			t_438 = 16 + t_437,
			CC.cmd = t_438,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_439 = Vault.state == 1,
			t_440 = Vault.cmd / 16,
			t_441 = t_440 == 0,
			t_442 = t_439 and t_441,
			t_443 = CC.state == 51,
			t_444 = t_442 and t_443;

		guardCondition t_444;
		effect
			Vault.state = 0,
			t_445 = Vault.cmd % 16,
			t_446 = 16 + t_445,
			CC.cmd = t_446,
			CC.state = 52;

	process Vault_CC 
		guardBlock
			t_447 = Vault.state == 1,
			t_448 = Vault.cmd / 16,
			t_449 = t_448 == 2,
			t_450 = t_447 and t_449,
			t_451 = CC.state == 36,
			t_452 = t_450 and t_451;

		guardCondition t_452;
		effect
			Vault.state = 0,
			t_453 = Vault.cmd % 16,
			t_454 = 48 + t_453,
			CC.cmd = t_454,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_455 = Vault.state == 1,
			t_456 = Vault.cmd / 16,
			t_457 = t_456 == 2,
			t_458 = t_455 and t_457,
			t_459 = CC.state == 40,
			t_460 = t_458 and t_459;

		guardCondition t_460;
		effect
			Vault.state = 0,
			t_461 = Vault.cmd % 16,
			t_462 = 48 + t_461,
			CC.cmd = t_462,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_463 = Vault.state == 1,
			t_464 = Vault.cmd / 16,
			t_465 = t_464 == 2,
			t_466 = t_463 and t_465,
			t_467 = CC.state == 51,
			t_468 = t_466 and t_467;

		guardCondition t_468;
		effect
			Vault.state = 0,
			t_469 = Vault.cmd % 16,
			t_470 = 48 + t_469,
			CC.cmd = t_470,
			CC.state = 52;

	process Vault_CC 
		guardBlock
			t_471 = Vault.state == 1,
			t_472 = Vault.cmd / 16,
			t_473 = t_472 == 7,
			t_474 = t_471 and t_473,
			t_475 = CC.state == 36,
			t_476 = t_474 and t_475;

		guardCondition t_476;
		effect
			Vault.state = 0,
			t_477 = Vault.cmd % 16,
			t_478 = 112 + t_477,
			CC.cmd = t_478,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_479 = Vault.state == 1,
			t_480 = Vault.cmd / 16,
			t_481 = t_480 == 7,
			t_482 = t_479 and t_481,
			t_483 = CC.state == 40,
			t_484 = t_482 and t_483;

		guardCondition t_484;
		effect
			Vault.state = 0,
			t_485 = Vault.cmd % 16,
			t_486 = 112 + t_485,
			CC.cmd = t_486,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_487 = Vault.state == 1,
			t_488 = Vault.cmd / 16,
			t_489 = t_488 == 7,
			t_490 = t_487 and t_489,
			t_491 = CC.state == 51,
			t_492 = t_490 and t_491;

		guardCondition t_492;
		effect
			Vault.state = 0,
			t_493 = Vault.cmd % 16,
			t_494 = 112 + t_493,
			CC.cmd = t_494,
			CC.state = 52;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_495 = channel_ccToUser_1.state == 1,
			t_496 = User_1.state == 1,
			t_497 = t_495 and t_496;

		guardCondition t_497;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 2;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_498 = channel_ccToUser_1.state == 1,
			t_499 = User_1.state == 0,
			t_500 = t_498 and t_499;

		guardCondition t_500;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_501 = UserAdmin_0.state == 1,
			t_502 = UserAdmin_0.cmd == 12,
			t_503 = t_501 and t_502,
			t_504 = CC.state == 7,
			t_505 = t_503 and t_504;

		guardCondition t_505;
		effect
			UserAdmin_0.state = 2,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_506 = UserAdmin_0.state == 1,
			t_507 = UserAdmin_0.cmd == 12,
			t_508 = t_506 and t_507,
			t_509 = CC.state == 18,
			t_510 = t_508 and t_509;

		guardCondition t_510;
		effect
			UserAdmin_0.state = 2,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_511 = UserAdmin_0.state == 1,
			t_512 = UserAdmin_0.cmd == 12,
			t_513 = t_511 and t_512,
			t_514 = CC.state == 29,
			t_515 = t_513 and t_514;

		guardCondition t_515;
		effect
			UserAdmin_0.state = 2,
			CC.state = 28;

	process UserAdmin_0_CC 
		guardBlock
			t_516 = UserAdmin_0.state == 1,
			t_517 = UserAdmin_0.cmd == 12,
			t_518 = t_516 and t_517,
			t_519 = CC.state == 8,
			t_520 = t_518 and t_519;

		guardCondition t_520;
		effect
			UserAdmin_0.state = 2,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_521 = UserAdmin_0.state == 1,
			t_522 = UserAdmin_0.cmd == 12,
			t_523 = t_521 and t_522,
			t_524 = CC.state == 19,
			t_525 = t_523 and t_524;

		guardCondition t_525;
		effect
			UserAdmin_0.state = 2,
			CC.state = 23;

	process UserAdmin_0_CC 
		guardBlock
			t_526 = UserAdmin_0.state == 1,
			t_527 = UserAdmin_0.cmd == 12,
			t_528 = t_526 and t_527,
			t_529 = CC.state == 30,
			t_530 = t_528 and t_529;

		guardCondition t_530;
		effect
			UserAdmin_0.state = 2,
			CC.state = 34;

	process UserAdmin_0_CC 
		guardBlock
			t_531 = UserAdmin_0.state == 1,
			t_532 = UserAdmin_0.cmd == 11,
			t_533 = t_531 and t_532,
			t_534 = CC.state == 7,
			t_535 = t_533 and t_534;

		guardCondition t_535;
		effect
			UserAdmin_0.state = 3,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_536 = UserAdmin_0.state == 1,
			t_537 = UserAdmin_0.cmd == 11,
			t_538 = t_536 and t_537,
			t_539 = CC.state == 18,
			t_540 = t_538 and t_539;

		guardCondition t_540;
		effect
			UserAdmin_0.state = 3,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_541 = UserAdmin_0.state == 1,
			t_542 = UserAdmin_0.cmd == 11,
			t_543 = t_541 and t_542,
			t_544 = CC.state == 29,
			t_545 = t_543 and t_544;

		guardCondition t_545;
		effect
			UserAdmin_0.state = 3,
			CC.state = 28;

	process UserAdmin_0_CC 
		guardBlock
			t_546 = UserAdmin_0.state == 1,
			t_547 = UserAdmin_0.cmd == 11,
			t_548 = t_546 and t_547,
			t_549 = CC.state == 8,
			t_550 = t_548 and t_549;

		guardCondition t_550;
		effect
			UserAdmin_0.state = 3,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_551 = UserAdmin_0.state == 1,
			t_552 = UserAdmin_0.cmd == 11,
			t_553 = t_551 and t_552,
			t_554 = CC.state == 19,
			t_555 = t_553 and t_554;

		guardCondition t_555;
		effect
			UserAdmin_0.state = 3,
			CC.state = 23;

	process UserAdmin_0_CC 
		guardBlock
			t_556 = UserAdmin_0.state == 1,
			t_557 = UserAdmin_0.cmd == 11,
			t_558 = t_556 and t_557,
			t_559 = CC.state == 30,
			t_560 = t_558 and t_559;

		guardCondition t_560;
		effect
			UserAdmin_0.state = 3,
			CC.state = 34;

	process UserAdmin_1_CC 
		guardBlock
			t_561 = UserAdmin_1.state == 1,
			t_562 = UserAdmin_1.cmd == 12,
			t_563 = t_561 and t_562,
			t_564 = CC.state == 7,
			t_565 = t_563 and t_564;

		guardCondition t_565;
		effect
			UserAdmin_1.state = 2,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_566 = UserAdmin_1.state == 1,
			t_567 = UserAdmin_1.cmd == 12,
			t_568 = t_566 and t_567,
			t_569 = CC.state == 18,
			t_570 = t_568 and t_569;

		guardCondition t_570;
		effect
			UserAdmin_1.state = 2,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_571 = UserAdmin_1.state == 1,
			t_572 = UserAdmin_1.cmd == 12,
			t_573 = t_571 and t_572,
			t_574 = CC.state == 29,
			t_575 = t_573 and t_574;

		guardCondition t_575;
		effect
			UserAdmin_1.state = 2,
			CC.state = 28;

	process UserAdmin_1_CC 
		guardBlock
			t_576 = UserAdmin_1.state == 1,
			t_577 = UserAdmin_1.cmd == 12,
			t_578 = t_576 and t_577,
			t_579 = CC.state == 8,
			t_580 = t_578 and t_579;

		guardCondition t_580;
		effect
			UserAdmin_1.state = 2,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_581 = UserAdmin_1.state == 1,
			t_582 = UserAdmin_1.cmd == 12,
			t_583 = t_581 and t_582,
			t_584 = CC.state == 19,
			t_585 = t_583 and t_584;

		guardCondition t_585;
		effect
			UserAdmin_1.state = 2,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_586 = UserAdmin_1.state == 1,
			t_587 = UserAdmin_1.cmd == 12,
			t_588 = t_586 and t_587,
			t_589 = CC.state == 30,
			t_590 = t_588 and t_589;

		guardCondition t_590;
		effect
			UserAdmin_1.state = 2,
			CC.state = 34;

	process UserAdmin_1_CC 
		guardBlock
			t_591 = UserAdmin_1.state == 1,
			t_592 = UserAdmin_1.cmd == 11,
			t_593 = t_591 and t_592,
			t_594 = CC.state == 7,
			t_595 = t_593 and t_594;

		guardCondition t_595;
		effect
			UserAdmin_1.state = 3,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_596 = UserAdmin_1.state == 1,
			t_597 = UserAdmin_1.cmd == 11,
			t_598 = t_596 and t_597,
			t_599 = CC.state == 18,
			t_600 = t_598 and t_599;

		guardCondition t_600;
		effect
			UserAdmin_1.state = 3,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_601 = UserAdmin_1.state == 1,
			t_602 = UserAdmin_1.cmd == 11,
			t_603 = t_601 and t_602,
			t_604 = CC.state == 29,
			t_605 = t_603 and t_604;

		guardCondition t_605;
		effect
			UserAdmin_1.state = 3,
			CC.state = 28;

	process UserAdmin_1_CC 
		guardBlock
			t_606 = UserAdmin_1.state == 1,
			t_607 = UserAdmin_1.cmd == 11,
			t_608 = t_606 and t_607,
			t_609 = CC.state == 8,
			t_610 = t_608 and t_609;

		guardCondition t_610;
		effect
			UserAdmin_1.state = 3,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_611 = UserAdmin_1.state == 1,
			t_612 = UserAdmin_1.cmd == 11,
			t_613 = t_611 and t_612,
			t_614 = CC.state == 19,
			t_615 = t_613 and t_614;

		guardCondition t_615;
		effect
			UserAdmin_1.state = 3,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_616 = UserAdmin_1.state == 1,
			t_617 = UserAdmin_1.cmd == 11,
			t_618 = t_616 and t_617,
			t_619 = CC.state == 30,
			t_620 = t_618 and t_619;

		guardCondition t_620;
		effect
			UserAdmin_1.state = 3,
			CC.state = 34;

	process UserAdmin_2_CC 
		guardBlock
			t_621 = UserAdmin_2.state == 1,
			t_622 = UserAdmin_2.cmd == 12,
			t_623 = t_621 and t_622,
			t_624 = CC.state == 7,
			t_625 = t_623 and t_624;

		guardCondition t_625;
		effect
			UserAdmin_2.state = 2,
			CC.state = 6;

	process UserAdmin_2_CC 
		guardBlock
			t_626 = UserAdmin_2.state == 1,
			t_627 = UserAdmin_2.cmd == 12,
			t_628 = t_626 and t_627,
			t_629 = CC.state == 18,
			t_630 = t_628 and t_629;

		guardCondition t_630;
		effect
			UserAdmin_2.state = 2,
			CC.state = 17;

	process UserAdmin_2_CC 
		guardBlock
			t_631 = UserAdmin_2.state == 1,
			t_632 = UserAdmin_2.cmd == 12,
			t_633 = t_631 and t_632,
			t_634 = CC.state == 29,
			t_635 = t_633 and t_634;

		guardCondition t_635;
		effect
			UserAdmin_2.state = 2,
			CC.state = 28;

	process UserAdmin_2_CC 
		guardBlock
			t_636 = UserAdmin_2.state == 1,
			t_637 = UserAdmin_2.cmd == 12,
			t_638 = t_636 and t_637,
			t_639 = CC.state == 8,
			t_640 = t_638 and t_639;

		guardCondition t_640;
		effect
			UserAdmin_2.state = 2,
			CC.state = 12;

	process UserAdmin_2_CC 
		guardBlock
			t_641 = UserAdmin_2.state == 1,
			t_642 = UserAdmin_2.cmd == 12,
			t_643 = t_641 and t_642,
			t_644 = CC.state == 19,
			t_645 = t_643 and t_644;

		guardCondition t_645;
		effect
			UserAdmin_2.state = 2,
			CC.state = 23;

	process UserAdmin_2_CC 
		guardBlock
			t_646 = UserAdmin_2.state == 1,
			t_647 = UserAdmin_2.cmd == 12,
			t_648 = t_646 and t_647,
			t_649 = CC.state == 30,
			t_650 = t_648 and t_649;

		guardCondition t_650;
		effect
			UserAdmin_2.state = 2,
			CC.state = 34;

	process UserAdmin_2_CC 
		guardBlock
			t_651 = UserAdmin_2.state == 1,
			t_652 = UserAdmin_2.cmd == 11,
			t_653 = t_651 and t_652,
			t_654 = CC.state == 7,
			t_655 = t_653 and t_654;

		guardCondition t_655;
		effect
			UserAdmin_2.state = 3,
			CC.state = 6;

	process UserAdmin_2_CC 
		guardBlock
			t_656 = UserAdmin_2.state == 1,
			t_657 = UserAdmin_2.cmd == 11,
			t_658 = t_656 and t_657,
			t_659 = CC.state == 18,
			t_660 = t_658 and t_659;

		guardCondition t_660;
		effect
			UserAdmin_2.state = 3,
			CC.state = 17;

	process UserAdmin_2_CC 
		guardBlock
			t_661 = UserAdmin_2.state == 1,
			t_662 = UserAdmin_2.cmd == 11,
			t_663 = t_661 and t_662,
			t_664 = CC.state == 29,
			t_665 = t_663 and t_664;

		guardCondition t_665;
		effect
			UserAdmin_2.state = 3,
			CC.state = 28;

	process UserAdmin_2_CC 
		guardBlock
			t_666 = UserAdmin_2.state == 1,
			t_667 = UserAdmin_2.cmd == 11,
			t_668 = t_666 and t_667,
			t_669 = CC.state == 8,
			t_670 = t_668 and t_669;

		guardCondition t_670;
		effect
			UserAdmin_2.state = 3,
			CC.state = 12;

	process UserAdmin_2_CC 
		guardBlock
			t_671 = UserAdmin_2.state == 1,
			t_672 = UserAdmin_2.cmd == 11,
			t_673 = t_671 and t_672,
			t_674 = CC.state == 19,
			t_675 = t_673 and t_674;

		guardCondition t_675;
		effect
			UserAdmin_2.state = 3,
			CC.state = 23;

	process UserAdmin_2_CC 
		guardBlock
			t_676 = UserAdmin_2.state == 1,
			t_677 = UserAdmin_2.cmd == 11,
			t_678 = t_676 and t_677,
			t_679 = CC.state == 30,
			t_680 = t_678 and t_679;

		guardCondition t_680;
		effect
			UserAdmin_2.state = 3,
			CC.state = 34;

	process CC_Vault 
		guardBlock
			t_681 = CC.state == 35,
			t_682 = Vault.state == 0,
			t_683 = t_681 and t_682;

		guardCondition t_683;
		effect
			CC.state = 36,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_684 = CC.state == 39,
			t_685 = Vault.state == 0,
			t_686 = t_684 and t_685;

		guardCondition t_686;
		effect
			CC.state = 40,
			CC.writeLock = 1,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_687 = CC.state == 47,
			t_688 = Vault.state == 0,
			t_689 = t_687 and t_688;

		guardCondition t_689;
		effect
			CC.state = 48,
			CC.writeLock = 0,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_690 = CC.state == 50,
			t_691 = Vault.state == 0,
			t_692 = t_690 and t_691;

		guardCondition t_692;
		effect
			CC.state = 51,
			t_693 = CC.cmd % 16,
			t_694 = 112 + t_693,
			Vault.cmd = t_694,
			Vault.state = 1;

	process CC_UserAdmin_1 
		guardBlock
			t_695 = CC.state == 43,
			t_696 = CC.ID == 1,
			t_697 = CC.cmd % 16,
			t_698 = CC.ID != t_697,
			t_699 = t_696 and t_698,
			t_700 = CC.registered[CC.ID],
			t_701 = t_700 == 1,
			t_702 = t_699 and t_701,
			t_703 = t_695 and t_702,
			t_704 = UserAdmin_1.state == 0,
			t_705 = t_703 and t_704;

		guardCondition t_705;
		effect
			CC.state = 18,
			UserAdmin_1.cmd = 12,
			UserAdmin_1.state = 1;

	process CC_UserAdmin_1 
		guardBlock
			t_706 = CC.state == 57,
			t_707 = CC.ID == 1,
			t_708 = CC.cmd % 16,
			t_709 = CC.ID != t_708,
			t_710 = t_707 and t_709,
			t_711 = CC.registered[CC.ID],
			t_712 = t_711 == 1,
			t_713 = t_710 and t_712,
			t_714 = t_706 and t_713,
			t_715 = UserAdmin_1.state == 0,
			t_716 = t_714 and t_715;

		guardCondition t_716;
		effect
			CC.state = 19,
			UserAdmin_1.cmd = 11,
			UserAdmin_1.state = 1;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_717 = channel_ccToUser_0.state == 1,
			t_718 = User_0.state == 1,
			t_719 = t_717 and t_718;

		guardCondition t_719;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 2;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_720 = channel_ccToUser_0.state == 1,
			t_721 = User_0.state == 0,
			t_722 = t_720 and t_721;

		guardCondition t_722;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 6;

	process CC_UserAdmin_2 
		guardBlock
			t_723 = CC.state == 43,
			t_724 = CC.ID == 2,
			t_725 = CC.cmd % 16,
			t_726 = CC.ID != t_725,
			t_727 = t_724 and t_726,
			t_728 = CC.registered[CC.ID],
			t_729 = t_728 == 1,
			t_730 = t_727 and t_729,
			t_731 = t_723 and t_730,
			t_732 = UserAdmin_2.state == 0,
			t_733 = t_731 and t_732;

		guardCondition t_733;
		effect
			CC.state = 29,
			UserAdmin_2.cmd = 12,
			UserAdmin_2.state = 1;

	process CC_UserAdmin_2 
		guardBlock
			t_734 = CC.state == 57,
			t_735 = CC.ID == 2,
			t_736 = CC.cmd % 16,
			t_737 = CC.ID != t_736,
			t_738 = t_735 and t_737,
			t_739 = CC.registered[CC.ID],
			t_740 = t_739 == 1,
			t_741 = t_738 and t_740,
			t_742 = t_734 and t_741,
			t_743 = UserAdmin_2.state == 0,
			t_744 = t_742 and t_743;

		guardCondition t_744;
		effect
			CC.state = 30,
			UserAdmin_2.cmd = 11,
			UserAdmin_2.state = 1;

	process CC_UserAdmin_0 
		guardBlock
			t_745 = CC.state == 43,
			t_746 = CC.ID == 0,
			t_747 = CC.cmd % 16,
			t_748 = CC.ID != t_747,
			t_749 = t_746 and t_748,
			t_750 = CC.registered[CC.ID],
			t_751 = t_750 == 1,
			t_752 = t_749 and t_751,
			t_753 = t_745 and t_752,
			t_754 = UserAdmin_0.state == 0,
			t_755 = t_753 and t_754;

		guardCondition t_755;
		effect
			CC.state = 7,
			UserAdmin_0.cmd = 12,
			UserAdmin_0.state = 1;

	process CC_UserAdmin_0 
		guardBlock
			t_756 = CC.state == 57,
			t_757 = CC.ID == 0,
			t_758 = CC.cmd % 16,
			t_759 = CC.ID != t_758,
			t_760 = t_757 and t_759,
			t_761 = CC.registered[CC.ID],
			t_762 = t_761 == 1,
			t_763 = t_760 and t_762,
			t_764 = t_756 and t_763,
			t_765 = UserAdmin_0.state == 0,
			t_766 = t_764 and t_765;

		guardCondition t_766;
		effect
			CC.state = 8,
			UserAdmin_0.cmd = 11,
			UserAdmin_0.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_767 = CC.state == 37,
			t_768 = CC.cmd / 16,
			t_769 = t_768 == 1,
			t_770 = CC.cmd % 16,
			t_771 = t_770 == 1,
			t_772 = t_769 and t_771,
			t_773 = t_767 and t_772,
			t_774 = channel_ccToUser_1.state == 0,
			t_775 = t_773 and t_774;

		guardCondition t_775;
		effect
			CC.state = 0,
			channel_ccToUser_1.v = 1,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_776 = CC.state == 41,
			t_777 = CC.cmd / 16,
			t_778 = t_777 == 3,
			t_779 = CC.cmd % 16,
			t_780 = t_779 == 1,
			t_781 = t_778 and t_780,
			t_782 = t_776 and t_781,
			t_783 = channel_ccToUser_1.state == 0,
			t_784 = t_782 and t_783;

		guardCondition t_784;
		effect
			CC.state = 45,
			channel_ccToUser_1.v = 3,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_785 = CC.state == 38,
			t_786 = CC.writeLock == 1,
			t_787 = CC.cmd % 16,
			t_788 = t_787 == 1,
			t_789 = t_786 and t_788,
			t_790 = t_785 and t_789,
			t_791 = channel_ccToUser_1.state == 0,
			t_792 = t_790 and t_791;

		guardCondition t_792;
		effect
			CC.state = 44,
			channel_ccToUser_1.v = 4,
			channel_ccToUser_1.state = 1;

	process channel_ccToUser_2_User_2 
		guardBlock
			t_793 = channel_ccToUser_2.state == 1,
			t_794 = User_2.state == 1,
			t_795 = t_793 and t_794;

		guardCondition t_795;
		effect
			channel_ccToUser_2.state = 0,
			User_2.cmd = channel_ccToUser_2.v,
			User_2.state = 2;

	process channel_ccToUser_2_User_2 
		guardBlock
			t_796 = channel_ccToUser_2.state == 1,
			t_797 = User_2.state == 0,
			t_798 = t_796 and t_797;

		guardCondition t_798;
		effect
			channel_ccToUser_2.state = 0,
			User_2.cmd = channel_ccToUser_2.v,
			User_2.state = 6;

	process CC_channel_ccToUser_2 
		guardBlock
			t_799 = CC.state == 37,
			t_800 = CC.cmd / 16,
			t_801 = t_800 == 1,
			t_802 = CC.cmd % 16,
			t_803 = t_802 == 2,
			t_804 = t_801 and t_803,
			t_805 = t_799 and t_804,
			t_806 = channel_ccToUser_2.state == 0,
			t_807 = t_805 and t_806;

		guardCondition t_807;
		effect
			CC.state = 0,
			channel_ccToUser_2.v = 1,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_2 
		guardBlock
			t_808 = CC.state == 41,
			t_809 = CC.cmd / 16,
			t_810 = t_809 == 3,
			t_811 = CC.cmd % 16,
			t_812 = t_811 == 2,
			t_813 = t_810 and t_812,
			t_814 = t_808 and t_813,
			t_815 = channel_ccToUser_2.state == 0,
			t_816 = t_814 and t_815;

		guardCondition t_816;
		effect
			CC.state = 45,
			channel_ccToUser_2.v = 3,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_2 
		guardBlock
			t_817 = CC.state == 38,
			t_818 = CC.writeLock == 1,
			t_819 = CC.cmd % 16,
			t_820 = t_819 == 2,
			t_821 = t_818 and t_820,
			t_822 = t_817 and t_821,
			t_823 = channel_ccToUser_2.state == 0,
			t_824 = t_822 and t_823;

		guardCondition t_824;
		effect
			CC.state = 44,
			channel_ccToUser_2.v = 4,
			channel_ccToUser_2.state = 1;


system async;
