// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter6_fsm_state7 = 2'd2;
parameter    ap_ST_iter7_fsm_state8 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;
parameter    ap_ST_iter6_fsm_state0 = 2'd1;
parameter    ap_ST_iter7_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [127:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [127:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
reg   [1:0] ap_CS_iter6_fsm;
wire    ap_CS_iter6_fsm_state0;
reg   [1:0] ap_CS_iter7_fsm;
wire    ap_CS_iter7_fsm_state0;
wire   [0:0] icmp_ln249_fu_390_p2;
wire   [0:0] icmp_ln253_fu_402_p2;
reg    ap_predicate_op30_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_CS_iter5_fsm_state6;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_CS_iter6_fsm_state7;
reg   [0:0] icmp_ln249_reg_3207;
reg   [0:0] icmp_ln249_reg_3207_pp0_iter6_reg;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_state8_io;
wire    ap_CS_iter7_fsm_state8;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [5:0] p_ZL7threshs_0_q0;
wire   [5:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [6:0] p_ZL7threshs_1_q0;
wire   [5:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [6:0] p_ZL7threshs_2_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_3_reg_3202;
wire   [0:0] icmp_ln249_reg_3207_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_3207_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_3207_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_3207_pp0_iter3_reg;
reg   [0:0] icmp_ln249_reg_3207_pp0_iter4_reg;
reg   [0:0] icmp_ln249_reg_3207_pp0_iter5_reg;
wire   [1:0] local_temp_V_fu_413_p1;
reg   [1:0] local_temp_V_reg_3214;
reg   [1:0] local_temp_V_reg_3214_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_reg_3214_pp0_iter2_reg;
reg   [1:0] local_temp_V_64_reg_3219;
reg   [1:0] local_temp_V_64_reg_3219_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_64_reg_3219_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_65_reg_3224;
reg   [1:0] local_temp_V_66_reg_3229;
reg   [1:0] local_temp_V_66_reg_3229_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_66_reg_3229_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_67_reg_3234;
reg   [1:0] local_temp_V_68_reg_3239;
reg   [1:0] local_temp_V_68_reg_3239_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_68_reg_3239_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_69_reg_3244;
reg   [1:0] local_temp_V_70_reg_3249;
reg   [1:0] local_temp_V_70_reg_3249_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_70_reg_3249_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_71_reg_3254;
reg   [1:0] local_temp_V_72_reg_3259;
reg   [1:0] local_temp_V_72_reg_3259_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_72_reg_3259_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_73_reg_3264;
reg   [1:0] local_temp_V_74_reg_3269;
reg   [1:0] local_temp_V_74_reg_3269_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_74_reg_3269_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_75_reg_3274;
reg   [1:0] local_temp_V_76_reg_3279;
reg   [1:0] local_temp_V_76_reg_3279_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_76_reg_3279_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_77_reg_3284;
reg   [1:0] local_temp_V_78_reg_3289;
reg   [1:0] local_temp_V_78_reg_3289_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_78_reg_3289_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_79_reg_3294;
reg   [1:0] local_temp_V_80_reg_3299;
reg   [1:0] local_temp_V_80_reg_3299_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_80_reg_3299_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_81_reg_3304;
reg   [1:0] local_temp_V_82_reg_3309;
reg   [1:0] local_temp_V_82_reg_3309_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_82_reg_3309_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_83_reg_3314;
reg   [1:0] local_temp_V_84_reg_3319;
reg   [1:0] local_temp_V_84_reg_3319_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_84_reg_3319_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_85_reg_3324;
reg   [1:0] local_temp_V_86_reg_3329;
reg   [1:0] local_temp_V_86_reg_3329_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_86_reg_3329_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_87_reg_3334;
reg   [1:0] local_temp_V_88_reg_3339;
reg   [1:0] local_temp_V_88_reg_3339_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_88_reg_3339_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_89_reg_3344;
reg   [1:0] local_temp_V_90_reg_3349;
reg   [1:0] local_temp_V_90_reg_3349_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_90_reg_3349_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_91_reg_3354;
reg   [1:0] local_temp_V_92_reg_3359;
reg   [1:0] local_temp_V_92_reg_3359_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_92_reg_3359_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_93_reg_3364;
reg  signed [1:0] local_temp_V_94_reg_3369;
reg   [1:0] local_temp_V_95_reg_3374;
reg   [1:0] local_temp_V_95_reg_3374_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_95_reg_3374_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_96_reg_3379;
reg   [1:0] local_temp_V_97_reg_3384;
reg   [1:0] local_temp_V_97_reg_3384_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_97_reg_3384_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_98_reg_3389;
reg   [1:0] local_temp_V_99_reg_3394;
reg   [1:0] local_temp_V_99_reg_3394_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_99_reg_3394_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_100_reg_3399;
reg   [1:0] local_temp_V_101_reg_3404;
reg   [1:0] local_temp_V_101_reg_3404_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_101_reg_3404_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_102_reg_3409;
reg   [1:0] local_temp_V_103_reg_3414;
reg   [1:0] local_temp_V_103_reg_3414_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_103_reg_3414_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_104_reg_3419;
reg   [1:0] local_temp_V_105_reg_3424;
reg   [1:0] local_temp_V_105_reg_3424_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_105_reg_3424_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_106_reg_3429;
reg   [1:0] local_temp_V_107_reg_3434;
reg   [1:0] local_temp_V_107_reg_3434_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_107_reg_3434_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_108_reg_3439;
reg   [1:0] local_temp_V_109_reg_3444;
reg   [1:0] local_temp_V_109_reg_3444_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_109_reg_3444_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_110_reg_3449;
reg   [1:0] local_temp_V_111_reg_3454;
reg   [1:0] local_temp_V_111_reg_3454_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_111_reg_3454_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_112_reg_3459;
reg   [1:0] local_temp_V_113_reg_3464;
reg   [1:0] local_temp_V_113_reg_3464_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_113_reg_3464_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_114_reg_3469;
reg   [1:0] local_temp_V_115_reg_3474;
reg   [1:0] local_temp_V_115_reg_3474_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_115_reg_3474_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_116_reg_3479;
reg   [1:0] local_temp_V_117_reg_3484;
reg   [1:0] local_temp_V_117_reg_3484_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_117_reg_3484_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_118_reg_3489;
reg   [1:0] local_temp_V_119_reg_3494;
reg   [1:0] local_temp_V_119_reg_3494_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_119_reg_3494_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_120_reg_3499;
reg   [1:0] local_temp_V_121_reg_3504;
reg   [1:0] local_temp_V_121_reg_3504_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_121_reg_3504_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_122_reg_3509;
reg   [1:0] local_temp_V_123_reg_3514;
reg   [1:0] local_temp_V_123_reg_3514_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_123_reg_3514_pp0_iter2_reg;
reg   [1:0] local_temp_V_124_reg_3519;
reg   [1:0] local_temp_V_124_reg_3519_pp0_iter1_reg;
reg  signed [1:0] local_temp_V_124_reg_3519_pp0_iter2_reg;
reg  signed [1:0] local_temp_V_125_reg_3524;
reg  signed [1:0] local_temp_V_126_reg_3529;
wire   [1:0] r_V_fu_1080_p1;
reg   [1:0] r_V_reg_3534;
reg   [1:0] r_V_reg_3534_pp0_iter2_reg;
reg   [1:0] r_V_1_reg_3539;
reg   [1:0] r_V_1_reg_3539_pp0_iter2_reg;
reg   [1:0] r_V_3_reg_3554;
reg   [1:0] r_V_3_reg_3554_pp0_iter2_reg;
reg   [1:0] r_V_5_reg_3569;
reg   [1:0] r_V_5_reg_3569_pp0_iter2_reg;
reg   [1:0] r_V_7_reg_3584;
reg   [1:0] r_V_7_reg_3584_pp0_iter2_reg;
reg   [1:0] r_V_9_reg_3599;
reg   [1:0] r_V_9_reg_3599_pp0_iter2_reg;
reg   [1:0] r_V_11_reg_3614;
reg   [1:0] r_V_11_reg_3614_pp0_iter2_reg;
reg   [1:0] r_V_13_reg_3629;
reg   [1:0] r_V_13_reg_3629_pp0_iter2_reg;
reg   [1:0] r_V_15_reg_3644;
reg   [1:0] r_V_15_reg_3644_pp0_iter2_reg;
reg   [1:0] r_V_17_reg_3659;
reg   [1:0] r_V_17_reg_3659_pp0_iter2_reg;
reg   [1:0] r_V_19_reg_3674;
reg   [1:0] r_V_19_reg_3674_pp0_iter2_reg;
reg   [1:0] r_V_21_reg_3689;
reg   [1:0] r_V_21_reg_3689_pp0_iter2_reg;
reg   [1:0] r_V_23_reg_3704;
reg   [1:0] r_V_23_reg_3704_pp0_iter2_reg;
reg   [1:0] r_V_25_reg_3719;
reg   [1:0] r_V_25_reg_3719_pp0_iter2_reg;
reg   [1:0] r_V_27_reg_3734;
reg   [1:0] r_V_27_reg_3734_pp0_iter2_reg;
reg   [1:0] r_V_29_reg_3749;
reg   [1:0] r_V_29_reg_3749_pp0_iter2_reg;
reg   [1:0] r_V_32_reg_3774;
reg   [1:0] r_V_32_reg_3774_pp0_iter2_reg;
reg   [1:0] r_V_34_reg_3789;
reg   [1:0] r_V_34_reg_3789_pp0_iter2_reg;
reg   [1:0] r_V_36_reg_3804;
reg   [1:0] r_V_36_reg_3804_pp0_iter2_reg;
reg   [1:0] r_V_38_reg_3819;
reg   [1:0] r_V_38_reg_3819_pp0_iter2_reg;
reg   [1:0] r_V_40_reg_3834;
reg   [1:0] r_V_40_reg_3834_pp0_iter2_reg;
reg   [1:0] r_V_42_reg_3849;
reg   [1:0] r_V_42_reg_3849_pp0_iter2_reg;
reg   [1:0] r_V_44_reg_3864;
reg   [1:0] r_V_44_reg_3864_pp0_iter2_reg;
reg   [1:0] r_V_46_reg_3879;
reg   [1:0] r_V_46_reg_3879_pp0_iter2_reg;
reg   [1:0] r_V_48_reg_3894;
reg   [1:0] r_V_48_reg_3894_pp0_iter2_reg;
reg   [1:0] r_V_50_reg_3909;
reg   [1:0] r_V_50_reg_3909_pp0_iter2_reg;
reg   [1:0] r_V_52_reg_3924;
reg   [1:0] r_V_52_reg_3924_pp0_iter2_reg;
reg   [1:0] r_V_54_reg_3939;
reg   [1:0] r_V_54_reg_3939_pp0_iter2_reg;
reg   [1:0] r_V_56_reg_3954;
reg   [1:0] r_V_56_reg_3954_pp0_iter2_reg;
reg   [1:0] r_V_58_reg_3969;
reg   [1:0] r_V_58_reg_3969_pp0_iter2_reg;
reg   [1:0] r_V_60_reg_3984;
reg   [1:0] r_V_60_reg_3984_pp0_iter2_reg;
reg   [1:0] r_V_61_reg_3989;
reg   [1:0] r_V_61_reg_3989_pp0_iter2_reg;
reg   [5:0] p_ZL7threshs_0_load_reg_4029;
reg   [5:0] p_ZL7threshs_0_load_reg_4029_pp0_iter3_reg;
reg   [5:0] p_ZL7threshs_0_load_reg_4029_pp0_iter4_reg;
reg   [5:0] p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg;
reg   [6:0] p_ZL7threshs_1_load_reg_4034;
reg   [6:0] p_ZL7threshs_1_load_reg_4034_pp0_iter3_reg;
reg   [6:0] p_ZL7threshs_1_load_reg_4034_pp0_iter4_reg;
reg   [6:0] p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg;
reg   [6:0] p_ZL7threshs_2_load_reg_4039;
reg   [6:0] p_ZL7threshs_2_load_reg_4039_pp0_iter3_reg;
reg   [6:0] p_ZL7threshs_2_load_reg_4039_pp0_iter4_reg;
reg   [6:0] p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg;
wire   [6:0] add_ln840_6_fu_2488_p2;
reg   [6:0] add_ln840_6_reg_4204;
wire   [6:0] add_ln840_13_fu_2526_p2;
reg   [6:0] add_ln840_13_reg_4209;
wire   [6:0] add_ln840_21_fu_2564_p2;
reg   [6:0] add_ln840_21_reg_4214;
wire   [6:0] add_ln840_28_fu_2602_p2;
reg   [6:0] add_ln840_28_reg_4219;
wire   [6:0] add_ln840_37_fu_2640_p2;
reg   [6:0] add_ln840_37_reg_4224;
wire   [6:0] add_ln840_44_fu_2678_p2;
reg   [6:0] add_ln840_44_reg_4229;
wire   [6:0] add_ln840_52_fu_2716_p2;
reg   [6:0] add_ln840_52_reg_4234;
wire   [6:0] add_ln840_59_fu_2754_p2;
reg   [6:0] add_ln840_59_reg_4239;
wire   [7:0] add_ln840_14_fu_2766_p2;
reg   [7:0] add_ln840_14_reg_4244;
wire   [7:0] add_ln840_29_fu_2778_p2;
reg   [7:0] add_ln840_29_reg_4249;
wire   [7:0] add_ln840_61_fu_2808_p2;
reg   [7:0] add_ln840_61_reg_4254;
wire   [0:0] icmp_ln1039_fu_2826_p2;
reg   [0:0] icmp_ln1039_reg_4259;
wire   [0:0] icmp_ln1039_1_fu_2835_p2;
reg   [0:0] icmp_ln1039_1_reg_4264;
wire   [0:0] icmp_ln1039_2_fu_2844_p2;
reg   [0:0] icmp_ln1039_2_reg_4269;
wire   [63:0] idxprom2_i_fu_1938_p1;
reg   [31:0] nf_1_fu_304;
wire   [31:0] nf_4_fu_1059_p3;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_nf_3;
reg   [6:0] i_fu_308;
wire   [6:0] i_2_fu_396_p2;
reg   [6:0] ap_sig_allocacmp_i_1;
reg   [127:0] p_Val2_s_fu_312;
wire   [31:0] nf_fu_1047_p2;
wire   [0:0] icmp_ln302_fu_1053_p2;
wire   [1:0] r_V_2_fu_1094_p4;
wire   [1:0] r_V_4_fu_1121_p4;
wire   [1:0] r_V_6_fu_1148_p4;
wire   [1:0] r_V_8_fu_1175_p4;
wire   [1:0] r_V_10_fu_1202_p4;
wire   [1:0] r_V_12_fu_1229_p4;
wire   [1:0] r_V_14_fu_1256_p4;
wire   [1:0] r_V_16_fu_1283_p4;
wire   [1:0] r_V_18_fu_1310_p4;
wire   [1:0] r_V_20_fu_1337_p4;
wire   [1:0] r_V_22_fu_1364_p4;
wire   [1:0] r_V_24_fu_1391_p4;
wire   [1:0] r_V_26_fu_1418_p4;
wire   [1:0] r_V_28_fu_1445_p4;
wire   [1:0] r_V_30_fu_1472_p4;
wire   [1:0] r_V_31_fu_1489_p4;
wire   [1:0] r_V_33_fu_1516_p4;
wire   [1:0] r_V_35_fu_1543_p4;
wire   [1:0] r_V_37_fu_1570_p4;
wire   [1:0] r_V_39_fu_1597_p4;
wire   [1:0] r_V_41_fu_1624_p4;
wire   [1:0] r_V_43_fu_1651_p4;
wire   [1:0] r_V_45_fu_1678_p4;
wire   [1:0] r_V_47_fu_1705_p4;
wire   [1:0] r_V_49_fu_1732_p4;
wire   [1:0] r_V_51_fu_1759_p4;
wire   [1:0] r_V_53_fu_1786_p4;
wire   [1:0] r_V_55_fu_1813_p4;
wire   [1:0] r_V_57_fu_1840_p4;
wire   [1:0] r_V_59_fu_1867_p4;
wire   [1:0] r_V_62_fu_1904_p4;
wire   [1:0] r_V_63_fu_1921_p4;
wire   [1:0] ret_V_fu_1950_p0;
wire  signed [3:0] ret_V_fu_1950_p2;
wire   [1:0] ret_V_1_fu_1966_p0;
wire  signed [3:0] ret_V_1_fu_1966_p2;
wire   [1:0] ret_V_3_fu_1982_p0;
wire  signed [3:0] ret_V_3_fu_1982_p2;
wire   [1:0] ret_V_5_fu_1998_p0;
wire  signed [3:0] ret_V_5_fu_1998_p2;
wire   [1:0] ret_V_7_fu_2014_p0;
wire  signed [3:0] ret_V_7_fu_2014_p2;
wire   [1:0] ret_V_9_fu_2030_p0;
wire  signed [3:0] ret_V_9_fu_2030_p2;
wire   [1:0] ret_V_11_fu_2046_p0;
wire  signed [3:0] ret_V_11_fu_2046_p2;
wire   [1:0] ret_V_13_fu_2062_p0;
wire  signed [3:0] ret_V_13_fu_2062_p2;
wire   [1:0] ret_V_15_fu_2078_p0;
wire  signed [3:0] ret_V_15_fu_2078_p2;
wire   [1:0] ret_V_17_fu_2094_p0;
wire  signed [3:0] ret_V_17_fu_2094_p2;
wire   [1:0] ret_V_19_fu_2110_p0;
wire  signed [3:0] ret_V_19_fu_2110_p2;
wire   [1:0] ret_V_21_fu_2126_p0;
wire  signed [3:0] ret_V_21_fu_2126_p2;
wire   [1:0] ret_V_23_fu_2142_p0;
wire  signed [3:0] ret_V_23_fu_2142_p2;
wire   [1:0] ret_V_25_fu_2158_p0;
wire  signed [3:0] ret_V_25_fu_2158_p2;
wire   [1:0] ret_V_27_fu_2174_p0;
wire  signed [3:0] ret_V_27_fu_2174_p2;
wire   [1:0] ret_V_29_fu_2190_p0;
wire  signed [3:0] ret_V_29_fu_2190_p2;
wire   [1:0] ret_V_32_fu_2206_p0;
wire  signed [3:0] ret_V_32_fu_2206_p2;
wire   [1:0] ret_V_34_fu_2222_p0;
wire  signed [3:0] ret_V_34_fu_2222_p2;
wire   [1:0] ret_V_36_fu_2238_p0;
wire  signed [3:0] ret_V_36_fu_2238_p2;
wire   [1:0] ret_V_38_fu_2254_p0;
wire  signed [3:0] ret_V_38_fu_2254_p2;
wire   [1:0] ret_V_40_fu_2270_p0;
wire  signed [3:0] ret_V_40_fu_2270_p2;
wire   [1:0] ret_V_42_fu_2286_p0;
wire  signed [3:0] ret_V_42_fu_2286_p2;
wire   [1:0] ret_V_44_fu_2302_p0;
wire  signed [3:0] ret_V_44_fu_2302_p2;
wire   [1:0] ret_V_46_fu_2318_p0;
wire  signed [3:0] ret_V_46_fu_2318_p2;
wire   [1:0] ret_V_48_fu_2334_p0;
wire  signed [3:0] ret_V_48_fu_2334_p2;
wire   [1:0] ret_V_50_fu_2350_p0;
wire  signed [3:0] ret_V_50_fu_2350_p2;
wire   [1:0] ret_V_52_fu_2366_p0;
wire  signed [3:0] ret_V_52_fu_2366_p2;
wire   [1:0] ret_V_54_fu_2382_p0;
wire  signed [3:0] ret_V_54_fu_2382_p2;
wire   [1:0] ret_V_56_fu_2398_p0;
wire  signed [3:0] ret_V_56_fu_2398_p2;
wire   [1:0] ret_V_58_fu_2414_p0;
wire  signed [3:0] ret_V_58_fu_2414_p2;
wire   [1:0] ret_V_60_fu_2430_p0;
wire  signed [3:0] ret_V_60_fu_2430_p2;
wire   [1:0] ret_V_61_fu_2446_p0;
wire  signed [3:0] ret_V_61_fu_2446_p2;
wire  signed [4:0] grp_fu_3164_p3;
wire  signed [4:0] grp_fu_3155_p3;
wire  signed [5:0] sext_ln840_2_fu_2459_p1;
wire  signed [5:0] sext_ln840_1_fu_2456_p1;
wire   [5:0] add_ln840_2_fu_2462_p2;
wire  signed [4:0] grp_fu_3137_p3;
wire  signed [4:0] grp_fu_3146_p3;
wire  signed [5:0] sext_ln840_5_fu_2475_p1;
wire  signed [5:0] sext_ln840_4_fu_2472_p1;
wire   [5:0] add_ln840_5_fu_2478_p2;
wire  signed [6:0] sext_ln840_6_fu_2484_p1;
wire  signed [6:0] sext_ln840_3_fu_2468_p1;
wire  signed [4:0] grp_fu_3101_p3;
wire  signed [4:0] grp_fu_3110_p3;
wire  signed [5:0] sext_ln840_9_fu_2497_p1;
wire  signed [5:0] sext_ln840_8_fu_2494_p1;
wire   [5:0] add_ln840_9_fu_2500_p2;
wire  signed [4:0] grp_fu_3119_p3;
wire  signed [4:0] grp_fu_3128_p3;
wire  signed [5:0] sext_ln840_12_fu_2513_p1;
wire  signed [5:0] sext_ln840_11_fu_2510_p1;
wire   [5:0] add_ln840_12_fu_2516_p2;
wire  signed [6:0] sext_ln840_13_fu_2522_p1;
wire  signed [6:0] sext_ln840_10_fu_2506_p1;
wire  signed [4:0] grp_fu_3029_p3;
wire  signed [4:0] grp_fu_3038_p3;
wire  signed [5:0] sext_ln840_16_fu_2535_p1;
wire  signed [5:0] sext_ln840_15_fu_2532_p1;
wire   [5:0] add_ln840_17_fu_2538_p2;
wire  signed [4:0] grp_fu_3047_p3;
wire  signed [4:0] grp_fu_3056_p3;
wire  signed [5:0] sext_ln840_19_fu_2551_p1;
wire  signed [5:0] sext_ln840_18_fu_2548_p1;
wire   [5:0] add_ln840_20_fu_2554_p2;
wire  signed [6:0] sext_ln840_20_fu_2560_p1;
wire  signed [6:0] sext_ln840_17_fu_2544_p1;
wire  signed [4:0] grp_fu_3065_p3;
wire  signed [4:0] grp_fu_3074_p3;
wire  signed [5:0] sext_ln840_23_fu_2573_p1;
wire  signed [5:0] sext_ln840_22_fu_2570_p1;
wire   [5:0] add_ln840_24_fu_2576_p2;
wire  signed [4:0] grp_fu_3083_p3;
wire  signed [4:0] grp_fu_3092_p3;
wire  signed [5:0] sext_ln840_26_fu_2589_p1;
wire  signed [5:0] sext_ln840_25_fu_2586_p1;
wire   [5:0] add_ln840_27_fu_2592_p2;
wire  signed [6:0] sext_ln840_27_fu_2598_p1;
wire  signed [6:0] sext_ln840_24_fu_2582_p1;
wire  signed [4:0] grp_fu_2894_p3;
wire  signed [4:0] grp_fu_2903_p3;
wire  signed [5:0] sext_ln840_30_fu_2611_p1;
wire  signed [5:0] sext_ln840_29_fu_2608_p1;
wire   [5:0] add_ln840_33_fu_2614_p2;
wire  signed [4:0] grp_fu_2912_p3;
wire  signed [4:0] grp_fu_2921_p3;
wire  signed [5:0] sext_ln840_33_fu_2627_p1;
wire  signed [5:0] sext_ln840_32_fu_2624_p1;
wire   [5:0] add_ln840_36_fu_2630_p2;
wire  signed [6:0] sext_ln840_34_fu_2636_p1;
wire  signed [6:0] sext_ln840_31_fu_2620_p1;
wire  signed [4:0] grp_fu_2930_p3;
wire  signed [4:0] grp_fu_2939_p3;
wire  signed [5:0] sext_ln840_37_fu_2649_p1;
wire  signed [5:0] sext_ln840_36_fu_2646_p1;
wire   [5:0] add_ln840_40_fu_2652_p2;
wire  signed [4:0] grp_fu_2948_p3;
wire  signed [4:0] grp_fu_2957_p3;
wire  signed [5:0] sext_ln840_40_fu_2665_p1;
wire  signed [5:0] sext_ln840_39_fu_2662_p1;
wire   [5:0] add_ln840_43_fu_2668_p2;
wire  signed [6:0] sext_ln840_41_fu_2674_p1;
wire  signed [6:0] sext_ln840_38_fu_2658_p1;
wire  signed [4:0] grp_fu_2966_p3;
wire  signed [4:0] grp_fu_2975_p3;
wire  signed [5:0] sext_ln840_44_fu_2687_p1;
wire  signed [5:0] sext_ln840_43_fu_2684_p1;
wire   [5:0] add_ln840_48_fu_2690_p2;
wire  signed [4:0] grp_fu_2984_p3;
wire  signed [4:0] grp_fu_2993_p3;
wire  signed [5:0] sext_ln840_47_fu_2703_p1;
wire  signed [5:0] sext_ln840_46_fu_2700_p1;
wire   [5:0] add_ln840_51_fu_2706_p2;
wire  signed [6:0] sext_ln840_48_fu_2712_p1;
wire  signed [6:0] sext_ln840_45_fu_2696_p1;
wire  signed [4:0] grp_fu_3002_p3;
wire  signed [4:0] grp_fu_3011_p3;
wire  signed [5:0] sext_ln840_51_fu_2725_p1;
wire  signed [5:0] sext_ln840_50_fu_2722_p1;
wire   [5:0] add_ln840_55_fu_2728_p2;
wire  signed [4:0] grp_fu_3020_p3;
wire  signed [4:0] grp_fu_3173_p3;
wire  signed [5:0] sext_ln840_54_fu_2741_p1;
wire  signed [5:0] sext_ln840_53_fu_2738_p1;
wire   [5:0] add_ln840_58_fu_2744_p2;
wire  signed [6:0] sext_ln840_55_fu_2750_p1;
wire  signed [6:0] sext_ln840_52_fu_2734_p1;
wire  signed [7:0] sext_ln840_14_fu_2763_p1;
wire  signed [7:0] sext_ln840_7_fu_2760_p1;
wire  signed [7:0] sext_ln840_28_fu_2775_p1;
wire  signed [7:0] sext_ln840_21_fu_2772_p1;
wire  signed [7:0] sext_ln840_42_fu_2787_p1;
wire  signed [7:0] sext_ln840_35_fu_2784_p1;
wire  signed [7:0] sext_ln840_56_fu_2799_p1;
wire  signed [7:0] sext_ln840_49_fu_2796_p1;
wire   [7:0] add_ln840_60_fu_2802_p2;
wire   [7:0] add_ln840_45_fu_2790_p2;
wire   [7:0] add_ln840_30_fu_2814_p2;
wire   [7:0] add_ln840_62_fu_2818_p2;
wire   [7:0] zext_ln1039_fu_2823_p1;
wire   [7:0] zext_ln1039_1_fu_2832_p1;
wire   [7:0] zext_ln1039_2_fu_2841_p1;
wire   [0:0] result_V_fu_2850_p2;
wire   [0:0] xor_ln1039_fu_2859_p2;
wire   [0:0] xor_ln1039_1_fu_2868_p2;
wire   [1:0] zext_ln840_fu_2864_p1;
wire   [1:0] zext_ln840_1_fu_2873_p1;
wire   [1:0] add_ln840_63_fu_2877_p2;
wire   [1:0] zext_ln840_2_fu_2855_p1;
wire   [1:0] result_V_2_fu_2883_p2;
wire   [1:0] grp_fu_2894_p0;
wire   [1:0] grp_fu_2903_p0;
wire   [1:0] grp_fu_2912_p0;
wire   [1:0] grp_fu_2921_p0;
wire   [1:0] grp_fu_2930_p0;
wire   [1:0] grp_fu_2939_p0;
wire   [1:0] grp_fu_2948_p0;
wire   [1:0] grp_fu_2957_p0;
wire   [1:0] grp_fu_2966_p0;
wire   [1:0] grp_fu_2975_p0;
wire   [1:0] grp_fu_2984_p0;
wire   [1:0] grp_fu_2993_p0;
wire   [1:0] grp_fu_3002_p0;
wire   [1:0] grp_fu_3011_p0;
wire   [1:0] grp_fu_3020_p0;
wire   [1:0] grp_fu_3029_p0;
wire   [1:0] grp_fu_3038_p0;
wire   [1:0] grp_fu_3047_p0;
wire   [1:0] grp_fu_3056_p0;
wire   [1:0] grp_fu_3065_p0;
wire   [1:0] grp_fu_3074_p0;
wire   [1:0] grp_fu_3083_p0;
wire   [1:0] grp_fu_3092_p0;
wire   [1:0] grp_fu_3101_p0;
wire   [1:0] grp_fu_3110_p0;
wire   [1:0] grp_fu_3119_p0;
wire   [1:0] grp_fu_3128_p0;
wire   [1:0] grp_fu_3137_p0;
wire   [1:0] grp_fu_3146_p0;
wire   [1:0] grp_fu_3155_p0;
wire   [1:0] grp_fu_3164_p0;
wire   [1:0] grp_fu_3173_p0;
reg    grp_fu_2894_ce;
reg    grp_fu_2903_ce;
reg    grp_fu_2912_ce;
reg    grp_fu_2921_ce;
reg    grp_fu_2930_ce;
reg    grp_fu_2939_ce;
reg    grp_fu_2948_ce;
reg    grp_fu_2957_ce;
reg    grp_fu_2966_ce;
reg    grp_fu_2975_ce;
reg    grp_fu_2984_ce;
reg    grp_fu_2993_ce;
reg    grp_fu_3002_ce;
reg    grp_fu_3011_ce;
reg    grp_fu_3020_ce;
reg    grp_fu_3029_ce;
reg    grp_fu_3038_ce;
reg    grp_fu_3047_ce;
reg    grp_fu_3056_ce;
reg    grp_fu_3065_ce;
reg    grp_fu_3074_ce;
reg    grp_fu_3083_ce;
reg    grp_fu_3092_ce;
reg    grp_fu_3101_ce;
reg    grp_fu_3110_ce;
reg    grp_fu_3119_ce;
reg    grp_fu_3128_ce;
reg    grp_fu_3137_ce;
reg    grp_fu_3146_ce;
reg    grp_fu_3155_ce;
reg    grp_fu_3164_ce;
reg    grp_fu_3173_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg   [1:0] ap_NS_iter6_fsm;
reg   [1:0] ap_NS_iter7_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
wire    ap_ST_iter3_fsm_state4_blk;
wire    ap_ST_iter4_fsm_state5_blk;
wire    ap_ST_iter5_fsm_state6_blk;
wire    ap_ST_iter6_fsm_state7_blk;
reg    ap_ST_iter7_fsm_state8_blk;
wire    ap_start_int;
wire   [3:0] grp_fu_2894_p00;
wire   [3:0] grp_fu_2903_p00;
wire   [3:0] grp_fu_2912_p00;
wire   [3:0] grp_fu_2921_p00;
wire   [3:0] grp_fu_2930_p00;
wire   [3:0] grp_fu_2939_p00;
wire   [3:0] grp_fu_2948_p00;
wire   [3:0] grp_fu_2957_p00;
wire   [3:0] grp_fu_2966_p00;
wire   [3:0] grp_fu_2975_p00;
wire   [3:0] grp_fu_2984_p00;
wire   [3:0] grp_fu_2993_p00;
wire   [3:0] grp_fu_3002_p00;
wire   [3:0] grp_fu_3011_p00;
wire   [3:0] grp_fu_3020_p00;
wire   [3:0] grp_fu_3029_p00;
wire   [3:0] grp_fu_3038_p00;
wire   [3:0] grp_fu_3047_p00;
wire   [3:0] grp_fu_3056_p00;
wire   [3:0] grp_fu_3065_p00;
wire   [3:0] grp_fu_3074_p00;
wire   [3:0] grp_fu_3083_p00;
wire   [3:0] grp_fu_3092_p00;
wire   [3:0] grp_fu_3101_p00;
wire   [3:0] grp_fu_3110_p00;
wire   [3:0] grp_fu_3119_p00;
wire   [3:0] grp_fu_3128_p00;
wire   [3:0] grp_fu_3137_p00;
wire   [3:0] grp_fu_3146_p00;
wire   [3:0] grp_fu_3155_p00;
wire   [3:0] grp_fu_3164_p00;
wire   [3:0] grp_fu_3173_p00;
wire   [3:0] ret_V_11_fu_2046_p00;
wire   [3:0] ret_V_13_fu_2062_p00;
wire   [3:0] ret_V_15_fu_2078_p00;
wire   [3:0] ret_V_17_fu_2094_p00;
wire   [3:0] ret_V_19_fu_2110_p00;
wire   [3:0] ret_V_1_fu_1966_p00;
wire   [3:0] ret_V_21_fu_2126_p00;
wire   [3:0] ret_V_23_fu_2142_p00;
wire   [3:0] ret_V_25_fu_2158_p00;
wire   [3:0] ret_V_27_fu_2174_p00;
wire   [3:0] ret_V_29_fu_2190_p00;
wire   [3:0] ret_V_32_fu_2206_p00;
wire   [3:0] ret_V_34_fu_2222_p00;
wire   [3:0] ret_V_36_fu_2238_p00;
wire   [3:0] ret_V_38_fu_2254_p00;
wire   [3:0] ret_V_3_fu_1982_p00;
wire   [3:0] ret_V_40_fu_2270_p00;
wire   [3:0] ret_V_42_fu_2286_p00;
wire   [3:0] ret_V_44_fu_2302_p00;
wire   [3:0] ret_V_46_fu_2318_p00;
wire   [3:0] ret_V_48_fu_2334_p00;
wire   [3:0] ret_V_50_fu_2350_p00;
wire   [3:0] ret_V_52_fu_2366_p00;
wire   [3:0] ret_V_54_fu_2382_p00;
wire   [3:0] ret_V_56_fu_2398_p00;
wire   [3:0] ret_V_58_fu_2414_p00;
wire   [3:0] ret_V_5_fu_1998_p00;
wire   [3:0] ret_V_60_fu_2430_p00;
wire   [3:0] ret_V_61_fu_2446_p00;
wire   [3:0] ret_V_7_fu_2014_p00;
wire   [3:0] ret_V_9_fu_2030_p00;
wire   [3:0] ret_V_fu_1950_p00;
reg    ap_condition_2828;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_CS_iter6_fsm = 2'd1;
#0 ap_CS_iter7_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U1(
    .din0(ret_V_fu_1950_p0),
    .din1(local_temp_V_reg_3214_pp0_iter2_reg),
    .dout(ret_V_fu_1950_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U2(
    .din0(ret_V_1_fu_1966_p0),
    .din1(local_temp_V_64_reg_3219_pp0_iter2_reg),
    .dout(ret_V_1_fu_1966_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U3(
    .din0(ret_V_3_fu_1982_p0),
    .din1(local_temp_V_66_reg_3229_pp0_iter2_reg),
    .dout(ret_V_3_fu_1982_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U4(
    .din0(ret_V_5_fu_1998_p0),
    .din1(local_temp_V_68_reg_3239_pp0_iter2_reg),
    .dout(ret_V_5_fu_1998_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U5(
    .din0(ret_V_7_fu_2014_p0),
    .din1(local_temp_V_70_reg_3249_pp0_iter2_reg),
    .dout(ret_V_7_fu_2014_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U6(
    .din0(ret_V_9_fu_2030_p0),
    .din1(local_temp_V_72_reg_3259_pp0_iter2_reg),
    .dout(ret_V_9_fu_2030_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U7(
    .din0(ret_V_11_fu_2046_p0),
    .din1(local_temp_V_74_reg_3269_pp0_iter2_reg),
    .dout(ret_V_11_fu_2046_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U8(
    .din0(ret_V_13_fu_2062_p0),
    .din1(local_temp_V_76_reg_3279_pp0_iter2_reg),
    .dout(ret_V_13_fu_2062_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U9(
    .din0(ret_V_15_fu_2078_p0),
    .din1(local_temp_V_78_reg_3289_pp0_iter2_reg),
    .dout(ret_V_15_fu_2078_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U10(
    .din0(ret_V_17_fu_2094_p0),
    .din1(local_temp_V_80_reg_3299_pp0_iter2_reg),
    .dout(ret_V_17_fu_2094_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U11(
    .din0(ret_V_19_fu_2110_p0),
    .din1(local_temp_V_82_reg_3309_pp0_iter2_reg),
    .dout(ret_V_19_fu_2110_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U12(
    .din0(ret_V_21_fu_2126_p0),
    .din1(local_temp_V_84_reg_3319_pp0_iter2_reg),
    .dout(ret_V_21_fu_2126_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U13(
    .din0(ret_V_23_fu_2142_p0),
    .din1(local_temp_V_86_reg_3329_pp0_iter2_reg),
    .dout(ret_V_23_fu_2142_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U14(
    .din0(ret_V_25_fu_2158_p0),
    .din1(local_temp_V_88_reg_3339_pp0_iter2_reg),
    .dout(ret_V_25_fu_2158_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U15(
    .din0(ret_V_27_fu_2174_p0),
    .din1(local_temp_V_90_reg_3349_pp0_iter2_reg),
    .dout(ret_V_27_fu_2174_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U16(
    .din0(ret_V_29_fu_2190_p0),
    .din1(local_temp_V_92_reg_3359_pp0_iter2_reg),
    .dout(ret_V_29_fu_2190_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U17(
    .din0(ret_V_32_fu_2206_p0),
    .din1(local_temp_V_95_reg_3374_pp0_iter2_reg),
    .dout(ret_V_32_fu_2206_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U18(
    .din0(ret_V_34_fu_2222_p0),
    .din1(local_temp_V_97_reg_3384_pp0_iter2_reg),
    .dout(ret_V_34_fu_2222_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U19(
    .din0(ret_V_36_fu_2238_p0),
    .din1(local_temp_V_99_reg_3394_pp0_iter2_reg),
    .dout(ret_V_36_fu_2238_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U20(
    .din0(ret_V_38_fu_2254_p0),
    .din1(local_temp_V_101_reg_3404_pp0_iter2_reg),
    .dout(ret_V_38_fu_2254_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U21(
    .din0(ret_V_40_fu_2270_p0),
    .din1(local_temp_V_103_reg_3414_pp0_iter2_reg),
    .dout(ret_V_40_fu_2270_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U22(
    .din0(ret_V_42_fu_2286_p0),
    .din1(local_temp_V_105_reg_3424_pp0_iter2_reg),
    .dout(ret_V_42_fu_2286_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U23(
    .din0(ret_V_44_fu_2302_p0),
    .din1(local_temp_V_107_reg_3434_pp0_iter2_reg),
    .dout(ret_V_44_fu_2302_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U24(
    .din0(ret_V_46_fu_2318_p0),
    .din1(local_temp_V_109_reg_3444_pp0_iter2_reg),
    .dout(ret_V_46_fu_2318_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U25(
    .din0(ret_V_48_fu_2334_p0),
    .din1(local_temp_V_111_reg_3454_pp0_iter2_reg),
    .dout(ret_V_48_fu_2334_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U26(
    .din0(ret_V_50_fu_2350_p0),
    .din1(local_temp_V_113_reg_3464_pp0_iter2_reg),
    .dout(ret_V_50_fu_2350_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U27(
    .din0(ret_V_52_fu_2366_p0),
    .din1(local_temp_V_115_reg_3474_pp0_iter2_reg),
    .dout(ret_V_52_fu_2366_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U28(
    .din0(ret_V_54_fu_2382_p0),
    .din1(local_temp_V_117_reg_3484_pp0_iter2_reg),
    .dout(ret_V_54_fu_2382_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U29(
    .din0(ret_V_56_fu_2398_p0),
    .din1(local_temp_V_119_reg_3494_pp0_iter2_reg),
    .dout(ret_V_56_fu_2398_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U30(
    .din0(ret_V_58_fu_2414_p0),
    .din1(local_temp_V_121_reg_3504_pp0_iter2_reg),
    .dout(ret_V_58_fu_2414_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U31(
    .din0(ret_V_60_fu_2430_p0),
    .din1(local_temp_V_123_reg_3514_pp0_iter2_reg),
    .dout(ret_V_60_fu_2430_p2)
);

MVAU_hls_1_mul_2ns_2s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 4 ))
mul_2ns_2s_4_1_1_U32(
    .din0(ret_V_61_fu_2446_p0),
    .din1(local_temp_V_124_reg_3519_pp0_iter2_reg),
    .dout(ret_V_61_fu_2446_p2)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2894_p0),
    .din1(local_temp_V_65_reg_3224),
    .din2(ret_V_1_fu_1966_p2),
    .ce(grp_fu_2894_ce),
    .dout(grp_fu_2894_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2903_p0),
    .din1(local_temp_V_67_reg_3234),
    .din2(ret_V_fu_1950_p2),
    .ce(grp_fu_2903_ce),
    .dout(grp_fu_2903_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2912_p0),
    .din1(local_temp_V_69_reg_3244),
    .din2(ret_V_3_fu_1982_p2),
    .ce(grp_fu_2912_ce),
    .dout(grp_fu_2912_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2921_p0),
    .din1(local_temp_V_71_reg_3254),
    .din2(ret_V_5_fu_1998_p2),
    .ce(grp_fu_2921_ce),
    .dout(grp_fu_2921_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2930_p0),
    .din1(local_temp_V_73_reg_3264),
    .din2(ret_V_7_fu_2014_p2),
    .ce(grp_fu_2930_ce),
    .dout(grp_fu_2930_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2939_p0),
    .din1(local_temp_V_75_reg_3274),
    .din2(ret_V_9_fu_2030_p2),
    .ce(grp_fu_2939_ce),
    .dout(grp_fu_2939_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2948_p0),
    .din1(local_temp_V_77_reg_3284),
    .din2(ret_V_11_fu_2046_p2),
    .ce(grp_fu_2948_ce),
    .dout(grp_fu_2948_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2957_p0),
    .din1(local_temp_V_79_reg_3294),
    .din2(ret_V_13_fu_2062_p2),
    .ce(grp_fu_2957_ce),
    .dout(grp_fu_2957_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2966_p0),
    .din1(local_temp_V_81_reg_3304),
    .din2(ret_V_15_fu_2078_p2),
    .ce(grp_fu_2966_ce),
    .dout(grp_fu_2966_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2975_p0),
    .din1(local_temp_V_83_reg_3314),
    .din2(ret_V_17_fu_2094_p2),
    .ce(grp_fu_2975_ce),
    .dout(grp_fu_2975_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2984_p0),
    .din1(local_temp_V_85_reg_3324),
    .din2(ret_V_19_fu_2110_p2),
    .ce(grp_fu_2984_ce),
    .dout(grp_fu_2984_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2993_p0),
    .din1(local_temp_V_87_reg_3334),
    .din2(ret_V_21_fu_2126_p2),
    .ce(grp_fu_2993_ce),
    .dout(grp_fu_2993_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3002_p0),
    .din1(local_temp_V_89_reg_3344),
    .din2(ret_V_23_fu_2142_p2),
    .ce(grp_fu_3002_ce),
    .dout(grp_fu_3002_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3011_p0),
    .din1(local_temp_V_91_reg_3354),
    .din2(ret_V_25_fu_2158_p2),
    .ce(grp_fu_3011_ce),
    .dout(grp_fu_3011_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3020_p0),
    .din1(local_temp_V_93_reg_3364),
    .din2(ret_V_27_fu_2174_p2),
    .ce(grp_fu_3020_ce),
    .dout(grp_fu_3020_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3029_p0),
    .din1(local_temp_V_94_reg_3369),
    .din2(ret_V_32_fu_2206_p2),
    .ce(grp_fu_3029_ce),
    .dout(grp_fu_3029_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3038_p0),
    .din1(local_temp_V_96_reg_3379),
    .din2(ret_V_34_fu_2222_p2),
    .ce(grp_fu_3038_ce),
    .dout(grp_fu_3038_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3047_p0),
    .din1(local_temp_V_98_reg_3389),
    .din2(ret_V_36_fu_2238_p2),
    .ce(grp_fu_3047_ce),
    .dout(grp_fu_3047_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3056_p0),
    .din1(local_temp_V_100_reg_3399),
    .din2(ret_V_38_fu_2254_p2),
    .ce(grp_fu_3056_ce),
    .dout(grp_fu_3056_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3065_p0),
    .din1(local_temp_V_102_reg_3409),
    .din2(ret_V_40_fu_2270_p2),
    .ce(grp_fu_3065_ce),
    .dout(grp_fu_3065_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3074_p0),
    .din1(local_temp_V_104_reg_3419),
    .din2(ret_V_42_fu_2286_p2),
    .ce(grp_fu_3074_ce),
    .dout(grp_fu_3074_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3083_p0),
    .din1(local_temp_V_106_reg_3429),
    .din2(ret_V_44_fu_2302_p2),
    .ce(grp_fu_3083_ce),
    .dout(grp_fu_3083_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3092_p0),
    .din1(local_temp_V_108_reg_3439),
    .din2(ret_V_46_fu_2318_p2),
    .ce(grp_fu_3092_ce),
    .dout(grp_fu_3092_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3101_p0),
    .din1(local_temp_V_110_reg_3449),
    .din2(ret_V_48_fu_2334_p2),
    .ce(grp_fu_3101_ce),
    .dout(grp_fu_3101_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3110_p0),
    .din1(local_temp_V_112_reg_3459),
    .din2(ret_V_50_fu_2350_p2),
    .ce(grp_fu_3110_ce),
    .dout(grp_fu_3110_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3119_p0),
    .din1(local_temp_V_114_reg_3469),
    .din2(ret_V_52_fu_2366_p2),
    .ce(grp_fu_3119_ce),
    .dout(grp_fu_3119_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3128_p0),
    .din1(local_temp_V_116_reg_3479),
    .din2(ret_V_54_fu_2382_p2),
    .ce(grp_fu_3128_ce),
    .dout(grp_fu_3128_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3137_p0),
    .din1(local_temp_V_118_reg_3489),
    .din2(ret_V_56_fu_2398_p2),
    .ce(grp_fu_3137_ce),
    .dout(grp_fu_3137_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3146_p0),
    .din1(local_temp_V_120_reg_3499),
    .din2(ret_V_58_fu_2414_p2),
    .ce(grp_fu_3146_ce),
    .dout(grp_fu_3146_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3155_p0),
    .din1(local_temp_V_122_reg_3509),
    .din2(ret_V_60_fu_2430_p2),
    .ce(grp_fu_3155_ce),
    .dout(grp_fu_3155_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3164_p0),
    .din1(local_temp_V_125_reg_3524),
    .din2(ret_V_61_fu_2446_p2),
    .ce(grp_fu_3164_ce),
    .dout(grp_fu_3164_p3)
);

MVAU_hls_1_mac_muladd_2ns_2s_4s_5_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 5 ))
mac_muladd_2ns_2s_4s_5_4_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3173_p0),
    .din1(local_temp_V_126_reg_3529),
    .din2(ret_V_29_fu_2190_p2),
    .ce(grp_fu_3173_ce),
    .dout(grp_fu_3173_p3)
);

MVAU_hls_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
    end else begin
        ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter7_fsm <= ap_ST_iter7_fsm_state0;
    end else begin
        ap_CS_iter7_fsm <= ap_NS_iter7_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2828)) begin
        if ((icmp_ln249_fu_390_p2 == 1'd0)) begin
            i_fu_308 <= i_2_fu_396_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_308 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2828)) begin
        if ((icmp_ln249_fu_390_p2 == 1'd0)) begin
            nf_1_fu_304 <= nf_4_fu_1059_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_304 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5) & (icmp_ln249_reg_3207_pp0_iter3_reg == 1'd0))) begin
        add_ln840_13_reg_4209 <= add_ln840_13_fu_2526_p2;
        add_ln840_21_reg_4214 <= add_ln840_21_fu_2564_p2;
        add_ln840_28_reg_4219 <= add_ln840_28_fu_2602_p2;
        add_ln840_37_reg_4224 <= add_ln840_37_fu_2640_p2;
        add_ln840_44_reg_4229 <= add_ln840_44_fu_2678_p2;
        add_ln840_52_reg_4234 <= add_ln840_52_fu_2716_p2;
        add_ln840_59_reg_4239 <= add_ln840_59_fu_2754_p2;
        add_ln840_6_reg_4204 <= add_ln840_6_fu_2488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6) & (icmp_ln249_reg_3207_pp0_iter4_reg == 1'd0))) begin
        add_ln840_14_reg_4244 <= add_ln840_14_fu_2766_p2;
        add_ln840_29_reg_4249 <= add_ln840_29_fu_2778_p2;
        add_ln840_61_reg_4254 <= add_ln840_61_fu_2808_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_3207 <= icmp_ln249_fu_390_p2;
        nf_3_reg_3202 <= ap_sig_allocacmp_nf_3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_3207_pp0_iter1_reg <= icmp_ln249_reg_3207;
        local_temp_V_101_reg_3404_pp0_iter1_reg <= local_temp_V_101_reg_3404;
        local_temp_V_103_reg_3414_pp0_iter1_reg <= local_temp_V_103_reg_3414;
        local_temp_V_105_reg_3424_pp0_iter1_reg <= local_temp_V_105_reg_3424;
        local_temp_V_107_reg_3434_pp0_iter1_reg <= local_temp_V_107_reg_3434;
        local_temp_V_109_reg_3444_pp0_iter1_reg <= local_temp_V_109_reg_3444;
        local_temp_V_111_reg_3454_pp0_iter1_reg <= local_temp_V_111_reg_3454;
        local_temp_V_113_reg_3464_pp0_iter1_reg <= local_temp_V_113_reg_3464;
        local_temp_V_115_reg_3474_pp0_iter1_reg <= local_temp_V_115_reg_3474;
        local_temp_V_117_reg_3484_pp0_iter1_reg <= local_temp_V_117_reg_3484;
        local_temp_V_119_reg_3494_pp0_iter1_reg <= local_temp_V_119_reg_3494;
        local_temp_V_121_reg_3504_pp0_iter1_reg <= local_temp_V_121_reg_3504;
        local_temp_V_123_reg_3514_pp0_iter1_reg <= local_temp_V_123_reg_3514;
        local_temp_V_124_reg_3519_pp0_iter1_reg <= local_temp_V_124_reg_3519;
        local_temp_V_64_reg_3219_pp0_iter1_reg <= local_temp_V_64_reg_3219;
        local_temp_V_66_reg_3229_pp0_iter1_reg <= local_temp_V_66_reg_3229;
        local_temp_V_68_reg_3239_pp0_iter1_reg <= local_temp_V_68_reg_3239;
        local_temp_V_70_reg_3249_pp0_iter1_reg <= local_temp_V_70_reg_3249;
        local_temp_V_72_reg_3259_pp0_iter1_reg <= local_temp_V_72_reg_3259;
        local_temp_V_74_reg_3269_pp0_iter1_reg <= local_temp_V_74_reg_3269;
        local_temp_V_76_reg_3279_pp0_iter1_reg <= local_temp_V_76_reg_3279;
        local_temp_V_78_reg_3289_pp0_iter1_reg <= local_temp_V_78_reg_3289;
        local_temp_V_80_reg_3299_pp0_iter1_reg <= local_temp_V_80_reg_3299;
        local_temp_V_82_reg_3309_pp0_iter1_reg <= local_temp_V_82_reg_3309;
        local_temp_V_84_reg_3319_pp0_iter1_reg <= local_temp_V_84_reg_3319;
        local_temp_V_86_reg_3329_pp0_iter1_reg <= local_temp_V_86_reg_3329;
        local_temp_V_88_reg_3339_pp0_iter1_reg <= local_temp_V_88_reg_3339;
        local_temp_V_90_reg_3349_pp0_iter1_reg <= local_temp_V_90_reg_3349;
        local_temp_V_92_reg_3359_pp0_iter1_reg <= local_temp_V_92_reg_3359;
        local_temp_V_95_reg_3374_pp0_iter1_reg <= local_temp_V_95_reg_3374;
        local_temp_V_97_reg_3384_pp0_iter1_reg <= local_temp_V_97_reg_3384;
        local_temp_V_99_reg_3394_pp0_iter1_reg <= local_temp_V_99_reg_3394;
        local_temp_V_reg_3214_pp0_iter1_reg <= local_temp_V_reg_3214;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_3207_pp0_iter2_reg <= icmp_ln249_reg_3207_pp0_iter1_reg;
        local_temp_V_101_reg_3404_pp0_iter2_reg <= local_temp_V_101_reg_3404_pp0_iter1_reg;
        local_temp_V_103_reg_3414_pp0_iter2_reg <= local_temp_V_103_reg_3414_pp0_iter1_reg;
        local_temp_V_105_reg_3424_pp0_iter2_reg <= local_temp_V_105_reg_3424_pp0_iter1_reg;
        local_temp_V_107_reg_3434_pp0_iter2_reg <= local_temp_V_107_reg_3434_pp0_iter1_reg;
        local_temp_V_109_reg_3444_pp0_iter2_reg <= local_temp_V_109_reg_3444_pp0_iter1_reg;
        local_temp_V_111_reg_3454_pp0_iter2_reg <= local_temp_V_111_reg_3454_pp0_iter1_reg;
        local_temp_V_113_reg_3464_pp0_iter2_reg <= local_temp_V_113_reg_3464_pp0_iter1_reg;
        local_temp_V_115_reg_3474_pp0_iter2_reg <= local_temp_V_115_reg_3474_pp0_iter1_reg;
        local_temp_V_117_reg_3484_pp0_iter2_reg <= local_temp_V_117_reg_3484_pp0_iter1_reg;
        local_temp_V_119_reg_3494_pp0_iter2_reg <= local_temp_V_119_reg_3494_pp0_iter1_reg;
        local_temp_V_121_reg_3504_pp0_iter2_reg <= local_temp_V_121_reg_3504_pp0_iter1_reg;
        local_temp_V_123_reg_3514_pp0_iter2_reg <= local_temp_V_123_reg_3514_pp0_iter1_reg;
        local_temp_V_124_reg_3519_pp0_iter2_reg <= local_temp_V_124_reg_3519_pp0_iter1_reg;
        local_temp_V_64_reg_3219_pp0_iter2_reg <= local_temp_V_64_reg_3219_pp0_iter1_reg;
        local_temp_V_66_reg_3229_pp0_iter2_reg <= local_temp_V_66_reg_3229_pp0_iter1_reg;
        local_temp_V_68_reg_3239_pp0_iter2_reg <= local_temp_V_68_reg_3239_pp0_iter1_reg;
        local_temp_V_70_reg_3249_pp0_iter2_reg <= local_temp_V_70_reg_3249_pp0_iter1_reg;
        local_temp_V_72_reg_3259_pp0_iter2_reg <= local_temp_V_72_reg_3259_pp0_iter1_reg;
        local_temp_V_74_reg_3269_pp0_iter2_reg <= local_temp_V_74_reg_3269_pp0_iter1_reg;
        local_temp_V_76_reg_3279_pp0_iter2_reg <= local_temp_V_76_reg_3279_pp0_iter1_reg;
        local_temp_V_78_reg_3289_pp0_iter2_reg <= local_temp_V_78_reg_3289_pp0_iter1_reg;
        local_temp_V_80_reg_3299_pp0_iter2_reg <= local_temp_V_80_reg_3299_pp0_iter1_reg;
        local_temp_V_82_reg_3309_pp0_iter2_reg <= local_temp_V_82_reg_3309_pp0_iter1_reg;
        local_temp_V_84_reg_3319_pp0_iter2_reg <= local_temp_V_84_reg_3319_pp0_iter1_reg;
        local_temp_V_86_reg_3329_pp0_iter2_reg <= local_temp_V_86_reg_3329_pp0_iter1_reg;
        local_temp_V_88_reg_3339_pp0_iter2_reg <= local_temp_V_88_reg_3339_pp0_iter1_reg;
        local_temp_V_90_reg_3349_pp0_iter2_reg <= local_temp_V_90_reg_3349_pp0_iter1_reg;
        local_temp_V_92_reg_3359_pp0_iter2_reg <= local_temp_V_92_reg_3359_pp0_iter1_reg;
        local_temp_V_95_reg_3374_pp0_iter2_reg <= local_temp_V_95_reg_3374_pp0_iter1_reg;
        local_temp_V_97_reg_3384_pp0_iter2_reg <= local_temp_V_97_reg_3384_pp0_iter1_reg;
        local_temp_V_99_reg_3394_pp0_iter2_reg <= local_temp_V_99_reg_3394_pp0_iter1_reg;
        local_temp_V_reg_3214_pp0_iter2_reg <= local_temp_V_reg_3214_pp0_iter1_reg;
        r_V_11_reg_3614_pp0_iter2_reg <= r_V_11_reg_3614;
        r_V_13_reg_3629_pp0_iter2_reg <= r_V_13_reg_3629;
        r_V_15_reg_3644_pp0_iter2_reg <= r_V_15_reg_3644;
        r_V_17_reg_3659_pp0_iter2_reg <= r_V_17_reg_3659;
        r_V_19_reg_3674_pp0_iter2_reg <= r_V_19_reg_3674;
        r_V_1_reg_3539_pp0_iter2_reg <= r_V_1_reg_3539;
        r_V_21_reg_3689_pp0_iter2_reg <= r_V_21_reg_3689;
        r_V_23_reg_3704_pp0_iter2_reg <= r_V_23_reg_3704;
        r_V_25_reg_3719_pp0_iter2_reg <= r_V_25_reg_3719;
        r_V_27_reg_3734_pp0_iter2_reg <= r_V_27_reg_3734;
        r_V_29_reg_3749_pp0_iter2_reg <= r_V_29_reg_3749;
        r_V_32_reg_3774_pp0_iter2_reg <= r_V_32_reg_3774;
        r_V_34_reg_3789_pp0_iter2_reg <= r_V_34_reg_3789;
        r_V_36_reg_3804_pp0_iter2_reg <= r_V_36_reg_3804;
        r_V_38_reg_3819_pp0_iter2_reg <= r_V_38_reg_3819;
        r_V_3_reg_3554_pp0_iter2_reg <= r_V_3_reg_3554;
        r_V_40_reg_3834_pp0_iter2_reg <= r_V_40_reg_3834;
        r_V_42_reg_3849_pp0_iter2_reg <= r_V_42_reg_3849;
        r_V_44_reg_3864_pp0_iter2_reg <= r_V_44_reg_3864;
        r_V_46_reg_3879_pp0_iter2_reg <= r_V_46_reg_3879;
        r_V_48_reg_3894_pp0_iter2_reg <= r_V_48_reg_3894;
        r_V_50_reg_3909_pp0_iter2_reg <= r_V_50_reg_3909;
        r_V_52_reg_3924_pp0_iter2_reg <= r_V_52_reg_3924;
        r_V_54_reg_3939_pp0_iter2_reg <= r_V_54_reg_3939;
        r_V_56_reg_3954_pp0_iter2_reg <= r_V_56_reg_3954;
        r_V_58_reg_3969_pp0_iter2_reg <= r_V_58_reg_3969;
        r_V_5_reg_3569_pp0_iter2_reg <= r_V_5_reg_3569;
        r_V_60_reg_3984_pp0_iter2_reg <= r_V_60_reg_3984;
        r_V_61_reg_3989_pp0_iter2_reg <= r_V_61_reg_3989;
        r_V_7_reg_3584_pp0_iter2_reg <= r_V_7_reg_3584;
        r_V_9_reg_3599_pp0_iter2_reg <= r_V_9_reg_3599;
        r_V_reg_3534_pp0_iter2_reg <= r_V_reg_3534;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln249_reg_3207_pp0_iter3_reg <= icmp_ln249_reg_3207_pp0_iter2_reg;
        p_ZL7threshs_0_load_reg_4029_pp0_iter3_reg <= p_ZL7threshs_0_load_reg_4029;
        p_ZL7threshs_1_load_reg_4034_pp0_iter3_reg <= p_ZL7threshs_1_load_reg_4034;
        p_ZL7threshs_2_load_reg_4039_pp0_iter3_reg <= p_ZL7threshs_2_load_reg_4039;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        icmp_ln249_reg_3207_pp0_iter4_reg <= icmp_ln249_reg_3207_pp0_iter3_reg;
        p_ZL7threshs_0_load_reg_4029_pp0_iter4_reg <= p_ZL7threshs_0_load_reg_4029_pp0_iter3_reg;
        p_ZL7threshs_1_load_reg_4034_pp0_iter4_reg <= p_ZL7threshs_1_load_reg_4034_pp0_iter3_reg;
        p_ZL7threshs_2_load_reg_4039_pp0_iter4_reg <= p_ZL7threshs_2_load_reg_4039_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        icmp_ln249_reg_3207_pp0_iter5_reg <= icmp_ln249_reg_3207_pp0_iter4_reg;
        p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg <= p_ZL7threshs_0_load_reg_4029_pp0_iter4_reg;
        p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg <= p_ZL7threshs_1_load_reg_4034_pp0_iter4_reg;
        p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg <= p_ZL7threshs_2_load_reg_4039_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7) & (icmp_ln249_reg_3207_pp0_iter5_reg == 1'd0))) begin
        icmp_ln1039_1_reg_4264 <= icmp_ln1039_1_fu_2835_p2;
        icmp_ln1039_2_reg_4269 <= icmp_ln1039_2_fu_2844_p2;
        icmp_ln1039_reg_4259 <= icmp_ln1039_fu_2826_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
        icmp_ln249_reg_3207_pp0_iter6_reg <= icmp_ln249_reg_3207_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_390_p2 == 1'd0))) begin
        local_temp_V_100_reg_3399 <= {{weights_V_TDATA[75:74]}};
        local_temp_V_101_reg_3404 <= {{weights_V_TDATA[77:76]}};
        local_temp_V_102_reg_3409 <= {{weights_V_TDATA[79:78]}};
        local_temp_V_103_reg_3414 <= {{weights_V_TDATA[81:80]}};
        local_temp_V_104_reg_3419 <= {{weights_V_TDATA[83:82]}};
        local_temp_V_105_reg_3424 <= {{weights_V_TDATA[85:84]}};
        local_temp_V_106_reg_3429 <= {{weights_V_TDATA[87:86]}};
        local_temp_V_107_reg_3434 <= {{weights_V_TDATA[89:88]}};
        local_temp_V_108_reg_3439 <= {{weights_V_TDATA[91:90]}};
        local_temp_V_109_reg_3444 <= {{weights_V_TDATA[93:92]}};
        local_temp_V_110_reg_3449 <= {{weights_V_TDATA[95:94]}};
        local_temp_V_111_reg_3454 <= {{weights_V_TDATA[97:96]}};
        local_temp_V_112_reg_3459 <= {{weights_V_TDATA[99:98]}};
        local_temp_V_113_reg_3464 <= {{weights_V_TDATA[101:100]}};
        local_temp_V_114_reg_3469 <= {{weights_V_TDATA[103:102]}};
        local_temp_V_115_reg_3474 <= {{weights_V_TDATA[105:104]}};
        local_temp_V_116_reg_3479 <= {{weights_V_TDATA[107:106]}};
        local_temp_V_117_reg_3484 <= {{weights_V_TDATA[109:108]}};
        local_temp_V_118_reg_3489 <= {{weights_V_TDATA[111:110]}};
        local_temp_V_119_reg_3494 <= {{weights_V_TDATA[113:112]}};
        local_temp_V_120_reg_3499 <= {{weights_V_TDATA[115:114]}};
        local_temp_V_121_reg_3504 <= {{weights_V_TDATA[117:116]}};
        local_temp_V_122_reg_3509 <= {{weights_V_TDATA[119:118]}};
        local_temp_V_123_reg_3514 <= {{weights_V_TDATA[121:120]}};
        local_temp_V_124_reg_3519 <= {{weights_V_TDATA[123:122]}};
        local_temp_V_125_reg_3524 <= {{weights_V_TDATA[125:124]}};
        local_temp_V_126_reg_3529 <= {{weights_V_TDATA[127:126]}};
        local_temp_V_64_reg_3219 <= {{weights_V_TDATA[3:2]}};
        local_temp_V_65_reg_3224 <= {{weights_V_TDATA[5:4]}};
        local_temp_V_66_reg_3229 <= {{weights_V_TDATA[7:6]}};
        local_temp_V_67_reg_3234 <= {{weights_V_TDATA[9:8]}};
        local_temp_V_68_reg_3239 <= {{weights_V_TDATA[11:10]}};
        local_temp_V_69_reg_3244 <= {{weights_V_TDATA[13:12]}};
        local_temp_V_70_reg_3249 <= {{weights_V_TDATA[15:14]}};
        local_temp_V_71_reg_3254 <= {{weights_V_TDATA[17:16]}};
        local_temp_V_72_reg_3259 <= {{weights_V_TDATA[19:18]}};
        local_temp_V_73_reg_3264 <= {{weights_V_TDATA[21:20]}};
        local_temp_V_74_reg_3269 <= {{weights_V_TDATA[23:22]}};
        local_temp_V_75_reg_3274 <= {{weights_V_TDATA[25:24]}};
        local_temp_V_76_reg_3279 <= {{weights_V_TDATA[27:26]}};
        local_temp_V_77_reg_3284 <= {{weights_V_TDATA[29:28]}};
        local_temp_V_78_reg_3289 <= {{weights_V_TDATA[31:30]}};
        local_temp_V_79_reg_3294 <= {{weights_V_TDATA[33:32]}};
        local_temp_V_80_reg_3299 <= {{weights_V_TDATA[35:34]}};
        local_temp_V_81_reg_3304 <= {{weights_V_TDATA[37:36]}};
        local_temp_V_82_reg_3309 <= {{weights_V_TDATA[39:38]}};
        local_temp_V_83_reg_3314 <= {{weights_V_TDATA[41:40]}};
        local_temp_V_84_reg_3319 <= {{weights_V_TDATA[43:42]}};
        local_temp_V_85_reg_3324 <= {{weights_V_TDATA[45:44]}};
        local_temp_V_86_reg_3329 <= {{weights_V_TDATA[47:46]}};
        local_temp_V_87_reg_3334 <= {{weights_V_TDATA[49:48]}};
        local_temp_V_88_reg_3339 <= {{weights_V_TDATA[51:50]}};
        local_temp_V_89_reg_3344 <= {{weights_V_TDATA[53:52]}};
        local_temp_V_90_reg_3349 <= {{weights_V_TDATA[55:54]}};
        local_temp_V_91_reg_3354 <= {{weights_V_TDATA[57:56]}};
        local_temp_V_92_reg_3359 <= {{weights_V_TDATA[59:58]}};
        local_temp_V_93_reg_3364 <= {{weights_V_TDATA[61:60]}};
        local_temp_V_94_reg_3369 <= {{weights_V_TDATA[63:62]}};
        local_temp_V_95_reg_3374 <= {{weights_V_TDATA[65:64]}};
        local_temp_V_96_reg_3379 <= {{weights_V_TDATA[67:66]}};
        local_temp_V_97_reg_3384 <= {{weights_V_TDATA[69:68]}};
        local_temp_V_98_reg_3389 <= {{weights_V_TDATA[71:70]}};
        local_temp_V_99_reg_3394 <= {{weights_V_TDATA[73:72]}};
        local_temp_V_reg_3214 <= local_temp_V_fu_413_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln253_fu_402_p2 == 1'd1) & (icmp_ln249_fu_390_p2 == 1'd0))) begin
        p_Val2_s_fu_312 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln249_reg_3207_pp0_iter1_reg == 1'd0))) begin
        p_ZL7threshs_0_load_reg_4029 <= p_ZL7threshs_0_q0;
        p_ZL7threshs_1_load_reg_4034 <= p_ZL7threshs_1_q0;
        p_ZL7threshs_2_load_reg_4039 <= p_ZL7threshs_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_3207_pp0_iter0_reg == 1'd0))) begin
        r_V_11_reg_3614 <= {{p_Val2_s_fu_312[23:22]}};
        r_V_13_reg_3629 <= {{p_Val2_s_fu_312[27:26]}};
        r_V_15_reg_3644 <= {{p_Val2_s_fu_312[31:30]}};
        r_V_17_reg_3659 <= {{p_Val2_s_fu_312[35:34]}};
        r_V_19_reg_3674 <= {{p_Val2_s_fu_312[39:38]}};
        r_V_1_reg_3539 <= {{p_Val2_s_fu_312[3:2]}};
        r_V_21_reg_3689 <= {{p_Val2_s_fu_312[43:42]}};
        r_V_23_reg_3704 <= {{p_Val2_s_fu_312[47:46]}};
        r_V_25_reg_3719 <= {{p_Val2_s_fu_312[51:50]}};
        r_V_27_reg_3734 <= {{p_Val2_s_fu_312[55:54]}};
        r_V_29_reg_3749 <= {{p_Val2_s_fu_312[59:58]}};
        r_V_32_reg_3774 <= {{p_Val2_s_fu_312[65:64]}};
        r_V_34_reg_3789 <= {{p_Val2_s_fu_312[69:68]}};
        r_V_36_reg_3804 <= {{p_Val2_s_fu_312[73:72]}};
        r_V_38_reg_3819 <= {{p_Val2_s_fu_312[77:76]}};
        r_V_3_reg_3554 <= {{p_Val2_s_fu_312[7:6]}};
        r_V_40_reg_3834 <= {{p_Val2_s_fu_312[81:80]}};
        r_V_42_reg_3849 <= {{p_Val2_s_fu_312[85:84]}};
        r_V_44_reg_3864 <= {{p_Val2_s_fu_312[89:88]}};
        r_V_46_reg_3879 <= {{p_Val2_s_fu_312[93:92]}};
        r_V_48_reg_3894 <= {{p_Val2_s_fu_312[97:96]}};
        r_V_50_reg_3909 <= {{p_Val2_s_fu_312[101:100]}};
        r_V_52_reg_3924 <= {{p_Val2_s_fu_312[105:104]}};
        r_V_54_reg_3939 <= {{p_Val2_s_fu_312[109:108]}};
        r_V_56_reg_3954 <= {{p_Val2_s_fu_312[113:112]}};
        r_V_58_reg_3969 <= {{p_Val2_s_fu_312[117:116]}};
        r_V_5_reg_3569 <= {{p_Val2_s_fu_312[11:10]}};
        r_V_60_reg_3984 <= {{p_Val2_s_fu_312[121:120]}};
        r_V_61_reg_3989 <= {{p_Val2_s_fu_312[123:122]}};
        r_V_7_reg_3584 <= {{p_Val2_s_fu_312[15:14]}};
        r_V_9_reg_3599 <= {{p_Val2_s_fu_312[19:18]}};
        r_V_reg_3534 <= r_V_fu_1080_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

assign ap_ST_iter3_fsm_state4_blk = 1'b0;

assign ap_ST_iter4_fsm_state5_blk = 1'b0;

assign ap_ST_iter5_fsm_state6_blk = 1'b0;

assign ap_ST_iter6_fsm_state7_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter7_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_iter7_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_390_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter7_fsm_state0) & (1'b1 == ap_CS_iter6_fsm_state0) & (1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_i_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_308;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_sig_allocacmp_nf_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_3 = nf_1_fu_304;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2894_ce = 1'b1;
    end else begin
        grp_fu_2894_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2903_ce = 1'b1;
    end else begin
        grp_fu_2903_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2912_ce = 1'b1;
    end else begin
        grp_fu_2912_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2921_ce = 1'b1;
    end else begin
        grp_fu_2921_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2930_ce = 1'b1;
    end else begin
        grp_fu_2930_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2939_ce = 1'b1;
    end else begin
        grp_fu_2939_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2948_ce = 1'b1;
    end else begin
        grp_fu_2948_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2957_ce = 1'b1;
    end else begin
        grp_fu_2957_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2966_ce = 1'b1;
    end else begin
        grp_fu_2966_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2975_ce = 1'b1;
    end else begin
        grp_fu_2975_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2984_ce = 1'b1;
    end else begin
        grp_fu_2984_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_2993_ce = 1'b1;
    end else begin
        grp_fu_2993_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3002_ce = 1'b1;
    end else begin
        grp_fu_3002_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3011_ce = 1'b1;
    end else begin
        grp_fu_3011_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3020_ce = 1'b1;
    end else begin
        grp_fu_3020_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3029_ce = 1'b1;
    end else begin
        grp_fu_3029_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3038_ce = 1'b1;
    end else begin
        grp_fu_3038_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3047_ce = 1'b1;
    end else begin
        grp_fu_3047_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3056_ce = 1'b1;
    end else begin
        grp_fu_3056_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3065_ce = 1'b1;
    end else begin
        grp_fu_3065_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3074_ce = 1'b1;
    end else begin
        grp_fu_3074_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3083_ce = 1'b1;
    end else begin
        grp_fu_3083_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3092_ce = 1'b1;
    end else begin
        grp_fu_3092_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3101_ce = 1'b1;
    end else begin
        grp_fu_3101_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3110_ce = 1'b1;
    end else begin
        grp_fu_3110_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3119_ce = 1'b1;
    end else begin
        grp_fu_3119_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3128_ce = 1'b1;
    end else begin
        grp_fu_3128_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3137_ce = 1'b1;
    end else begin
        grp_fu_3137_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3146_ce = 1'b1;
    end else begin
        grp_fu_3146_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3155_ce = 1'b1;
    end else begin
        grp_fu_3155_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3164_ce = 1'b1;
    end else begin
        grp_fu_3164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)) | (~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)))) begin
        grp_fu_3173_ce = 1'b1;
    end else begin
        grp_fu_3173_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op30_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op30_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter7_fsm_state8) & (icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_390_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_390_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter6_fsm)
        ap_ST_iter6_fsm_state7 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end
        end
        ap_ST_iter6_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state7;
            end else begin
                ap_NS_iter6_fsm = ap_ST_iter6_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter6_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter7_fsm)
        ap_ST_iter7_fsm_state8 : begin
            if ((~((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end else if (((~((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter7_fsm_state8) & (icmp_ln249_reg_3207_pp0_iter6_reg == 1'd1)) | (~((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter6_fsm_state7)))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end
        end
        ap_ST_iter7_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter6_fsm_state7))) begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state8;
            end else begin
                ap_NS_iter7_fsm = ap_ST_iter7_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter7_fsm = 'bx;
        end
    endcase
end

assign add_ln840_12_fu_2516_p2 = ($signed(sext_ln840_12_fu_2513_p1) + $signed(sext_ln840_11_fu_2510_p1));

assign add_ln840_13_fu_2526_p2 = ($signed(sext_ln840_13_fu_2522_p1) + $signed(sext_ln840_10_fu_2506_p1));

assign add_ln840_14_fu_2766_p2 = ($signed(sext_ln840_14_fu_2763_p1) + $signed(sext_ln840_7_fu_2760_p1));

assign add_ln840_17_fu_2538_p2 = ($signed(sext_ln840_16_fu_2535_p1) + $signed(sext_ln840_15_fu_2532_p1));

assign add_ln840_20_fu_2554_p2 = ($signed(sext_ln840_19_fu_2551_p1) + $signed(sext_ln840_18_fu_2548_p1));

assign add_ln840_21_fu_2564_p2 = ($signed(sext_ln840_20_fu_2560_p1) + $signed(sext_ln840_17_fu_2544_p1));

assign add_ln840_24_fu_2576_p2 = ($signed(sext_ln840_23_fu_2573_p1) + $signed(sext_ln840_22_fu_2570_p1));

assign add_ln840_27_fu_2592_p2 = ($signed(sext_ln840_26_fu_2589_p1) + $signed(sext_ln840_25_fu_2586_p1));

assign add_ln840_28_fu_2602_p2 = ($signed(sext_ln840_27_fu_2598_p1) + $signed(sext_ln840_24_fu_2582_p1));

assign add_ln840_29_fu_2778_p2 = ($signed(sext_ln840_28_fu_2775_p1) + $signed(sext_ln840_21_fu_2772_p1));

assign add_ln840_2_fu_2462_p2 = ($signed(sext_ln840_2_fu_2459_p1) + $signed(sext_ln840_1_fu_2456_p1));

assign add_ln840_30_fu_2814_p2 = (add_ln840_29_reg_4249 + add_ln840_14_reg_4244);

assign add_ln840_33_fu_2614_p2 = ($signed(sext_ln840_30_fu_2611_p1) + $signed(sext_ln840_29_fu_2608_p1));

assign add_ln840_36_fu_2630_p2 = ($signed(sext_ln840_33_fu_2627_p1) + $signed(sext_ln840_32_fu_2624_p1));

assign add_ln840_37_fu_2640_p2 = ($signed(sext_ln840_34_fu_2636_p1) + $signed(sext_ln840_31_fu_2620_p1));

assign add_ln840_40_fu_2652_p2 = ($signed(sext_ln840_37_fu_2649_p1) + $signed(sext_ln840_36_fu_2646_p1));

assign add_ln840_43_fu_2668_p2 = ($signed(sext_ln840_40_fu_2665_p1) + $signed(sext_ln840_39_fu_2662_p1));

assign add_ln840_44_fu_2678_p2 = ($signed(sext_ln840_41_fu_2674_p1) + $signed(sext_ln840_38_fu_2658_p1));

assign add_ln840_45_fu_2790_p2 = ($signed(sext_ln840_42_fu_2787_p1) + $signed(sext_ln840_35_fu_2784_p1));

assign add_ln840_48_fu_2690_p2 = ($signed(sext_ln840_44_fu_2687_p1) + $signed(sext_ln840_43_fu_2684_p1));

assign add_ln840_51_fu_2706_p2 = ($signed(sext_ln840_47_fu_2703_p1) + $signed(sext_ln840_46_fu_2700_p1));

assign add_ln840_52_fu_2716_p2 = ($signed(sext_ln840_48_fu_2712_p1) + $signed(sext_ln840_45_fu_2696_p1));

assign add_ln840_55_fu_2728_p2 = ($signed(sext_ln840_51_fu_2725_p1) + $signed(sext_ln840_50_fu_2722_p1));

assign add_ln840_58_fu_2744_p2 = ($signed(sext_ln840_54_fu_2741_p1) + $signed(sext_ln840_53_fu_2738_p1));

assign add_ln840_59_fu_2754_p2 = ($signed(sext_ln840_55_fu_2750_p1) + $signed(sext_ln840_52_fu_2734_p1));

assign add_ln840_5_fu_2478_p2 = ($signed(sext_ln840_5_fu_2475_p1) + $signed(sext_ln840_4_fu_2472_p1));

assign add_ln840_60_fu_2802_p2 = ($signed(sext_ln840_56_fu_2799_p1) + $signed(sext_ln840_49_fu_2796_p1));

assign add_ln840_61_fu_2808_p2 = (add_ln840_60_fu_2802_p2 + add_ln840_45_fu_2790_p2);

assign add_ln840_62_fu_2818_p2 = (add_ln840_61_reg_4254 + add_ln840_30_fu_2814_p2);

assign add_ln840_63_fu_2877_p2 = (zext_ln840_fu_2864_p1 + zext_ln840_1_fu_2873_p1);

assign add_ln840_6_fu_2488_p2 = ($signed(sext_ln840_6_fu_2484_p1) + $signed(sext_ln840_3_fu_2468_p1));

assign add_ln840_9_fu_2500_p2 = ($signed(sext_ln840_9_fu_2497_p1) + $signed(sext_ln840_8_fu_2494_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

assign ap_CS_iter6_fsm_state0 = ap_CS_iter6_fsm[32'd0];

assign ap_CS_iter6_fsm_state7 = ap_CS_iter6_fsm[32'd1];

assign ap_CS_iter7_fsm_state0 = ap_CS_iter7_fsm[32'd0];

assign ap_CS_iter7_fsm_state8 = ap_CS_iter7_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_io = ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2828 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_390_p2 == 1'd0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter7_fsm_state8) & ((1'b1 == ap_block_state8_io) | ((icmp_ln249_reg_3207_pp0_iter6_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op30_read_state1 = ((icmp_ln253_fu_402_p2 == 1'd1) & (icmp_ln249_fu_390_p2 == 1'd0));
end

assign grp_fu_2894_p0 = grp_fu_2894_p00;

assign grp_fu_2894_p00 = r_V_2_fu_1094_p4;

assign grp_fu_2903_p0 = grp_fu_2903_p00;

assign grp_fu_2903_p00 = r_V_4_fu_1121_p4;

assign grp_fu_2912_p0 = grp_fu_2912_p00;

assign grp_fu_2912_p00 = r_V_6_fu_1148_p4;

assign grp_fu_2921_p0 = grp_fu_2921_p00;

assign grp_fu_2921_p00 = r_V_8_fu_1175_p4;

assign grp_fu_2930_p0 = grp_fu_2930_p00;

assign grp_fu_2930_p00 = r_V_10_fu_1202_p4;

assign grp_fu_2939_p0 = grp_fu_2939_p00;

assign grp_fu_2939_p00 = r_V_12_fu_1229_p4;

assign grp_fu_2948_p0 = grp_fu_2948_p00;

assign grp_fu_2948_p00 = r_V_14_fu_1256_p4;

assign grp_fu_2957_p0 = grp_fu_2957_p00;

assign grp_fu_2957_p00 = r_V_16_fu_1283_p4;

assign grp_fu_2966_p0 = grp_fu_2966_p00;

assign grp_fu_2966_p00 = r_V_18_fu_1310_p4;

assign grp_fu_2975_p0 = grp_fu_2975_p00;

assign grp_fu_2975_p00 = r_V_20_fu_1337_p4;

assign grp_fu_2984_p0 = grp_fu_2984_p00;

assign grp_fu_2984_p00 = r_V_22_fu_1364_p4;

assign grp_fu_2993_p0 = grp_fu_2993_p00;

assign grp_fu_2993_p00 = r_V_24_fu_1391_p4;

assign grp_fu_3002_p0 = grp_fu_3002_p00;

assign grp_fu_3002_p00 = r_V_26_fu_1418_p4;

assign grp_fu_3011_p0 = grp_fu_3011_p00;

assign grp_fu_3011_p00 = r_V_28_fu_1445_p4;

assign grp_fu_3020_p0 = grp_fu_3020_p00;

assign grp_fu_3020_p00 = r_V_30_fu_1472_p4;

assign grp_fu_3029_p0 = grp_fu_3029_p00;

assign grp_fu_3029_p00 = r_V_31_fu_1489_p4;

assign grp_fu_3038_p0 = grp_fu_3038_p00;

assign grp_fu_3038_p00 = r_V_33_fu_1516_p4;

assign grp_fu_3047_p0 = grp_fu_3047_p00;

assign grp_fu_3047_p00 = r_V_35_fu_1543_p4;

assign grp_fu_3056_p0 = grp_fu_3056_p00;

assign grp_fu_3056_p00 = r_V_37_fu_1570_p4;

assign grp_fu_3065_p0 = grp_fu_3065_p00;

assign grp_fu_3065_p00 = r_V_39_fu_1597_p4;

assign grp_fu_3074_p0 = grp_fu_3074_p00;

assign grp_fu_3074_p00 = r_V_41_fu_1624_p4;

assign grp_fu_3083_p0 = grp_fu_3083_p00;

assign grp_fu_3083_p00 = r_V_43_fu_1651_p4;

assign grp_fu_3092_p0 = grp_fu_3092_p00;

assign grp_fu_3092_p00 = r_V_45_fu_1678_p4;

assign grp_fu_3101_p0 = grp_fu_3101_p00;

assign grp_fu_3101_p00 = r_V_47_fu_1705_p4;

assign grp_fu_3110_p0 = grp_fu_3110_p00;

assign grp_fu_3110_p00 = r_V_49_fu_1732_p4;

assign grp_fu_3119_p0 = grp_fu_3119_p00;

assign grp_fu_3119_p00 = r_V_51_fu_1759_p4;

assign grp_fu_3128_p0 = grp_fu_3128_p00;

assign grp_fu_3128_p00 = r_V_53_fu_1786_p4;

assign grp_fu_3137_p0 = grp_fu_3137_p00;

assign grp_fu_3137_p00 = r_V_55_fu_1813_p4;

assign grp_fu_3146_p0 = grp_fu_3146_p00;

assign grp_fu_3146_p00 = r_V_57_fu_1840_p4;

assign grp_fu_3155_p0 = grp_fu_3155_p00;

assign grp_fu_3155_p00 = r_V_59_fu_1867_p4;

assign grp_fu_3164_p0 = grp_fu_3164_p00;

assign grp_fu_3164_p00 = r_V_62_fu_1904_p4;

assign grp_fu_3173_p0 = grp_fu_3173_p00;

assign grp_fu_3173_p00 = r_V_63_fu_1921_p4;

assign i_2_fu_396_p2 = (ap_sig_allocacmp_i_1 + 7'd1);

assign icmp_ln1039_1_fu_2835_p2 = (($signed(add_ln840_62_fu_2818_p2) < $signed(zext_ln1039_1_fu_2832_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_2844_p2 = (($signed(add_ln840_62_fu_2818_p2) < $signed(zext_ln1039_2_fu_2841_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_2826_p2 = (($signed(add_ln840_62_fu_2818_p2) < $signed(zext_ln1039_fu_2823_p1)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_390_p2 = ((ap_sig_allocacmp_i_1 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_3207_pp0_iter0_reg = icmp_ln249_reg_3207;

assign icmp_ln253_fu_402_p2 = ((ap_sig_allocacmp_nf_3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_1053_p2 = ((nf_fu_1047_p2 == 32'd64) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1938_p1 = nf_3_reg_3202;

assign local_temp_V_fu_413_p1 = weights_V_TDATA[1:0];

assign nf_4_fu_1059_p3 = ((icmp_ln302_fu_1053_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1047_p2);

assign nf_fu_1047_p2 = (ap_sig_allocacmp_nf_3 + 32'd1);

assign out_V_TDATA = result_V_2_fu_2883_p2;

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1938_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1938_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1938_p1;

assign r_V_10_fu_1202_p4 = {{p_Val2_s_fu_312[21:20]}};

assign r_V_12_fu_1229_p4 = {{p_Val2_s_fu_312[25:24]}};

assign r_V_14_fu_1256_p4 = {{p_Val2_s_fu_312[29:28]}};

assign r_V_16_fu_1283_p4 = {{p_Val2_s_fu_312[33:32]}};

assign r_V_18_fu_1310_p4 = {{p_Val2_s_fu_312[37:36]}};

assign r_V_20_fu_1337_p4 = {{p_Val2_s_fu_312[41:40]}};

assign r_V_22_fu_1364_p4 = {{p_Val2_s_fu_312[45:44]}};

assign r_V_24_fu_1391_p4 = {{p_Val2_s_fu_312[49:48]}};

assign r_V_26_fu_1418_p4 = {{p_Val2_s_fu_312[53:52]}};

assign r_V_28_fu_1445_p4 = {{p_Val2_s_fu_312[57:56]}};

assign r_V_2_fu_1094_p4 = {{p_Val2_s_fu_312[5:4]}};

assign r_V_30_fu_1472_p4 = {{p_Val2_s_fu_312[61:60]}};

assign r_V_31_fu_1489_p4 = {{p_Val2_s_fu_312[63:62]}};

assign r_V_33_fu_1516_p4 = {{p_Val2_s_fu_312[67:66]}};

assign r_V_35_fu_1543_p4 = {{p_Val2_s_fu_312[71:70]}};

assign r_V_37_fu_1570_p4 = {{p_Val2_s_fu_312[75:74]}};

assign r_V_39_fu_1597_p4 = {{p_Val2_s_fu_312[79:78]}};

assign r_V_41_fu_1624_p4 = {{p_Val2_s_fu_312[83:82]}};

assign r_V_43_fu_1651_p4 = {{p_Val2_s_fu_312[87:86]}};

assign r_V_45_fu_1678_p4 = {{p_Val2_s_fu_312[91:90]}};

assign r_V_47_fu_1705_p4 = {{p_Val2_s_fu_312[95:94]}};

assign r_V_49_fu_1732_p4 = {{p_Val2_s_fu_312[99:98]}};

assign r_V_4_fu_1121_p4 = {{p_Val2_s_fu_312[9:8]}};

assign r_V_51_fu_1759_p4 = {{p_Val2_s_fu_312[103:102]}};

assign r_V_53_fu_1786_p4 = {{p_Val2_s_fu_312[107:106]}};

assign r_V_55_fu_1813_p4 = {{p_Val2_s_fu_312[111:110]}};

assign r_V_57_fu_1840_p4 = {{p_Val2_s_fu_312[115:114]}};

assign r_V_59_fu_1867_p4 = {{p_Val2_s_fu_312[119:118]}};

assign r_V_62_fu_1904_p4 = {{p_Val2_s_fu_312[125:124]}};

assign r_V_63_fu_1921_p4 = {{p_Val2_s_fu_312[127:126]}};

assign r_V_6_fu_1148_p4 = {{p_Val2_s_fu_312[13:12]}};

assign r_V_8_fu_1175_p4 = {{p_Val2_s_fu_312[17:16]}};

assign r_V_fu_1080_p1 = p_Val2_s_fu_312[1:0];

assign result_V_2_fu_2883_p2 = (add_ln840_63_fu_2877_p2 + zext_ln840_2_fu_2855_p1);

assign result_V_fu_2850_p2 = (icmp_ln1039_reg_4259 ^ 1'd1);

assign ret_V_11_fu_2046_p0 = ret_V_11_fu_2046_p00;

assign ret_V_11_fu_2046_p00 = r_V_11_reg_3614_pp0_iter2_reg;

assign ret_V_13_fu_2062_p0 = ret_V_13_fu_2062_p00;

assign ret_V_13_fu_2062_p00 = r_V_13_reg_3629_pp0_iter2_reg;

assign ret_V_15_fu_2078_p0 = ret_V_15_fu_2078_p00;

assign ret_V_15_fu_2078_p00 = r_V_15_reg_3644_pp0_iter2_reg;

assign ret_V_17_fu_2094_p0 = ret_V_17_fu_2094_p00;

assign ret_V_17_fu_2094_p00 = r_V_17_reg_3659_pp0_iter2_reg;

assign ret_V_19_fu_2110_p0 = ret_V_19_fu_2110_p00;

assign ret_V_19_fu_2110_p00 = r_V_19_reg_3674_pp0_iter2_reg;

assign ret_V_1_fu_1966_p0 = ret_V_1_fu_1966_p00;

assign ret_V_1_fu_1966_p00 = r_V_1_reg_3539_pp0_iter2_reg;

assign ret_V_21_fu_2126_p0 = ret_V_21_fu_2126_p00;

assign ret_V_21_fu_2126_p00 = r_V_21_reg_3689_pp0_iter2_reg;

assign ret_V_23_fu_2142_p0 = ret_V_23_fu_2142_p00;

assign ret_V_23_fu_2142_p00 = r_V_23_reg_3704_pp0_iter2_reg;

assign ret_V_25_fu_2158_p0 = ret_V_25_fu_2158_p00;

assign ret_V_25_fu_2158_p00 = r_V_25_reg_3719_pp0_iter2_reg;

assign ret_V_27_fu_2174_p0 = ret_V_27_fu_2174_p00;

assign ret_V_27_fu_2174_p00 = r_V_27_reg_3734_pp0_iter2_reg;

assign ret_V_29_fu_2190_p0 = ret_V_29_fu_2190_p00;

assign ret_V_29_fu_2190_p00 = r_V_29_reg_3749_pp0_iter2_reg;

assign ret_V_32_fu_2206_p0 = ret_V_32_fu_2206_p00;

assign ret_V_32_fu_2206_p00 = r_V_32_reg_3774_pp0_iter2_reg;

assign ret_V_34_fu_2222_p0 = ret_V_34_fu_2222_p00;

assign ret_V_34_fu_2222_p00 = r_V_34_reg_3789_pp0_iter2_reg;

assign ret_V_36_fu_2238_p0 = ret_V_36_fu_2238_p00;

assign ret_V_36_fu_2238_p00 = r_V_36_reg_3804_pp0_iter2_reg;

assign ret_V_38_fu_2254_p0 = ret_V_38_fu_2254_p00;

assign ret_V_38_fu_2254_p00 = r_V_38_reg_3819_pp0_iter2_reg;

assign ret_V_3_fu_1982_p0 = ret_V_3_fu_1982_p00;

assign ret_V_3_fu_1982_p00 = r_V_3_reg_3554_pp0_iter2_reg;

assign ret_V_40_fu_2270_p0 = ret_V_40_fu_2270_p00;

assign ret_V_40_fu_2270_p00 = r_V_40_reg_3834_pp0_iter2_reg;

assign ret_V_42_fu_2286_p0 = ret_V_42_fu_2286_p00;

assign ret_V_42_fu_2286_p00 = r_V_42_reg_3849_pp0_iter2_reg;

assign ret_V_44_fu_2302_p0 = ret_V_44_fu_2302_p00;

assign ret_V_44_fu_2302_p00 = r_V_44_reg_3864_pp0_iter2_reg;

assign ret_V_46_fu_2318_p0 = ret_V_46_fu_2318_p00;

assign ret_V_46_fu_2318_p00 = r_V_46_reg_3879_pp0_iter2_reg;

assign ret_V_48_fu_2334_p0 = ret_V_48_fu_2334_p00;

assign ret_V_48_fu_2334_p00 = r_V_48_reg_3894_pp0_iter2_reg;

assign ret_V_50_fu_2350_p0 = ret_V_50_fu_2350_p00;

assign ret_V_50_fu_2350_p00 = r_V_50_reg_3909_pp0_iter2_reg;

assign ret_V_52_fu_2366_p0 = ret_V_52_fu_2366_p00;

assign ret_V_52_fu_2366_p00 = r_V_52_reg_3924_pp0_iter2_reg;

assign ret_V_54_fu_2382_p0 = ret_V_54_fu_2382_p00;

assign ret_V_54_fu_2382_p00 = r_V_54_reg_3939_pp0_iter2_reg;

assign ret_V_56_fu_2398_p0 = ret_V_56_fu_2398_p00;

assign ret_V_56_fu_2398_p00 = r_V_56_reg_3954_pp0_iter2_reg;

assign ret_V_58_fu_2414_p0 = ret_V_58_fu_2414_p00;

assign ret_V_58_fu_2414_p00 = r_V_58_reg_3969_pp0_iter2_reg;

assign ret_V_5_fu_1998_p0 = ret_V_5_fu_1998_p00;

assign ret_V_5_fu_1998_p00 = r_V_5_reg_3569_pp0_iter2_reg;

assign ret_V_60_fu_2430_p0 = ret_V_60_fu_2430_p00;

assign ret_V_60_fu_2430_p00 = r_V_60_reg_3984_pp0_iter2_reg;

assign ret_V_61_fu_2446_p0 = ret_V_61_fu_2446_p00;

assign ret_V_61_fu_2446_p00 = r_V_61_reg_3989_pp0_iter2_reg;

assign ret_V_7_fu_2014_p0 = ret_V_7_fu_2014_p00;

assign ret_V_7_fu_2014_p00 = r_V_7_reg_3584_pp0_iter2_reg;

assign ret_V_9_fu_2030_p0 = ret_V_9_fu_2030_p00;

assign ret_V_9_fu_2030_p00 = r_V_9_reg_3599_pp0_iter2_reg;

assign ret_V_fu_1950_p0 = ret_V_fu_1950_p00;

assign ret_V_fu_1950_p00 = r_V_reg_3534_pp0_iter2_reg;

assign sext_ln840_10_fu_2506_p1 = $signed(add_ln840_9_fu_2500_p2);

assign sext_ln840_11_fu_2510_p1 = grp_fu_3119_p3;

assign sext_ln840_12_fu_2513_p1 = grp_fu_3128_p3;

assign sext_ln840_13_fu_2522_p1 = $signed(add_ln840_12_fu_2516_p2);

assign sext_ln840_14_fu_2763_p1 = $signed(add_ln840_13_reg_4209);

assign sext_ln840_15_fu_2532_p1 = grp_fu_3029_p3;

assign sext_ln840_16_fu_2535_p1 = grp_fu_3038_p3;

assign sext_ln840_17_fu_2544_p1 = $signed(add_ln840_17_fu_2538_p2);

assign sext_ln840_18_fu_2548_p1 = grp_fu_3047_p3;

assign sext_ln840_19_fu_2551_p1 = grp_fu_3056_p3;

assign sext_ln840_1_fu_2456_p1 = grp_fu_3164_p3;

assign sext_ln840_20_fu_2560_p1 = $signed(add_ln840_20_fu_2554_p2);

assign sext_ln840_21_fu_2772_p1 = $signed(add_ln840_21_reg_4214);

assign sext_ln840_22_fu_2570_p1 = grp_fu_3065_p3;

assign sext_ln840_23_fu_2573_p1 = grp_fu_3074_p3;

assign sext_ln840_24_fu_2582_p1 = $signed(add_ln840_24_fu_2576_p2);

assign sext_ln840_25_fu_2586_p1 = grp_fu_3083_p3;

assign sext_ln840_26_fu_2589_p1 = grp_fu_3092_p3;

assign sext_ln840_27_fu_2598_p1 = $signed(add_ln840_27_fu_2592_p2);

assign sext_ln840_28_fu_2775_p1 = $signed(add_ln840_28_reg_4219);

assign sext_ln840_29_fu_2608_p1 = grp_fu_2894_p3;

assign sext_ln840_2_fu_2459_p1 = grp_fu_3155_p3;

assign sext_ln840_30_fu_2611_p1 = grp_fu_2903_p3;

assign sext_ln840_31_fu_2620_p1 = $signed(add_ln840_33_fu_2614_p2);

assign sext_ln840_32_fu_2624_p1 = grp_fu_2912_p3;

assign sext_ln840_33_fu_2627_p1 = grp_fu_2921_p3;

assign sext_ln840_34_fu_2636_p1 = $signed(add_ln840_36_fu_2630_p2);

assign sext_ln840_35_fu_2784_p1 = $signed(add_ln840_37_reg_4224);

assign sext_ln840_36_fu_2646_p1 = grp_fu_2930_p3;

assign sext_ln840_37_fu_2649_p1 = grp_fu_2939_p3;

assign sext_ln840_38_fu_2658_p1 = $signed(add_ln840_40_fu_2652_p2);

assign sext_ln840_39_fu_2662_p1 = grp_fu_2948_p3;

assign sext_ln840_3_fu_2468_p1 = $signed(add_ln840_2_fu_2462_p2);

assign sext_ln840_40_fu_2665_p1 = grp_fu_2957_p3;

assign sext_ln840_41_fu_2674_p1 = $signed(add_ln840_43_fu_2668_p2);

assign sext_ln840_42_fu_2787_p1 = $signed(add_ln840_44_reg_4229);

assign sext_ln840_43_fu_2684_p1 = grp_fu_2966_p3;

assign sext_ln840_44_fu_2687_p1 = grp_fu_2975_p3;

assign sext_ln840_45_fu_2696_p1 = $signed(add_ln840_48_fu_2690_p2);

assign sext_ln840_46_fu_2700_p1 = grp_fu_2984_p3;

assign sext_ln840_47_fu_2703_p1 = grp_fu_2993_p3;

assign sext_ln840_48_fu_2712_p1 = $signed(add_ln840_51_fu_2706_p2);

assign sext_ln840_49_fu_2796_p1 = $signed(add_ln840_52_reg_4234);

assign sext_ln840_4_fu_2472_p1 = grp_fu_3137_p3;

assign sext_ln840_50_fu_2722_p1 = grp_fu_3002_p3;

assign sext_ln840_51_fu_2725_p1 = grp_fu_3011_p3;

assign sext_ln840_52_fu_2734_p1 = $signed(add_ln840_55_fu_2728_p2);

assign sext_ln840_53_fu_2738_p1 = grp_fu_3020_p3;

assign sext_ln840_54_fu_2741_p1 = grp_fu_3173_p3;

assign sext_ln840_55_fu_2750_p1 = $signed(add_ln840_58_fu_2744_p2);

assign sext_ln840_56_fu_2799_p1 = $signed(add_ln840_59_reg_4239);

assign sext_ln840_5_fu_2475_p1 = grp_fu_3146_p3;

assign sext_ln840_6_fu_2484_p1 = $signed(add_ln840_5_fu_2478_p2);

assign sext_ln840_7_fu_2760_p1 = $signed(add_ln840_6_reg_4204);

assign sext_ln840_8_fu_2494_p1 = grp_fu_3101_p3;

assign sext_ln840_9_fu_2497_p1 = grp_fu_3110_p3;

assign xor_ln1039_1_fu_2868_p2 = (icmp_ln1039_2_reg_4269 ^ 1'd1);

assign xor_ln1039_fu_2859_p2 = (icmp_ln1039_1_reg_4264 ^ 1'd1);

assign zext_ln1039_1_fu_2832_p1 = p_ZL7threshs_1_load_reg_4034_pp0_iter5_reg;

assign zext_ln1039_2_fu_2841_p1 = p_ZL7threshs_2_load_reg_4039_pp0_iter5_reg;

assign zext_ln1039_fu_2823_p1 = p_ZL7threshs_0_load_reg_4029_pp0_iter5_reg;

assign zext_ln840_1_fu_2873_p1 = xor_ln1039_1_fu_2868_p2;

assign zext_ln840_2_fu_2855_p1 = result_V_fu_2850_p2;

assign zext_ln840_fu_2864_p1 = xor_ln1039_fu_2859_p2;

endmodule //MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch
