~

# output examples:
## 10b
Simulating a 10 bit SAR ADC
Capacitor mismatch not included
plotting conversion results
SNDR: [62.13335121]
ENOB: [10.02879588]

## 10b
Simulating a 16 bit SAR ADC
Capacitor mismatch not included
plotting conversion results
SNDR: [98.22691503]
ENOB: [16.02440449]
