5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd task2.3.vcd -o task2.3.cdd -v task2.3.v
3 0 $root $root NA 0 0 1
3 0 main main task2.3.v 1 41 1
2 1 6 1000c 2 3b 2100a 0 0 1 2 1102 delay_for_a
2 2 7 1000c 2 3b 2000a 0 0 1 2 1102 delay_for_a
2 3 8 1000c 1 3b 20002 0 0 1 2 102 delay_for_a
2 4 9 1000c 0 3b 20002 0 0 1 2 2 delay_for_a
2 5 13 50008 1 0 20004 0 0 1 4 0
2 6 13 10001 0 1 400 0 0 a
2 7 13 10008 1 37 1006 5 6
2 8 14 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 9 14 10002 2 2c 12000a 8 0 32 2 aa aa aa aa aa aa aa aa
2 10 15 50008 1 0 20008 0 0 1 4 1
2 11 15 10001 0 1 400 0 0 a
2 12 15 10008 1 37 a 10 11
2 13 16 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 14 16 10002 2 2c 12000a 13 0 32 2 aa aa aa aa aa aa aa aa
2 15 17 50008 1 0 20004 0 0 1 4 0
2 16 17 10001 0 1 400 0 0 a
2 17 17 10008 1 37 6 15 16
2 18 18 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 19 18 10002 2 2c 12000a 18 0 32 2 aa aa aa aa aa aa aa aa
2 20 19 50008 1 0 20004 0 0 1 4 0
2 21 19 10001 0 1 400 0 0 a
2 22 19 10008 1 37 6 20 21
2 23 20 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 24 20 10002 2 2c 12000a 23 0 32 2 aa aa aa aa aa aa aa aa
2 25 21 50008 1 0 20008 0 0 1 4 1
2 26 21 10001 0 1 400 0 0 a
2 27 21 10008 1 37 a 25 26
1 a 3 830004 1 0 0 0 1 1 1102
4 4 0 0
4 3 4 0
4 2 3 0
4 1 2 0
4 27 0 0
4 24 27 0
4 22 24 24
4 19 22 0
4 17 19 19
4 14 17 0
4 12 14 14
4 9 12 0
4 7 9 9
3 3 main.delay_for_a main.delay_for_a task2.3.v 33 39 1
2 28 36 c000c 5 1 c 0 0 a
2 29 36 4000a 0 2a 20000 0 0 1 2 2
2 30 36 4000c 8 27 3100a 28 29 1 2 2
4 30 0 0
