#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n4575.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3520.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4575.clk[0] (.latch)                                            1.014     1.014
n4575.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5133.in[1] (.names)                                             1.014     2.070
n5133.out[0] (.names)                                            0.261     2.331
n5147.in[0] (.names)                                             1.014     3.344
n5147.out[0] (.names)                                            0.261     3.605
n5941.in[0] (.names)                                             1.014     4.619
n5941.out[0] (.names)                                            0.261     4.880
n5675.in[0] (.names)                                             1.014     5.894
n5675.out[0] (.names)                                            0.261     6.155
n5942.in[0] (.names)                                             1.014     7.169
n5942.out[0] (.names)                                            0.261     7.430
n5946.in[0] (.names)                                             1.014     8.444
n5946.out[0] (.names)                                            0.261     8.705
n5983.in[0] (.names)                                             1.014     9.719
n5983.out[0] (.names)                                            0.261     9.980
n5984.in[0] (.names)                                             1.014    10.993
n5984.out[0] (.names)                                            0.261    11.254
n5952.in[0] (.names)                                             1.014    12.268
n5952.out[0] (.names)                                            0.261    12.529
n5938.in[1] (.names)                                             1.014    13.543
n5938.out[0] (.names)                                            0.261    13.804
n5939.in[1] (.names)                                             1.014    14.818
n5939.out[0] (.names)                                            0.261    15.079
n5923.in[0] (.names)                                             1.014    16.093
n5923.out[0] (.names)                                            0.261    16.354
n5944.in[0] (.names)                                             1.014    17.367
n5944.out[0] (.names)                                            0.261    17.628
n5919.in[0] (.names)                                             1.014    18.642
n5919.out[0] (.names)                                            0.261    18.903
n5955.in[0] (.names)                                             1.014    19.917
n5955.out[0] (.names)                                            0.261    20.178
n5913.in[0] (.names)                                             1.014    21.192
n5913.out[0] (.names)                                            0.261    21.453
n5914.in[0] (.names)                                             1.014    22.467
n5914.out[0] (.names)                                            0.261    22.728
n5927.in[2] (.names)                                             1.014    23.742
n5927.out[0] (.names)                                            0.261    24.003
n5699.in[0] (.names)                                             1.014    25.016
n5699.out[0] (.names)                                            0.261    25.277
n4123.in[1] (.names)                                             1.014    26.291
n4123.out[0] (.names)                                            0.261    26.552
n8838.in[1] (.names)                                             1.014    27.566
n8838.out[0] (.names)                                            0.261    27.827
n4038.in[0] (.names)                                             1.014    28.841
n4038.out[0] (.names)                                            0.261    29.102
n8822.in[0] (.names)                                             1.014    30.116
n8822.out[0] (.names)                                            0.261    30.377
n8823.in[0] (.names)                                             1.014    31.390
n8823.out[0] (.names)                                            0.261    31.651
n8827.in[0] (.names)                                             1.014    32.665
n8827.out[0] (.names)                                            0.261    32.926
n8251.in[0] (.names)                                             1.014    33.940
n8251.out[0] (.names)                                            0.261    34.201
n3402.in[0] (.names)                                             1.014    35.215
n3402.out[0] (.names)                                            0.261    35.476
n8832.in[0] (.names)                                             1.014    36.490
n8832.out[0] (.names)                                            0.261    36.751
n3196.in[0] (.names)                                             1.014    37.765
n3196.out[0] (.names)                                            0.261    38.026
n8768.in[0] (.names)                                             1.014    39.039
n8768.out[0] (.names)                                            0.261    39.300
n8769.in[0] (.names)                                             1.014    40.314
n8769.out[0] (.names)                                            0.261    40.575
n8798.in[1] (.names)                                             1.014    41.589
n8798.out[0] (.names)                                            0.261    41.850
n8814.in[2] (.names)                                             1.014    42.864
n8814.out[0] (.names)                                            0.261    43.125
n8762.in[0] (.names)                                             1.014    44.139
n8762.out[0] (.names)                                            0.261    44.400
n8585.in[1] (.names)                                             1.014    45.413
n8585.out[0] (.names)                                            0.261    45.674
n8764.in[0] (.names)                                             1.014    46.688
n8764.out[0] (.names)                                            0.261    46.949
n9245.in[1] (.names)                                             1.014    47.963
n9245.out[0] (.names)                                            0.261    48.224
n4588.in[0] (.names)                                             1.014    49.238
n4588.out[0] (.names)                                            0.261    49.499
n3319.in[1] (.names)                                             1.014    50.513
n3319.out[0] (.names)                                            0.261    50.774
n3520.in[1] (.names)                                             1.014    51.787
n3520.out[0] (.names)                                            0.261    52.048
out:n3520.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n4690.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3356.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4690.clk[0] (.latch)                                            1.014     1.014
n4690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6517.in[1] (.names)                                             1.014     2.070
n6517.out[0] (.names)                                            0.261     2.331
n6341.in[0] (.names)                                             1.014     3.344
n6341.out[0] (.names)                                            0.261     3.605
n6314.in[1] (.names)                                             1.014     4.619
n6314.out[0] (.names)                                            0.261     4.880
n6315.in[1] (.names)                                             1.014     5.894
n6315.out[0] (.names)                                            0.261     6.155
n6316.in[0] (.names)                                             1.014     7.169
n6316.out[0] (.names)                                            0.261     7.430
n6317.in[0] (.names)                                             1.014     8.444
n6317.out[0] (.names)                                            0.261     8.705
n6321.in[1] (.names)                                             1.014     9.719
n6321.out[0] (.names)                                            0.261     9.980
n6300.in[0] (.names)                                             1.014    10.993
n6300.out[0] (.names)                                            0.261    11.254
n6301.in[1] (.names)                                             1.014    12.268
n6301.out[0] (.names)                                            0.261    12.529
n6312.in[2] (.names)                                             1.014    13.543
n6312.out[0] (.names)                                            0.261    13.804
n6319.in[0] (.names)                                             1.014    14.818
n6319.out[0] (.names)                                            0.261    15.079
n6320.in[1] (.names)                                             1.014    16.093
n6320.out[0] (.names)                                            0.261    16.354
n6290.in[0] (.names)                                             1.014    17.367
n6290.out[0] (.names)                                            0.261    17.628
n6291.in[1] (.names)                                             1.014    18.642
n6291.out[0] (.names)                                            0.261    18.903
n6293.in[2] (.names)                                             1.014    19.917
n6293.out[0] (.names)                                            0.261    20.178
n6294.in[0] (.names)                                             1.014    21.192
n6294.out[0] (.names)                                            0.261    21.453
n6297.in[3] (.names)                                             1.014    22.467
n6297.out[0] (.names)                                            0.261    22.728
n6298.in[0] (.names)                                             1.014    23.742
n6298.out[0] (.names)                                            0.261    24.003
n6308.in[3] (.names)                                             1.014    25.016
n6308.out[0] (.names)                                            0.261    25.277
n6309.in[1] (.names)                                             1.014    26.291
n6309.out[0] (.names)                                            0.261    26.552
n3566.in[1] (.names)                                             1.014    27.566
n3566.out[0] (.names)                                            0.261    27.827
n6751.in[2] (.names)                                             1.014    28.841
n6751.out[0] (.names)                                            0.261    29.102
n6755.in[1] (.names)                                             1.014    30.116
n6755.out[0] (.names)                                            0.261    30.377
n6756.in[2] (.names)                                             1.014    31.390
n6756.out[0] (.names)                                            0.261    31.651
n6792.in[2] (.names)                                             1.014    32.665
n6792.out[0] (.names)                                            0.261    32.926
n6800.in[0] (.names)                                             1.014    33.940
n6800.out[0] (.names)                                            0.261    34.201
n6804.in[0] (.names)                                             1.014    35.215
n6804.out[0] (.names)                                            0.261    35.476
n6786.in[0] (.names)                                             1.014    36.490
n6786.out[0] (.names)                                            0.261    36.751
n6788.in[1] (.names)                                             1.014    37.765
n6788.out[0] (.names)                                            0.261    38.026
n6807.in[0] (.names)                                             1.014    39.039
n6807.out[0] (.names)                                            0.261    39.300
n6808.in[0] (.names)                                             1.014    40.314
n6808.out[0] (.names)                                            0.261    40.575
n6809.in[0] (.names)                                             1.014    41.589
n6809.out[0] (.names)                                            0.261    41.850
n6770.in[0] (.names)                                             1.014    42.864
n6770.out[0] (.names)                                            0.261    43.125
n6772.in[1] (.names)                                             1.014    44.139
n6772.out[0] (.names)                                            0.261    44.400
n6773.in[1] (.names)                                             1.014    45.413
n6773.out[0] (.names)                                            0.261    45.674
n6272.in[0] (.names)                                             1.014    46.688
n6272.out[0] (.names)                                            0.261    46.949
n6777.in[1] (.names)                                             1.014    47.963
n6777.out[0] (.names)                                            0.261    48.224
n8777.in[1] (.names)                                             1.014    49.238
n8777.out[0] (.names)                                            0.261    49.499
n6643.in[0] (.names)                                             1.014    50.513
n6643.out[0] (.names)                                            0.261    50.774
n3356.in[1] (.names)                                             1.014    51.787
n3356.out[0] (.names)                                            0.261    52.048
out:n3356.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n6797.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3866.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6797.clk[0] (.latch)                                            1.014     1.014
n6797.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12849.in[2] (.names)                                            1.014     2.070
n12849.out[0] (.names)                                           0.261     2.331
n13184.in[1] (.names)                                            1.014     3.344
n13184.out[0] (.names)                                           0.261     3.605
n13185.in[0] (.names)                                            1.014     4.619
n13185.out[0] (.names)                                           0.261     4.880
n13015.in[2] (.names)                                            1.014     5.894
n13015.out[0] (.names)                                           0.261     6.155
n12494.in[0] (.names)                                            1.014     7.169
n12494.out[0] (.names)                                           0.261     7.430
n12609.in[2] (.names)                                            1.014     8.444
n12609.out[0] (.names)                                           0.261     8.705
n13017.in[1] (.names)                                            1.014     9.719
n13017.out[0] (.names)                                           0.261     9.980
n12981.in[0] (.names)                                            1.014    10.993
n12981.out[0] (.names)                                           0.261    11.254
n11812.in[0] (.names)                                            1.014    12.268
n11812.out[0] (.names)                                           0.261    12.529
n11697.in[3] (.names)                                            1.014    13.543
n11697.out[0] (.names)                                           0.261    13.804
n11813.in[0] (.names)                                            1.014    14.818
n11813.out[0] (.names)                                           0.261    15.079
n3423.in[1] (.names)                                             1.014    16.093
n3423.out[0] (.names)                                            0.261    16.354
n11792.in[1] (.names)                                            1.014    17.367
n11792.out[0] (.names)                                           0.261    17.628
n11830.in[0] (.names)                                            1.014    18.642
n11830.out[0] (.names)                                           0.261    18.903
n11941.in[2] (.names)                                            1.014    19.917
n11941.out[0] (.names)                                           0.261    20.178
n11948.in[1] (.names)                                            1.014    21.192
n11948.out[0] (.names)                                           0.261    21.453
n11939.in[0] (.names)                                            1.014    22.467
n11939.out[0] (.names)                                           0.261    22.728
n11942.in[1] (.names)                                            1.014    23.742
n11942.out[0] (.names)                                           0.261    24.003
n11952.in[1] (.names)                                            1.014    25.016
n11952.out[0] (.names)                                           0.261    25.277
n11956.in[0] (.names)                                            1.014    26.291
n11956.out[0] (.names)                                           0.261    26.552
n11911.in[1] (.names)                                            1.014    27.566
n11911.out[0] (.names)                                           0.261    27.827
n11894.in[2] (.names)                                            1.014    28.841
n11894.out[0] (.names)                                           0.261    29.102
n4308.in[0] (.names)                                             1.014    30.116
n4308.out[0] (.names)                                            0.261    30.377
n11884.in[0] (.names)                                            1.014    31.390
n11884.out[0] (.names)                                           0.261    31.651
n9761.in[1] (.names)                                             1.014    32.665
n9761.out[0] (.names)                                            0.261    32.926
n11885.in[1] (.names)                                            1.014    33.940
n11885.out[0] (.names)                                           0.261    34.201
n3806.in[1] (.names)                                             1.014    35.215
n3806.out[0] (.names)                                            0.261    35.476
n12178.in[1] (.names)                                            1.014    36.490
n12178.out[0] (.names)                                           0.261    36.751
n12191.in[3] (.names)                                            1.014    37.765
n12191.out[0] (.names)                                           0.261    38.026
n12424.in[2] (.names)                                            1.014    39.039
n12424.out[0] (.names)                                           0.261    39.300
n12410.in[2] (.names)                                            1.014    40.314
n12410.out[0] (.names)                                           0.261    40.575
n12427.in[0] (.names)                                            1.014    41.589
n12427.out[0] (.names)                                           0.261    41.850
n3487.in[0] (.names)                                             1.014    42.864
n3487.out[0] (.names)                                            0.261    43.125
n12278.in[0] (.names)                                            1.014    44.139
n12278.out[0] (.names)                                           0.261    44.400
n3230.in[0] (.names)                                             1.014    45.413
n3230.out[0] (.names)                                            0.261    45.674
n12403.in[0] (.names)                                            1.014    46.688
n12403.out[0] (.names)                                           0.261    46.949
n4320.in[0] (.names)                                             1.014    47.963
n4320.out[0] (.names)                                            0.261    48.224
n6940.in[2] (.names)                                             1.014    49.238
n6940.out[0] (.names)                                            0.261    49.499
n8997.in[1] (.names)                                             1.014    50.513
n8997.out[0] (.names)                                            0.261    50.774
n3866.in[1] (.names)                                             1.014    51.787
n3866.out[0] (.names)                                            0.261    52.048
out:n3866.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3545.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[2] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9480.in[0] (.names)                                             1.014     3.344
n9480.out[0] (.names)                                            0.261     3.605
n9487.in[3] (.names)                                             1.014     4.619
n9487.out[0] (.names)                                            0.261     4.880
n9482.in[0] (.names)                                             1.014     5.894
n9482.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n7316.in[1] (.names)                                             1.014     8.444
n7316.out[0] (.names)                                            0.261     8.705
n9476.in[1] (.names)                                             1.014     9.719
n9476.out[0] (.names)                                            0.261     9.980
n9483.in[2] (.names)                                             1.014    10.993
n9483.out[0] (.names)                                            0.261    11.254
n4064.in[1] (.names)                                             1.014    12.268
n4064.out[0] (.names)                                            0.261    12.529
n9493.in[1] (.names)                                             1.014    13.543
n9493.out[0] (.names)                                            0.261    13.804
n9509.in[1] (.names)                                             1.014    14.818
n9509.out[0] (.names)                                            0.261    15.079
n9470.in[0] (.names)                                             1.014    16.093
n9470.out[0] (.names)                                            0.261    16.354
n9471.in[0] (.names)                                             1.014    17.367
n9471.out[0] (.names)                                            0.261    17.628
n9517.in[0] (.names)                                             1.014    18.642
n9517.out[0] (.names)                                            0.261    18.903
n9518.in[0] (.names)                                             1.014    19.917
n9518.out[0] (.names)                                            0.261    20.178
n3733.in[2] (.names)                                             1.014    21.192
n3733.out[0] (.names)                                            0.261    21.453
n9450.in[1] (.names)                                             1.014    22.467
n9450.out[0] (.names)                                            0.261    22.728
n9451.in[2] (.names)                                             1.014    23.742
n9451.out[0] (.names)                                            0.261    24.003
n9389.in[1] (.names)                                             1.014    25.016
n9389.out[0] (.names)                                            0.261    25.277
n9460.in[2] (.names)                                             1.014    26.291
n9460.out[0] (.names)                                            0.261    26.552
n9461.in[1] (.names)                                             1.014    27.566
n9461.out[0] (.names)                                            0.261    27.827
n7047.in[1] (.names)                                             1.014    28.841
n7047.out[0] (.names)                                            0.261    29.102
n6137.in[3] (.names)                                             1.014    30.116
n6137.out[0] (.names)                                            0.261    30.377
n7067.in[3] (.names)                                             1.014    31.390
n7067.out[0] (.names)                                            0.261    31.651
n7068.in[0] (.names)                                             1.014    32.665
n7068.out[0] (.names)                                            0.261    32.926
n6734.in[2] (.names)                                             1.014    33.940
n6734.out[0] (.names)                                            0.261    34.201
n4354.in[1] (.names)                                             1.014    35.215
n4354.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n7075.in[2] (.names)                                             1.014    37.765
n7075.out[0] (.names)                                            0.261    38.026
n7080.in[0] (.names)                                             1.014    39.039
n7080.out[0] (.names)                                            0.261    39.300
n6911.in[1] (.names)                                             1.014    40.314
n6911.out[0] (.names)                                            0.261    40.575
n7083.in[1] (.names)                                             1.014    41.589
n7083.out[0] (.names)                                            0.261    41.850
n8742.in[0] (.names)                                             1.014    42.864
n8742.out[0] (.names)                                            0.261    43.125
n8732.in[0] (.names)                                             1.014    44.139
n8732.out[0] (.names)                                            0.261    44.400
n8627.in[2] (.names)                                             1.014    45.413
n8627.out[0] (.names)                                            0.261    45.674
n8628.in[2] (.names)                                             1.014    46.688
n8628.out[0] (.names)                                            0.261    46.949
n8630.in[1] (.names)                                             1.014    47.963
n8630.out[0] (.names)                                            0.261    48.224
n8632.in[1] (.names)                                             1.014    49.238
n8632.out[0] (.names)                                            0.261    49.499
n8668.in[3] (.names)                                             1.014    50.513
n8668.out[0] (.names)                                            0.261    50.774
n3545.in[1] (.names)                                             1.014    51.787
n3545.out[0] (.names)                                            0.261    52.048
out:n3545.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4223.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n8529.in[1] (.names)                                             1.014    19.917
n8529.out[0] (.names)                                            0.261    20.178
n8530.in[1] (.names)                                             1.014    21.192
n8530.out[0] (.names)                                            0.261    21.453
n8548.in[2] (.names)                                             1.014    22.467
n8548.out[0] (.names)                                            0.261    22.728
n8551.in[0] (.names)                                             1.014    23.742
n8551.out[0] (.names)                                            0.261    24.003
n8554.in[0] (.names)                                             1.014    25.016
n8554.out[0] (.names)                                            0.261    25.277
n7185.in[0] (.names)                                             1.014    26.291
n7185.out[0] (.names)                                            0.261    26.552
n7188.in[0] (.names)                                             1.014    27.566
n7188.out[0] (.names)                                            0.261    27.827
n7197.in[0] (.names)                                             1.014    28.841
n7197.out[0] (.names)                                            0.261    29.102
n7199.in[1] (.names)                                             1.014    30.116
n7199.out[0] (.names)                                            0.261    30.377
n3161.in[0] (.names)                                             1.014    31.390
n3161.out[0] (.names)                                            0.261    31.651
n7202.in[0] (.names)                                             1.014    32.665
n7202.out[0] (.names)                                            0.261    32.926
n7203.in[0] (.names)                                             1.014    33.940
n7203.out[0] (.names)                                            0.261    34.201
n4322.in[1] (.names)                                             1.014    35.215
n4322.out[0] (.names)                                            0.261    35.476
n7214.in[0] (.names)                                             1.014    36.490
n7214.out[0] (.names)                                            0.261    36.751
n7242.in[0] (.names)                                             1.014    37.765
n7242.out[0] (.names)                                            0.261    38.026
n7206.in[2] (.names)                                             1.014    39.039
n7206.out[0] (.names)                                            0.261    39.300
n7207.in[0] (.names)                                             1.014    40.314
n7207.out[0] (.names)                                            0.261    40.575
n7157.in[1] (.names)                                             1.014    41.589
n7157.out[0] (.names)                                            0.261    41.850
n7166.in[1] (.names)                                             1.014    42.864
n7166.out[0] (.names)                                            0.261    43.125
n3438.in[1] (.names)                                             1.014    44.139
n3438.out[0] (.names)                                            0.261    44.400
n7243.in[0] (.names)                                             1.014    45.413
n7243.out[0] (.names)                                            0.261    45.674
n7029.in[1] (.names)                                             1.014    46.688
n7029.out[0] (.names)                                            0.261    46.949
n7246.in[0] (.names)                                             1.014    47.963
n7246.out[0] (.names)                                            0.261    48.224
n7016.in[0] (.names)                                             1.014    49.238
n7016.out[0] (.names)                                            0.261    49.499
n3099.in[0] (.names)                                             1.014    50.513
n3099.out[0] (.names)                                            0.261    50.774
n4223.in[0] (.names)                                             1.014    51.787
n4223.out[0] (.names)                                            0.261    52.048
out:n4223.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n6229.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4154.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6229.clk[0] (.latch)                                            1.014     1.014
n6229.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10435.in[0] (.names)                                            1.014     2.070
n10435.out[0] (.names)                                           0.261     2.331
n10436.in[2] (.names)                                            1.014     3.344
n10436.out[0] (.names)                                           0.261     3.605
n10354.in[2] (.names)                                            1.014     4.619
n10354.out[0] (.names)                                           0.261     4.880
n10445.in[0] (.names)                                            1.014     5.894
n10445.out[0] (.names)                                           0.261     6.155
n10585.in[1] (.names)                                            1.014     7.169
n10585.out[0] (.names)                                           0.261     7.430
n10409.in[0] (.names)                                            1.014     8.444
n10409.out[0] (.names)                                           0.261     8.705
n10533.in[0] (.names)                                            1.014     9.719
n10533.out[0] (.names)                                           0.261     9.980
n10586.in[0] (.names)                                            1.014    10.993
n10586.out[0] (.names)                                           0.261    11.254
n10567.in[0] (.names)                                            1.014    12.268
n10567.out[0] (.names)                                           0.261    12.529
n10295.in[0] (.names)                                            1.014    13.543
n10295.out[0] (.names)                                           0.261    13.804
n10296.in[0] (.names)                                            1.014    14.818
n10296.out[0] (.names)                                           0.261    15.079
n10253.in[1] (.names)                                            1.014    16.093
n10253.out[0] (.names)                                           0.261    16.354
n10299.in[1] (.names)                                            1.014    17.367
n10299.out[0] (.names)                                           0.261    17.628
n10302.in[1] (.names)                                            1.014    18.642
n10302.out[0] (.names)                                           0.261    18.903
n10280.in[0] (.names)                                            1.014    19.917
n10280.out[0] (.names)                                           0.261    20.178
n10281.in[1] (.names)                                            1.014    21.192
n10281.out[0] (.names)                                           0.261    21.453
n3465.in[0] (.names)                                             1.014    22.467
n3465.out[0] (.names)                                            0.261    22.728
n10282.in[0] (.names)                                            1.014    23.742
n10282.out[0] (.names)                                           0.261    24.003
n10304.in[2] (.names)                                            1.014    25.016
n10304.out[0] (.names)                                           0.261    25.277
n4069.in[2] (.names)                                             1.014    26.291
n4069.out[0] (.names)                                            0.261    26.552
n10305.in[0] (.names)                                            1.014    27.566
n10305.out[0] (.names)                                           0.261    27.827
n10309.in[0] (.names)                                            1.014    28.841
n10309.out[0] (.names)                                           0.261    29.102
n10262.in[1] (.names)                                            1.014    30.116
n10262.out[0] (.names)                                           0.261    30.377
n10310.in[0] (.names)                                            1.014    31.390
n10310.out[0] (.names)                                           0.261    31.651
n10072.in[1] (.names)                                            1.014    32.665
n10072.out[0] (.names)                                           0.261    32.926
n10073.in[1] (.names)                                            1.014    33.940
n10073.out[0] (.names)                                           0.261    34.201
n3947.in[0] (.names)                                             1.014    35.215
n3947.out[0] (.names)                                            0.261    35.476
n10084.in[0] (.names)                                            1.014    36.490
n10084.out[0] (.names)                                           0.261    36.751
n9918.in[1] (.names)                                             1.014    37.765
n9918.out[0] (.names)                                            0.261    38.026
n10085.in[0] (.names)                                            1.014    39.039
n10085.out[0] (.names)                                           0.261    39.300
n9723.in[0] (.names)                                             1.014    40.314
n9723.out[0] (.names)                                            0.261    40.575
n10027.in[1] (.names)                                            1.014    41.589
n10027.out[0] (.names)                                           0.261    41.850
n10028.in[1] (.names)                                            1.014    42.864
n10028.out[0] (.names)                                           0.261    43.125
n10034.in[2] (.names)                                            1.014    44.139
n10034.out[0] (.names)                                           0.261    44.400
n3152.in[0] (.names)                                             1.014    45.413
n3152.out[0] (.names)                                            0.261    45.674
n10035.in[0] (.names)                                            1.014    46.688
n10035.out[0] (.names)                                           0.261    46.949
n10088.in[2] (.names)                                            1.014    47.963
n10088.out[0] (.names)                                           0.261    48.224
n9784.in[0] (.names)                                             1.014    49.238
n9784.out[0] (.names)                                            0.261    49.499
n4493.in[0] (.names)                                             1.014    50.513
n4493.out[0] (.names)                                            0.261    50.774
n4154.in[0] (.names)                                             1.014    51.787
n4154.out[0] (.names)                                            0.261    52.048
out:n4154.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n3681.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3772.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3681.clk[0] (.latch)                                            1.014     1.014
n3681.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6263.in[1] (.names)                                             1.014     2.070
n6263.out[0] (.names)                                            0.261     2.331
n4168.in[1] (.names)                                             1.014     3.344
n4168.out[0] (.names)                                            0.261     3.605
n5251.in[0] (.names)                                             1.014     4.619
n5251.out[0] (.names)                                            0.261     4.880
n5252.in[0] (.names)                                             1.014     5.894
n5252.out[0] (.names)                                            0.261     6.155
n3113.in[0] (.names)                                             1.014     7.169
n3113.out[0] (.names)                                            0.261     7.430
n5513.in[0] (.names)                                             1.014     8.444
n5513.out[0] (.names)                                            0.261     8.705
n5548.in[1] (.names)                                             1.014     9.719
n5548.out[0] (.names)                                            0.261     9.980
n5555.in[2] (.names)                                             1.014    10.993
n5555.out[0] (.names)                                            0.261    11.254
n5451.in[0] (.names)                                             1.014    12.268
n5451.out[0] (.names)                                            0.261    12.529
n5453.in[1] (.names)                                             1.014    13.543
n5453.out[0] (.names)                                            0.261    13.804
n5454.in[0] (.names)                                             1.014    14.818
n5454.out[0] (.names)                                            0.261    15.079
n5470.in[1] (.names)                                             1.014    16.093
n5470.out[0] (.names)                                            0.261    16.354
n5473.in[0] (.names)                                             1.014    17.367
n5473.out[0] (.names)                                            0.261    17.628
n5474.in[0] (.names)                                             1.014    18.642
n5474.out[0] (.names)                                            0.261    18.903
n5479.in[1] (.names)                                             1.014    19.917
n5479.out[0] (.names)                                            0.261    20.178
n5480.in[0] (.names)                                             1.014    21.192
n5480.out[0] (.names)                                            0.261    21.453
n5562.in[2] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5563.in[0] (.names)                                             1.014    23.742
n5563.out[0] (.names)                                            0.261    24.003
n5575.in[2] (.names)                                             1.014    25.016
n5575.out[0] (.names)                                            0.261    25.277
n5576.in[1] (.names)                                             1.014    26.291
n5576.out[0] (.names)                                            0.261    26.552
n5568.in[1] (.names)                                             1.014    27.566
n5568.out[0] (.names)                                            0.261    27.827
n5457.in[1] (.names)                                             1.014    28.841
n5457.out[0] (.names)                                            0.261    29.102
n3384.in[0] (.names)                                             1.014    30.116
n3384.out[0] (.names)                                            0.261    30.377
n5570.in[1] (.names)                                             1.014    31.390
n5570.out[0] (.names)                                            0.261    31.651
n5585.in[0] (.names)                                             1.014    32.665
n5585.out[0] (.names)                                            0.261    32.926
n5589.in[0] (.names)                                             1.014    33.940
n5589.out[0] (.names)                                            0.261    34.201
n3282.in[2] (.names)                                             1.014    35.215
n3282.out[0] (.names)                                            0.261    35.476
n4628.in[0] (.names)                                             1.014    36.490
n4628.out[0] (.names)                                            0.261    36.751
n3751.in[0] (.names)                                             1.014    37.765
n3751.out[0] (.names)                                            0.261    38.026
n5592.in[0] (.names)                                             1.014    39.039
n5592.out[0] (.names)                                            0.261    39.300
n5489.in[0] (.names)                                             1.014    40.314
n5489.out[0] (.names)                                            0.261    40.575
n5597.in[0] (.names)                                             1.014    41.589
n5597.out[0] (.names)                                            0.261    41.850
n5598.in[0] (.names)                                             1.014    42.864
n5598.out[0] (.names)                                            0.261    43.125
n5784.in[0] (.names)                                             1.014    44.139
n5784.out[0] (.names)                                            0.261    44.400
n5791.in[0] (.names)                                             1.014    45.413
n5791.out[0] (.names)                                            0.261    45.674
n5801.in[0] (.names)                                             1.014    46.688
n5801.out[0] (.names)                                            0.261    46.949
n5802.in[0] (.names)                                             1.014    47.963
n5802.out[0] (.names)                                            0.261    48.224
n4654.in[3] (.names)                                             1.014    49.238
n4654.out[0] (.names)                                            0.261    49.499
n4748.in[0] (.names)                                             1.014    50.513
n4748.out[0] (.names)                                            0.261    50.774
n3772.in[0] (.names)                                             1.014    51.787
n3772.out[0] (.names)                                            0.261    52.048
out:n3772.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3796.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[2] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9480.in[0] (.names)                                             1.014     3.344
n9480.out[0] (.names)                                            0.261     3.605
n9487.in[3] (.names)                                             1.014     4.619
n9487.out[0] (.names)                                            0.261     4.880
n9482.in[0] (.names)                                             1.014     5.894
n9482.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n7316.in[1] (.names)                                             1.014     8.444
n7316.out[0] (.names)                                            0.261     8.705
n9476.in[1] (.names)                                             1.014     9.719
n9476.out[0] (.names)                                            0.261     9.980
n9483.in[2] (.names)                                             1.014    10.993
n9483.out[0] (.names)                                            0.261    11.254
n4064.in[1] (.names)                                             1.014    12.268
n4064.out[0] (.names)                                            0.261    12.529
n9493.in[1] (.names)                                             1.014    13.543
n9493.out[0] (.names)                                            0.261    13.804
n9509.in[1] (.names)                                             1.014    14.818
n9509.out[0] (.names)                                            0.261    15.079
n9470.in[0] (.names)                                             1.014    16.093
n9470.out[0] (.names)                                            0.261    16.354
n9471.in[0] (.names)                                             1.014    17.367
n9471.out[0] (.names)                                            0.261    17.628
n9517.in[0] (.names)                                             1.014    18.642
n9517.out[0] (.names)                                            0.261    18.903
n9518.in[0] (.names)                                             1.014    19.917
n9518.out[0] (.names)                                            0.261    20.178
n3733.in[2] (.names)                                             1.014    21.192
n3733.out[0] (.names)                                            0.261    21.453
n9450.in[1] (.names)                                             1.014    22.467
n9450.out[0] (.names)                                            0.261    22.728
n9451.in[2] (.names)                                             1.014    23.742
n9451.out[0] (.names)                                            0.261    24.003
n9389.in[1] (.names)                                             1.014    25.016
n9389.out[0] (.names)                                            0.261    25.277
n9460.in[2] (.names)                                             1.014    26.291
n9460.out[0] (.names)                                            0.261    26.552
n9461.in[1] (.names)                                             1.014    27.566
n9461.out[0] (.names)                                            0.261    27.827
n7047.in[1] (.names)                                             1.014    28.841
n7047.out[0] (.names)                                            0.261    29.102
n6137.in[3] (.names)                                             1.014    30.116
n6137.out[0] (.names)                                            0.261    30.377
n7067.in[3] (.names)                                             1.014    31.390
n7067.out[0] (.names)                                            0.261    31.651
n7068.in[0] (.names)                                             1.014    32.665
n7068.out[0] (.names)                                            0.261    32.926
n6734.in[2] (.names)                                             1.014    33.940
n6734.out[0] (.names)                                            0.261    34.201
n4354.in[1] (.names)                                             1.014    35.215
n4354.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n7075.in[2] (.names)                                             1.014    37.765
n7075.out[0] (.names)                                            0.261    38.026
n7080.in[0] (.names)                                             1.014    39.039
n7080.out[0] (.names)                                            0.261    39.300
n6911.in[1] (.names)                                             1.014    40.314
n6911.out[0] (.names)                                            0.261    40.575
n7083.in[1] (.names)                                             1.014    41.589
n7083.out[0] (.names)                                            0.261    41.850
n9203.in[3] (.names)                                             1.014    42.864
n9203.out[0] (.names)                                            0.261    43.125
n9206.in[2] (.names)                                             1.014    44.139
n9206.out[0] (.names)                                            0.261    44.400
n9214.in[2] (.names)                                             1.014    45.413
n9214.out[0] (.names)                                            0.261    45.674
n9262.in[2] (.names)                                             1.014    46.688
n9262.out[0] (.names)                                            0.261    46.949
n9265.in[1] (.names)                                             1.014    47.963
n9265.out[0] (.names)                                            0.261    48.224
n4365.in[2] (.names)                                             1.014    49.238
n4365.out[0] (.names)                                            0.261    49.499
n4699.in[0] (.names)                                             1.014    50.513
n4699.out[0] (.names)                                            0.261    50.774
n3796.in[0] (.names)                                             1.014    51.787
n3796.out[0] (.names)                                            0.261    52.048
out:n3796.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n3681.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3053.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3681.clk[0] (.latch)                                            1.014     1.014
n3681.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6263.in[1] (.names)                                             1.014     2.070
n6263.out[0] (.names)                                            0.261     2.331
n4168.in[1] (.names)                                             1.014     3.344
n4168.out[0] (.names)                                            0.261     3.605
n5251.in[0] (.names)                                             1.014     4.619
n5251.out[0] (.names)                                            0.261     4.880
n5252.in[0] (.names)                                             1.014     5.894
n5252.out[0] (.names)                                            0.261     6.155
n3113.in[0] (.names)                                             1.014     7.169
n3113.out[0] (.names)                                            0.261     7.430
n5513.in[0] (.names)                                             1.014     8.444
n5513.out[0] (.names)                                            0.261     8.705
n5548.in[1] (.names)                                             1.014     9.719
n5548.out[0] (.names)                                            0.261     9.980
n5555.in[2] (.names)                                             1.014    10.993
n5555.out[0] (.names)                                            0.261    11.254
n5451.in[0] (.names)                                             1.014    12.268
n5451.out[0] (.names)                                            0.261    12.529
n5453.in[1] (.names)                                             1.014    13.543
n5453.out[0] (.names)                                            0.261    13.804
n5454.in[0] (.names)                                             1.014    14.818
n5454.out[0] (.names)                                            0.261    15.079
n5470.in[1] (.names)                                             1.014    16.093
n5470.out[0] (.names)                                            0.261    16.354
n5473.in[0] (.names)                                             1.014    17.367
n5473.out[0] (.names)                                            0.261    17.628
n5474.in[0] (.names)                                             1.014    18.642
n5474.out[0] (.names)                                            0.261    18.903
n5479.in[1] (.names)                                             1.014    19.917
n5479.out[0] (.names)                                            0.261    20.178
n5480.in[0] (.names)                                             1.014    21.192
n5480.out[0] (.names)                                            0.261    21.453
n5562.in[2] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5563.in[0] (.names)                                             1.014    23.742
n5563.out[0] (.names)                                            0.261    24.003
n5575.in[2] (.names)                                             1.014    25.016
n5575.out[0] (.names)                                            0.261    25.277
n5576.in[1] (.names)                                             1.014    26.291
n5576.out[0] (.names)                                            0.261    26.552
n5568.in[1] (.names)                                             1.014    27.566
n5568.out[0] (.names)                                            0.261    27.827
n5457.in[1] (.names)                                             1.014    28.841
n5457.out[0] (.names)                                            0.261    29.102
n3384.in[0] (.names)                                             1.014    30.116
n3384.out[0] (.names)                                            0.261    30.377
n5570.in[1] (.names)                                             1.014    31.390
n5570.out[0] (.names)                                            0.261    31.651
n5585.in[0] (.names)                                             1.014    32.665
n5585.out[0] (.names)                                            0.261    32.926
n5589.in[0] (.names)                                             1.014    33.940
n5589.out[0] (.names)                                            0.261    34.201
n3282.in[2] (.names)                                             1.014    35.215
n3282.out[0] (.names)                                            0.261    35.476
n4628.in[0] (.names)                                             1.014    36.490
n4628.out[0] (.names)                                            0.261    36.751
n3751.in[0] (.names)                                             1.014    37.765
n3751.out[0] (.names)                                            0.261    38.026
n5592.in[0] (.names)                                             1.014    39.039
n5592.out[0] (.names)                                            0.261    39.300
n5489.in[0] (.names)                                             1.014    40.314
n5489.out[0] (.names)                                            0.261    40.575
n5597.in[0] (.names)                                             1.014    41.589
n5597.out[0] (.names)                                            0.261    41.850
n5598.in[0] (.names)                                             1.014    42.864
n5598.out[0] (.names)                                            0.261    43.125
n5784.in[0] (.names)                                             1.014    44.139
n5784.out[0] (.names)                                            0.261    44.400
n5785.in[0] (.names)                                             1.014    45.413
n5785.out[0] (.names)                                            0.261    45.674
n3324.in[2] (.names)                                             1.014    46.688
n3324.out[0] (.names)                                            0.261    46.949
n5792.in[0] (.names)                                             1.014    47.963
n5792.out[0] (.names)                                            0.261    48.224
n5794.in[1] (.names)                                             1.014    49.238
n5794.out[0] (.names)                                            0.261    49.499
n4537.in[0] (.names)                                             1.014    50.513
n4537.out[0] (.names)                                            0.261    50.774
n3053.in[1] (.names)                                             1.014    51.787
n3053.out[0] (.names)                                            0.261    52.048
out:n3053.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3554.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10563.in[1] (.names)                                            1.014    31.390
n10563.out[0] (.names)                                           0.261    31.651
n10579.in[2] (.names)                                            1.014    32.665
n10579.out[0] (.names)                                           0.261    32.926
n10537.in[1] (.names)                                            1.014    33.940
n10537.out[0] (.names)                                           0.261    34.201
n10538.in[1] (.names)                                            1.014    35.215
n10538.out[0] (.names)                                           0.261    35.476
n10540.in[1] (.names)                                            1.014    36.490
n10540.out[0] (.names)                                           0.261    36.751
n10245.in[2] (.names)                                            1.014    37.765
n10245.out[0] (.names)                                           0.261    38.026
n5593.in[1] (.names)                                             1.014    39.039
n5593.out[0] (.names)                                            0.261    39.300
n5594.in[0] (.names)                                             1.014    40.314
n5594.out[0] (.names)                                            0.261    40.575
n5595.in[0] (.names)                                             1.014    41.589
n5595.out[0] (.names)                                            0.261    41.850
n5583.in[3] (.names)                                             1.014    42.864
n5583.out[0] (.names)                                            0.261    43.125
n5584.in[0] (.names)                                             1.014    44.139
n5584.out[0] (.names)                                            0.261    44.400
n5293.in[0] (.names)                                             1.014    45.413
n5293.out[0] (.names)                                            0.261    45.674
n5295.in[0] (.names)                                             1.014    46.688
n5295.out[0] (.names)                                            0.261    46.949
n5305.in[0] (.names)                                             1.014    47.963
n5305.out[0] (.names)                                            0.261    48.224
n5306.in[0] (.names)                                             1.014    49.238
n5306.out[0] (.names)                                            0.261    49.499
n5372.in[0] (.names)                                             1.014    50.513
n5372.out[0] (.names)                                            0.261    50.774
n3554.in[0] (.names)                                             1.014    51.787
n3554.out[0] (.names)                                            0.261    52.048
out:n3554.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 11
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4145.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10563.in[1] (.names)                                            1.014    31.390
n10563.out[0] (.names)                                           0.261    31.651
n10579.in[2] (.names)                                            1.014    32.665
n10579.out[0] (.names)                                           0.261    32.926
n10537.in[1] (.names)                                            1.014    33.940
n10537.out[0] (.names)                                           0.261    34.201
n10538.in[1] (.names)                                            1.014    35.215
n10538.out[0] (.names)                                           0.261    35.476
n10540.in[1] (.names)                                            1.014    36.490
n10540.out[0] (.names)                                           0.261    36.751
n10245.in[2] (.names)                                            1.014    37.765
n10245.out[0] (.names)                                           0.261    38.026
n5593.in[1] (.names)                                             1.014    39.039
n5593.out[0] (.names)                                            0.261    39.300
n10568.in[1] (.names)                                            1.014    40.314
n10568.out[0] (.names)                                           0.261    40.575
n10569.in[0] (.names)                                            1.014    41.589
n10569.out[0] (.names)                                           0.261    41.850
n10571.in[0] (.names)                                            1.014    42.864
n10571.out[0] (.names)                                           0.261    43.125
n10572.in[1] (.names)                                            1.014    44.139
n10572.out[0] (.names)                                           0.261    44.400
n10856.in[1] (.names)                                            1.014    45.413
n10856.out[0] (.names)                                           0.261    45.674
n10203.in[1] (.names)                                            1.014    46.688
n10203.out[0] (.names)                                           0.261    46.949
n9940.in[1] (.names)                                             1.014    47.963
n9940.out[0] (.names)                                            0.261    48.224
n10831.in[0] (.names)                                            1.014    49.238
n10831.out[0] (.names)                                           0.261    49.499
n10368.in[0] (.names)                                            1.014    50.513
n10368.out[0] (.names)                                           0.261    50.774
n4145.in[1] (.names)                                             1.014    51.787
n4145.out[0] (.names)                                            0.261    52.048
out:n4145.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 12
Startpoint: n10285.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3245.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10285.clk[0] (.latch)                                           1.014     1.014
n10285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10287.in[0] (.names)                                            1.014     2.070
n10287.out[0] (.names)                                           0.261     2.331
n10288.in[0] (.names)                                            1.014     3.344
n10288.out[0] (.names)                                           0.261     3.605
n10255.in[0] (.names)                                            1.014     4.619
n10255.out[0] (.names)                                           0.261     4.880
n10289.in[1] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n3354.in[1] (.names)                                             1.014     7.169
n3354.out[0] (.names)                                            0.261     7.430
n10297.in[0] (.names)                                            1.014     8.444
n10297.out[0] (.names)                                           0.261     8.705
n10260.in[0] (.names)                                            1.014     9.719
n10260.out[0] (.names)                                           0.261     9.980
n10763.in[1] (.names)                                            1.014    10.993
n10763.out[0] (.names)                                           0.261    11.254
n10764.in[0] (.names)                                            1.014    12.268
n10764.out[0] (.names)                                           0.261    12.529
n10765.in[1] (.names)                                            1.014    13.543
n10765.out[0] (.names)                                           0.261    13.804
n10164.in[1] (.names)                                            1.014    14.818
n10164.out[0] (.names)                                           0.261    15.079
n10731.in[0] (.names)                                            1.014    16.093
n10731.out[0] (.names)                                           0.261    16.354
n10732.in[0] (.names)                                            1.014    17.367
n10732.out[0] (.names)                                           0.261    17.628
n10838.in[0] (.names)                                            1.014    18.642
n10838.out[0] (.names)                                           0.261    18.903
n10839.in[1] (.names)                                            1.014    19.917
n10839.out[0] (.names)                                           0.261    20.178
n10841.in[1] (.names)                                            1.014    21.192
n10841.out[0] (.names)                                           0.261    21.453
n10842.in[0] (.names)                                            1.014    22.467
n10842.out[0] (.names)                                           0.261    22.728
n10759.in[1] (.names)                                            1.014    23.742
n10759.out[0] (.names)                                           0.261    24.003
n10760.in[0] (.names)                                            1.014    25.016
n10760.out[0] (.names)                                           0.261    25.277
n10755.in[1] (.names)                                            1.014    26.291
n10755.out[0] (.names)                                           0.261    26.552
n10750.in[1] (.names)                                            1.014    27.566
n10750.out[0] (.names)                                           0.261    27.827
n10739.in[0] (.names)                                            1.014    28.841
n10739.out[0] (.names)                                           0.261    29.102
n10757.in[0] (.names)                                            1.014    30.116
n10757.out[0] (.names)                                           0.261    30.377
n10740.in[0] (.names)                                            1.014    31.390
n10740.out[0] (.names)                                           0.261    31.651
n10741.in[1] (.names)                                            1.014    32.665
n10741.out[0] (.names)                                           0.261    32.926
n10812.in[1] (.names)                                            1.014    33.940
n10812.out[0] (.names)                                           0.261    34.201
n10198.in[0] (.names)                                            1.014    35.215
n10198.out[0] (.names)                                           0.261    35.476
n4077.in[2] (.names)                                             1.014    36.490
n4077.out[0] (.names)                                            0.261    36.751
n10199.in[1] (.names)                                            1.014    37.765
n10199.out[0] (.names)                                           0.261    38.026
n10042.in[1] (.names)                                            1.014    39.039
n10042.out[0] (.names)                                           0.261    39.300
n3200.in[0] (.names)                                             1.014    40.314
n3200.out[0] (.names)                                            0.261    40.575
n11234.in[2] (.names)                                            1.014    41.589
n11234.out[0] (.names)                                           0.261    41.850
n11230.in[0] (.names)                                            1.014    42.864
n11230.out[0] (.names)                                           0.261    43.125
n9769.in[1] (.names)                                             1.014    44.139
n9769.out[0] (.names)                                            0.261    44.400
n11229.in[3] (.names)                                            1.014    45.413
n11229.out[0] (.names)                                           0.261    45.674
n11231.in[0] (.names)                                            1.014    46.688
n11231.out[0] (.names)                                           0.261    46.949
n11236.in[0] (.names)                                            1.014    47.963
n11236.out[0] (.names)                                           0.261    48.224
n9662.in[2] (.names)                                             1.014    49.238
n9662.out[0] (.names)                                            0.261    49.499
n3911.in[0] (.names)                                             1.014    50.513
n3911.out[0] (.names)                                            0.261    50.774
n3245.in[0] (.names)                                             1.014    51.787
n3245.out[0] (.names)                                            0.261    52.048
out:n3245.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 13
Startpoint: n11562.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3167.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11562.clk[0] (.latch)                                           1.014     1.014
n11562.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13086.in[0] (.names)                                            1.014     2.070
n13086.out[0] (.names)                                           0.261     2.331
n13092.in[0] (.names)                                            1.014     3.344
n13092.out[0] (.names)                                           0.261     3.605
n13093.in[2] (.names)                                            1.014     4.619
n13093.out[0] (.names)                                           0.261     4.880
n13095.in[0] (.names)                                            1.014     5.894
n13095.out[0] (.names)                                           0.261     6.155
n13296.in[1] (.names)                                            1.014     7.169
n13296.out[0] (.names)                                           0.261     7.430
n13261.in[1] (.names)                                            1.014     8.444
n13261.out[0] (.names)                                           0.261     8.705
n12445.in[0] (.names)                                            1.014     9.719
n12445.out[0] (.names)                                           0.261     9.980
n13263.in[0] (.names)                                            1.014    10.993
n13263.out[0] (.names)                                           0.261    11.254
n13264.in[0] (.names)                                            1.014    12.268
n13264.out[0] (.names)                                           0.261    12.529
n13334.in[0] (.names)                                            1.014    13.543
n13334.out[0] (.names)                                           0.261    13.804
n13335.in[2] (.names)                                            1.014    14.818
n13335.out[0] (.names)                                           0.261    15.079
n13336.in[2] (.names)                                            1.014    16.093
n13336.out[0] (.names)                                           0.261    16.354
n13337.in[0] (.names)                                            1.014    17.367
n13337.out[0] (.names)                                           0.261    17.628
n13338.in[1] (.names)                                            1.014    18.642
n13338.out[0] (.names)                                           0.261    18.903
n13328.in[1] (.names)                                            1.014    19.917
n13328.out[0] (.names)                                           0.261    20.178
n13305.in[2] (.names)                                            1.014    21.192
n13305.out[0] (.names)                                           0.261    21.453
n13306.in[2] (.names)                                            1.014    22.467
n13306.out[0] (.names)                                           0.261    22.728
n13253.in[1] (.names)                                            1.014    23.742
n13253.out[0] (.names)                                           0.261    24.003
n13307.in[0] (.names)                                            1.014    25.016
n13307.out[0] (.names)                                           0.261    25.277
n5049.in[1] (.names)                                             1.014    26.291
n5049.out[0] (.names)                                            0.261    26.552
n13308.in[0] (.names)                                            1.014    27.566
n13308.out[0] (.names)                                           0.261    27.827
n13354.in[0] (.names)                                            1.014    28.841
n13354.out[0] (.names)                                           0.261    29.102
n13348.in[2] (.names)                                            1.014    30.116
n13348.out[0] (.names)                                           0.261    30.377
n13340.in[0] (.names)                                            1.014    31.390
n13340.out[0] (.names)                                           0.261    31.651
n13342.in[0] (.names)                                            1.014    32.665
n13342.out[0] (.names)                                           0.261    32.926
n13246.in[1] (.names)                                            1.014    33.940
n13246.out[0] (.names)                                           0.261    34.201
n13247.in[2] (.names)                                            1.014    35.215
n13247.out[0] (.names)                                           0.261    35.476
n6714.in[2] (.names)                                             1.014    36.490
n6714.out[0] (.names)                                            0.261    36.751
n6715.in[0] (.names)                                             1.014    37.765
n6715.out[0] (.names)                                            0.261    38.026
n6716.in[0] (.names)                                             1.014    39.039
n6716.out[0] (.names)                                            0.261    39.300
n6717.in[0] (.names)                                             1.014    40.314
n6717.out[0] (.names)                                            0.261    40.575
n4646.in[2] (.names)                                             1.014    41.589
n4646.out[0] (.names)                                            0.261    41.850
n6719.in[2] (.names)                                             1.014    42.864
n6719.out[0] (.names)                                            0.261    43.125
n6720.in[0] (.names)                                             1.014    44.139
n6720.out[0] (.names)                                            0.261    44.400
n4066.in[1] (.names)                                             1.014    45.413
n4066.out[0] (.names)                                            0.261    45.674
n13201.in[2] (.names)                                            1.014    46.688
n13201.out[0] (.names)                                           0.261    46.949
n13206.in[2] (.names)                                            1.014    47.963
n13206.out[0] (.names)                                           0.261    48.224
n13177.in[2] (.names)                                            1.014    49.238
n13177.out[0] (.names)                                           0.261    49.499
n4166.in[0] (.names)                                             1.014    50.513
n4166.out[0] (.names)                                            0.261    50.774
n3167.in[0] (.names)                                             1.014    51.787
n3167.out[0] (.names)                                            0.261    52.048
out:n3167.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 14
Startpoint: n11501.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4173.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11501.clk[0] (.latch)                                           1.014     1.014
n11501.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11459.in[0] (.names)                                            1.014     2.070
n11459.out[0] (.names)                                           0.261     2.331
n11460.in[1] (.names)                                            1.014     3.344
n11460.out[0] (.names)                                           0.261     3.605
n11461.in[0] (.names)                                            1.014     4.619
n11461.out[0] (.names)                                           0.261     4.880
n3367.in[0] (.names)                                             1.014     5.894
n3367.out[0] (.names)                                            0.261     6.155
n11463.in[0] (.names)                                            1.014     7.169
n11463.out[0] (.names)                                           0.261     7.430
n11499.in[0] (.names)                                            1.014     8.444
n11499.out[0] (.names)                                           0.261     8.705
n11477.in[0] (.names)                                            1.014     9.719
n11477.out[0] (.names)                                           0.261     9.980
n11478.in[0] (.names)                                            1.014    10.993
n11478.out[0] (.names)                                           0.261    11.254
n11479.in[0] (.names)                                            1.014    12.268
n11479.out[0] (.names)                                           0.261    12.529
n3046.in[1] (.names)                                             1.014    13.543
n3046.out[0] (.names)                                            0.261    13.804
n11484.in[0] (.names)                                            1.014    14.818
n11484.out[0] (.names)                                           0.261    15.079
n11485.in[0] (.names)                                            1.014    16.093
n11485.out[0] (.names)                                           0.261    16.354
n11487.in[0] (.names)                                            1.014    17.367
n11487.out[0] (.names)                                           0.261    17.628
n9184.in[3] (.names)                                             1.014    18.642
n9184.out[0] (.names)                                            0.261    18.903
n11494.in[0] (.names)                                            1.014    19.917
n11494.out[0] (.names)                                           0.261    20.178
n12383.in[1] (.names)                                            1.014    21.192
n12383.out[0] (.names)                                           0.261    21.453
n12385.in[0] (.names)                                            1.014    22.467
n12385.out[0] (.names)                                           0.261    22.728
n12389.in[2] (.names)                                            1.014    23.742
n12389.out[0] (.names)                                           0.261    24.003
n12390.in[2] (.names)                                            1.014    25.016
n12390.out[0] (.names)                                           0.261    25.277
n12380.in[0] (.names)                                            1.014    26.291
n12380.out[0] (.names)                                           0.261    26.552
n12382.in[0] (.names)                                            1.014    27.566
n12382.out[0] (.names)                                           0.261    27.827
n3914.in[2] (.names)                                             1.014    28.841
n3914.out[0] (.names)                                            0.261    29.102
n12401.in[1] (.names)                                            1.014    30.116
n12401.out[0] (.names)                                           0.261    30.377
n12471.in[1] (.names)                                            1.014    31.390
n12471.out[0] (.names)                                           0.261    31.651
n12472.in[0] (.names)                                            1.014    32.665
n12472.out[0] (.names)                                           0.261    32.926
n11778.in[0] (.names)                                            1.014    33.940
n11778.out[0] (.names)                                           0.261    34.201
n12430.in[0] (.names)                                            1.014    35.215
n12430.out[0] (.names)                                           0.261    35.476
n12473.in[0] (.names)                                            1.014    36.490
n12473.out[0] (.names)                                           0.261    36.751
n12478.in[3] (.names)                                            1.014    37.765
n12478.out[0] (.names)                                           0.261    38.026
n12481.in[0] (.names)                                            1.014    39.039
n12481.out[0] (.names)                                           0.261    39.300
n12284.in[1] (.names)                                            1.014    40.314
n12284.out[0] (.names)                                           0.261    40.575
n12063.in[1] (.names)                                            1.014    41.589
n12063.out[0] (.names)                                           0.261    41.850
n12066.in[0] (.names)                                            1.014    42.864
n12066.out[0] (.names)                                           0.261    43.125
n11860.in[0] (.names)                                            1.014    44.139
n11860.out[0] (.names)                                           0.261    44.400
n11862.in[1] (.names)                                            1.014    45.413
n11862.out[0] (.names)                                           0.261    45.674
n11863.in[0] (.names)                                            1.014    46.688
n11863.out[0] (.names)                                           0.261    46.949
n11521.in[0] (.names)                                            1.014    47.963
n11521.out[0] (.names)                                           0.261    48.224
n11865.in[0] (.names)                                            1.014    49.238
n11865.out[0] (.names)                                           0.261    49.499
n3558.in[1] (.names)                                             1.014    50.513
n3558.out[0] (.names)                                            0.261    50.774
n4173.in[1] (.names)                                             1.014    51.787
n4173.out[0] (.names)                                            0.261    52.048
out:n4173.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 15
Startpoint: n10626.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3088.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10626.clk[0] (.latch)                                           1.014     1.014
n10626.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10627.in[0] (.names)                                            1.014     2.070
n10627.out[0] (.names)                                           0.261     2.331
n10628.in[1] (.names)                                            1.014     3.344
n10628.out[0] (.names)                                           0.261     3.605
n10629.in[0] (.names)                                            1.014     4.619
n10629.out[0] (.names)                                           0.261     4.880
n10632.in[1] (.names)                                            1.014     5.894
n10632.out[0] (.names)                                           0.261     6.155
n10633.in[0] (.names)                                            1.014     7.169
n10633.out[0] (.names)                                           0.261     7.430
n10539.in[0] (.names)                                            1.014     8.444
n10539.out[0] (.names)                                           0.261     8.705
n10636.in[0] (.names)                                            1.014     9.719
n10636.out[0] (.names)                                           0.261     9.980
n10637.in[1] (.names)                                            1.014    10.993
n10637.out[0] (.names)                                           0.261    11.254
n10638.in[0] (.names)                                            1.014    12.268
n10638.out[0] (.names)                                           0.261    12.529
n10639.in[0] (.names)                                            1.014    13.543
n10639.out[0] (.names)                                           0.261    13.804
n3883.in[0] (.names)                                             1.014    14.818
n3883.out[0] (.names)                                            0.261    15.079
n10648.in[2] (.names)                                            1.014    16.093
n10648.out[0] (.names)                                           0.261    16.354
n10696.in[0] (.names)                                            1.014    17.367
n10696.out[0] (.names)                                           0.261    17.628
n10697.in[0] (.names)                                            1.014    18.642
n10697.out[0] (.names)                                           0.261    18.903
n10660.in[0] (.names)                                            1.014    19.917
n10660.out[0] (.names)                                           0.261    20.178
n10705.in[0] (.names)                                            1.014    21.192
n10705.out[0] (.names)                                           0.261    21.453
n13667.in[3] (.names)                                            1.014    22.467
n13667.out[0] (.names)                                           0.261    22.728
n13673.in[3] (.names)                                            1.014    23.742
n13673.out[0] (.names)                                           0.261    24.003
n13662.in[0] (.names)                                            1.014    25.016
n13662.out[0] (.names)                                           0.261    25.277
n13239.in[0] (.names)                                            1.014    26.291
n13239.out[0] (.names)                                           0.261    26.552
n13663.in[1] (.names)                                            1.014    27.566
n13663.out[0] (.names)                                           0.261    27.827
n13670.in[3] (.names)                                            1.014    28.841
n13670.out[0] (.names)                                           0.261    29.102
n13661.in[0] (.names)                                            1.014    30.116
n13661.out[0] (.names)                                           0.261    30.377
n13457.in[0] (.names)                                            1.014    31.390
n13457.out[0] (.names)                                           0.261    31.651
n13649.in[0] (.names)                                            1.014    32.665
n13649.out[0] (.names)                                           0.261    32.926
n13650.in[0] (.names)                                            1.014    33.940
n13650.out[0] (.names)                                           0.261    34.201
n13652.in[1] (.names)                                            1.014    35.215
n13652.out[0] (.names)                                           0.261    35.476
n13719.in[0] (.names)                                            1.014    36.490
n13719.out[0] (.names)                                           0.261    36.751
n13728.in[1] (.names)                                            1.014    37.765
n13728.out[0] (.names)                                           0.261    38.026
n13693.in[1] (.names)                                            1.014    39.039
n13693.out[0] (.names)                                           0.261    39.300
n13685.in[2] (.names)                                            1.014    40.314
n13685.out[0] (.names)                                           0.261    40.575
n13686.in[2] (.names)                                            1.014    41.589
n13686.out[0] (.names)                                           0.261    41.850
n13680.in[0] (.names)                                            1.014    42.864
n13680.out[0] (.names)                                           0.261    43.125
n11421.in[1] (.names)                                            1.014    44.139
n11421.out[0] (.names)                                           0.261    44.400
n13682.in[0] (.names)                                            1.014    45.413
n13682.out[0] (.names)                                           0.261    45.674
n13666.in[0] (.names)                                            1.014    46.688
n13666.out[0] (.names)                                           0.261    46.949
n13683.in[0] (.names)                                            1.014    47.963
n13683.out[0] (.names)                                           0.261    48.224
n4499.in[0] (.names)                                             1.014    49.238
n4499.out[0] (.names)                                            0.261    49.499
n4393.in[1] (.names)                                             1.014    50.513
n4393.out[0] (.names)                                            0.261    50.774
n3088.in[0] (.names)                                             1.014    51.787
n3088.out[0] (.names)                                            0.261    52.048
out:n3088.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 16
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3455.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12641.in[1] (.names)                                            1.014    32.665
n12641.out[0] (.names)                                           0.261    32.926
n3430.in[0] (.names)                                             1.014    33.940
n3430.out[0] (.names)                                            0.261    34.201
n4204.in[0] (.names)                                             1.014    35.215
n4204.out[0] (.names)                                            0.261    35.476
n12679.in[1] (.names)                                            1.014    36.490
n12679.out[0] (.names)                                           0.261    36.751
n12682.in[0] (.names)                                            1.014    37.765
n12682.out[0] (.names)                                           0.261    38.026
n13255.in[2] (.names)                                            1.014    39.039
n13255.out[0] (.names)                                           0.261    39.300
n13257.in[1] (.names)                                            1.014    40.314
n13257.out[0] (.names)                                           0.261    40.575
n13290.in[1] (.names)                                            1.014    41.589
n13290.out[0] (.names)                                           0.261    41.850
n13292.in[0] (.names)                                            1.014    42.864
n13292.out[0] (.names)                                           0.261    43.125
n13294.in[2] (.names)                                            1.014    44.139
n13294.out[0] (.names)                                           0.261    44.400
n4170.in[1] (.names)                                             1.014    45.413
n4170.out[0] (.names)                                            0.261    45.674
n11513.in[0] (.names)                                            1.014    46.688
n11513.out[0] (.names)                                           0.261    46.949
n4570.in[1] (.names)                                             1.014    47.963
n4570.out[0] (.names)                                            0.261    48.224
n11588.in[2] (.names)                                            1.014    49.238
n11588.out[0] (.names)                                           0.261    49.499
n13280.in[0] (.names)                                            1.014    50.513
n13280.out[0] (.names)                                           0.261    50.774
n3455.in[0] (.names)                                             1.014    51.787
n3455.out[0] (.names)                                            0.261    52.048
out:n3455.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 17
Startpoint: n4575.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3679.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4575.clk[0] (.latch)                                            1.014     1.014
n4575.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5133.in[1] (.names)                                             1.014     2.070
n5133.out[0] (.names)                                            0.261     2.331
n5147.in[0] (.names)                                             1.014     3.344
n5147.out[0] (.names)                                            0.261     3.605
n5941.in[0] (.names)                                             1.014     4.619
n5941.out[0] (.names)                                            0.261     4.880
n5675.in[0] (.names)                                             1.014     5.894
n5675.out[0] (.names)                                            0.261     6.155
n5942.in[0] (.names)                                             1.014     7.169
n5942.out[0] (.names)                                            0.261     7.430
n5946.in[0] (.names)                                             1.014     8.444
n5946.out[0] (.names)                                            0.261     8.705
n5983.in[0] (.names)                                             1.014     9.719
n5983.out[0] (.names)                                            0.261     9.980
n5984.in[0] (.names)                                             1.014    10.993
n5984.out[0] (.names)                                            0.261    11.254
n5952.in[0] (.names)                                             1.014    12.268
n5952.out[0] (.names)                                            0.261    12.529
n5938.in[1] (.names)                                             1.014    13.543
n5938.out[0] (.names)                                            0.261    13.804
n5939.in[1] (.names)                                             1.014    14.818
n5939.out[0] (.names)                                            0.261    15.079
n5923.in[0] (.names)                                             1.014    16.093
n5923.out[0] (.names)                                            0.261    16.354
n5944.in[0] (.names)                                             1.014    17.367
n5944.out[0] (.names)                                            0.261    17.628
n5919.in[0] (.names)                                             1.014    18.642
n5919.out[0] (.names)                                            0.261    18.903
n5955.in[0] (.names)                                             1.014    19.917
n5955.out[0] (.names)                                            0.261    20.178
n5913.in[0] (.names)                                             1.014    21.192
n5913.out[0] (.names)                                            0.261    21.453
n5914.in[0] (.names)                                             1.014    22.467
n5914.out[0] (.names)                                            0.261    22.728
n5927.in[2] (.names)                                             1.014    23.742
n5927.out[0] (.names)                                            0.261    24.003
n5699.in[0] (.names)                                             1.014    25.016
n5699.out[0] (.names)                                            0.261    25.277
n4123.in[1] (.names)                                             1.014    26.291
n4123.out[0] (.names)                                            0.261    26.552
n8838.in[1] (.names)                                             1.014    27.566
n8838.out[0] (.names)                                            0.261    27.827
n4038.in[0] (.names)                                             1.014    28.841
n4038.out[0] (.names)                                            0.261    29.102
n8822.in[0] (.names)                                             1.014    30.116
n8822.out[0] (.names)                                            0.261    30.377
n8823.in[0] (.names)                                             1.014    31.390
n8823.out[0] (.names)                                            0.261    31.651
n8827.in[0] (.names)                                             1.014    32.665
n8827.out[0] (.names)                                            0.261    32.926
n8251.in[0] (.names)                                             1.014    33.940
n8251.out[0] (.names)                                            0.261    34.201
n3402.in[0] (.names)                                             1.014    35.215
n3402.out[0] (.names)                                            0.261    35.476
n8832.in[0] (.names)                                             1.014    36.490
n8832.out[0] (.names)                                            0.261    36.751
n3196.in[0] (.names)                                             1.014    37.765
n3196.out[0] (.names)                                            0.261    38.026
n8768.in[0] (.names)                                             1.014    39.039
n8768.out[0] (.names)                                            0.261    39.300
n8769.in[0] (.names)                                             1.014    40.314
n8769.out[0] (.names)                                            0.261    40.575
n8798.in[1] (.names)                                             1.014    41.589
n8798.out[0] (.names)                                            0.261    41.850
n8814.in[2] (.names)                                             1.014    42.864
n8814.out[0] (.names)                                            0.261    43.125
n8762.in[0] (.names)                                             1.014    44.139
n8762.out[0] (.names)                                            0.261    44.400
n8585.in[1] (.names)                                             1.014    45.413
n8585.out[0] (.names)                                            0.261    45.674
n8587.in[1] (.names)                                             1.014    46.688
n8587.out[0] (.names)                                            0.261    46.949
n8592.in[1] (.names)                                             1.014    47.963
n8592.out[0] (.names)                                            0.261    48.224
n8979.in[2] (.names)                                             1.014    49.238
n8979.out[0] (.names)                                            0.261    49.499
n3624.in[3] (.names)                                             1.014    50.513
n3624.out[0] (.names)                                            0.261    50.774
n3679.in[0] (.names)                                             1.014    51.787
n3679.out[0] (.names)                                            0.261    52.048
out:n3679.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 18
Startpoint: n3396.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3737.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3396.clk[0] (.latch)                                            1.014     1.014
n3396.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8669.in[0] (.names)                                             1.014     2.070
n8669.out[0] (.names)                                            0.261     2.331
n8670.in[0] (.names)                                             1.014     3.344
n8670.out[0] (.names)                                            0.261     3.605
n8597.in[0] (.names)                                             1.014     4.619
n8597.out[0] (.names)                                            0.261     4.880
n8598.in[2] (.names)                                             1.014     5.894
n8598.out[0] (.names)                                            0.261     6.155
n8604.in[0] (.names)                                             1.014     7.169
n8604.out[0] (.names)                                            0.261     7.430
n8606.in[1] (.names)                                             1.014     8.444
n8606.out[0] (.names)                                            0.261     8.705
n8618.in[3] (.names)                                             1.014     9.719
n8618.out[0] (.names)                                            0.261     9.980
n8674.in[0] (.names)                                             1.014    10.993
n8674.out[0] (.names)                                            0.261    11.254
n8675.in[0] (.names)                                             1.014    12.268
n8675.out[0] (.names)                                            0.261    12.529
n8676.in[1] (.names)                                             1.014    13.543
n8676.out[0] (.names)                                            0.261    13.804
n8690.in[1] (.names)                                             1.014    14.818
n8690.out[0] (.names)                                            0.261    15.079
n8663.in[0] (.names)                                             1.014    16.093
n8663.out[0] (.names)                                            0.261    16.354
n8691.in[1] (.names)                                             1.014    17.367
n8691.out[0] (.names)                                            0.261    17.628
n8692.in[0] (.names)                                             1.014    18.642
n8692.out[0] (.names)                                            0.261    18.903
n8711.in[1] (.names)                                             1.014    19.917
n8711.out[0] (.names)                                            0.261    20.178
n8712.in[0] (.names)                                             1.014    21.192
n8712.out[0] (.names)                                            0.261    21.453
n8713.in[1] (.names)                                             1.014    22.467
n8713.out[0] (.names)                                            0.261    22.728
n8739.in[0] (.names)                                             1.014    23.742
n8739.out[0] (.names)                                            0.261    24.003
n8625.in[0] (.names)                                             1.014    25.016
n8625.out[0] (.names)                                            0.261    25.277
n8740.in[0] (.names)                                             1.014    26.291
n8740.out[0] (.names)                                            0.261    26.552
n9313.in[2] (.names)                                             1.014    27.566
n9313.out[0] (.names)                                            0.261    27.827
n9343.in[2] (.names)                                             1.014    28.841
n9343.out[0] (.names)                                            0.261    29.102
n9344.in[0] (.names)                                             1.014    30.116
n9344.out[0] (.names)                                            0.261    30.377
n9345.in[0] (.names)                                             1.014    31.390
n9345.out[0] (.names)                                            0.261    31.651
n9346.in[1] (.names)                                             1.014    32.665
n9346.out[0] (.names)                                            0.261    32.926
n9357.in[1] (.names)                                             1.014    33.940
n9357.out[0] (.names)                                            0.261    34.201
n9358.in[0] (.names)                                             1.014    35.215
n9358.out[0] (.names)                                            0.261    35.476
n9334.in[0] (.names)                                             1.014    36.490
n9334.out[0] (.names)                                            0.261    36.751
n9335.in[0] (.names)                                             1.014    37.765
n9335.out[0] (.names)                                            0.261    38.026
n9338.in[0] (.names)                                             1.014    39.039
n9338.out[0] (.names)                                            0.261    39.300
n9339.in[0] (.names)                                             1.014    40.314
n9339.out[0] (.names)                                            0.261    40.575
n4013.in[1] (.names)                                             1.014    41.589
n4013.out[0] (.names)                                            0.261    41.850
n9384.in[1] (.names)                                             1.014    42.864
n9384.out[0] (.names)                                            0.261    43.125
n9387.in[2] (.names)                                             1.014    44.139
n9387.out[0] (.names)                                            0.261    44.400
n6009.in[0] (.names)                                             1.014    45.413
n6009.out[0] (.names)                                            0.261    45.674
n6010.in[0] (.names)                                             1.014    46.688
n6010.out[0] (.names)                                            0.261    46.949
n3688.in[2] (.names)                                             1.014    47.963
n3688.out[0] (.names)                                            0.261    48.224
n6022.in[0] (.names)                                             1.014    49.238
n6022.out[0] (.names)                                            0.261    49.499
n3967.in[0] (.names)                                             1.014    50.513
n3967.out[0] (.names)                                            0.261    50.774
n3737.in[0] (.names)                                             1.014    51.787
n3737.out[0] (.names)                                            0.261    52.048
out:n3737.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 19
Startpoint: n3681.Q[0] (.latch clocked by pclk)
Endpoint  : n4206.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3681.clk[0] (.latch)                                            1.014     1.014
n3681.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6263.in[1] (.names)                                             1.014     2.070
n6263.out[0] (.names)                                            0.261     2.331
n4168.in[1] (.names)                                             1.014     3.344
n4168.out[0] (.names)                                            0.261     3.605
n5251.in[0] (.names)                                             1.014     4.619
n5251.out[0] (.names)                                            0.261     4.880
n5252.in[0] (.names)                                             1.014     5.894
n5252.out[0] (.names)                                            0.261     6.155
n3113.in[0] (.names)                                             1.014     7.169
n3113.out[0] (.names)                                            0.261     7.430
n5513.in[0] (.names)                                             1.014     8.444
n5513.out[0] (.names)                                            0.261     8.705
n5548.in[1] (.names)                                             1.014     9.719
n5548.out[0] (.names)                                            0.261     9.980
n5555.in[2] (.names)                                             1.014    10.993
n5555.out[0] (.names)                                            0.261    11.254
n5451.in[0] (.names)                                             1.014    12.268
n5451.out[0] (.names)                                            0.261    12.529
n5453.in[1] (.names)                                             1.014    13.543
n5453.out[0] (.names)                                            0.261    13.804
n5454.in[0] (.names)                                             1.014    14.818
n5454.out[0] (.names)                                            0.261    15.079
n5470.in[1] (.names)                                             1.014    16.093
n5470.out[0] (.names)                                            0.261    16.354
n5473.in[0] (.names)                                             1.014    17.367
n5473.out[0] (.names)                                            0.261    17.628
n5474.in[0] (.names)                                             1.014    18.642
n5474.out[0] (.names)                                            0.261    18.903
n5479.in[1] (.names)                                             1.014    19.917
n5479.out[0] (.names)                                            0.261    20.178
n5480.in[0] (.names)                                             1.014    21.192
n5480.out[0] (.names)                                            0.261    21.453
n4947.in[0] (.names)                                             1.014    22.467
n4947.out[0] (.names)                                            0.261    22.728
n4948.in[3] (.names)                                             1.014    23.742
n4948.out[0] (.names)                                            0.261    24.003
n4953.in[1] (.names)                                             1.014    25.016
n4953.out[0] (.names)                                            0.261    25.277
n4928.in[1] (.names)                                             1.014    26.291
n4928.out[0] (.names)                                            0.261    26.552
n4929.in[3] (.names)                                             1.014    27.566
n4929.out[0] (.names)                                            0.261    27.827
n4959.in[2] (.names)                                             1.014    28.841
n4959.out[0] (.names)                                            0.261    29.102
n4966.in[1] (.names)                                             1.014    30.116
n4966.out[0] (.names)                                            0.261    30.377
n4987.in[1] (.names)                                             1.014    31.390
n4987.out[0] (.names)                                            0.261    31.651
n4930.in[0] (.names)                                             1.014    32.665
n4930.out[0] (.names)                                            0.261    32.926
n4991.in[2] (.names)                                             1.014    33.940
n4991.out[0] (.names)                                            0.261    34.201
n5025.in[2] (.names)                                             1.014    35.215
n5025.out[0] (.names)                                            0.261    35.476
n5028.in[1] (.names)                                             1.014    36.490
n5028.out[0] (.names)                                            0.261    36.751
n5019.in[2] (.names)                                             1.014    37.765
n5019.out[0] (.names)                                            0.261    38.026
n3458.in[0] (.names)                                             1.014    39.039
n3458.out[0] (.names)                                            0.261    39.300
n5005.in[0] (.names)                                             1.014    40.314
n5005.out[0] (.names)                                            0.261    40.575
n5010.in[0] (.names)                                             1.014    41.589
n5010.out[0] (.names)                                            0.261    41.850
n5003.in[0] (.names)                                             1.014    42.864
n5003.out[0] (.names)                                            0.261    43.125
n5064.in[0] (.names)                                             1.014    44.139
n5064.out[0] (.names)                                            0.261    44.400
n8881.in[1] (.names)                                             1.014    45.413
n8881.out[0] (.names)                                            0.261    45.674
n4680.in[1] (.names)                                             1.014    46.688
n4680.out[0] (.names)                                            0.261    46.949
n3115.in[0] (.names)                                             1.014    47.963
n3115.out[0] (.names)                                            0.261    48.224
n8884.in[0] (.names)                                             1.014    49.238
n8884.out[0] (.names)                                            0.261    49.499
n6897.in[0] (.names)                                             1.014    50.513
n6897.out[0] (.names)                                            0.261    50.774
n4660.in[1] (.names)                                             1.014    51.787
n4660.out[0] (.names)                                            0.261    52.048
n4206.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4206.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n5078.Q[0] (.latch clocked by pclk)
Endpoint  : n11579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
n5078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[0] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5076.in[0] (.names)                                             1.014     4.619
n5076.out[0] (.names)                                            0.261     4.880
n5226.in[0] (.names)                                             1.014     5.894
n5226.out[0] (.names)                                            0.261     6.155
n5234.in[1] (.names)                                             1.014     7.169
n5234.out[0] (.names)                                            0.261     7.430
n5222.in[0] (.names)                                             1.014     8.444
n5222.out[0] (.names)                                            0.261     8.705
n5235.in[2] (.names)                                             1.014     9.719
n5235.out[0] (.names)                                            0.261     9.980
n5238.in[0] (.names)                                             1.014    10.993
n5238.out[0] (.names)                                            0.261    11.254
n5228.in[0] (.names)                                             1.014    12.268
n5228.out[0] (.names)                                            0.261    12.529
n5191.in[1] (.names)                                             1.014    13.543
n5191.out[0] (.names)                                            0.261    13.804
n3390.in[1] (.names)                                             1.014    14.818
n3390.out[0] (.names)                                            0.261    15.079
n5158.in[2] (.names)                                             1.014    16.093
n5158.out[0] (.names)                                            0.261    16.354
n5159.in[0] (.names)                                             1.014    17.367
n5159.out[0] (.names)                                            0.261    17.628
n5160.in[0] (.names)                                             1.014    18.642
n5160.out[0] (.names)                                            0.261    18.903
n5161.in[0] (.names)                                             1.014    19.917
n5161.out[0] (.names)                                            0.261    20.178
n5197.in[0] (.names)                                             1.014    21.192
n5197.out[0] (.names)                                            0.261    21.453
n5200.in[0] (.names)                                             1.014    22.467
n5200.out[0] (.names)                                            0.261    22.728
n5172.in[1] (.names)                                             1.014    23.742
n5172.out[0] (.names)                                            0.261    24.003
n5153.in[0] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5141.in[1] (.names)                                             1.014    27.566
n5141.out[0] (.names)                                            0.261    27.827
n5142.in[1] (.names)                                             1.014    28.841
n5142.out[0] (.names)                                            0.261    29.102
n5223.in[1] (.names)                                             1.014    30.116
n5223.out[0] (.names)                                            0.261    30.377
n5227.in[0] (.names)                                             1.014    31.390
n5227.out[0] (.names)                                            0.261    31.651
n5229.in[3] (.names)                                             1.014    32.665
n5229.out[0] (.names)                                            0.261    32.926
n3058.in[0] (.names)                                             1.014    33.940
n3058.out[0] (.names)                                            0.261    34.201
n12799.in[2] (.names)                                            1.014    35.215
n12799.out[0] (.names)                                           0.261    35.476
n12613.in[0] (.names)                                            1.014    36.490
n12613.out[0] (.names)                                           0.261    36.751
n12773.in[0] (.names)                                            1.014    37.765
n12773.out[0] (.names)                                           0.261    38.026
n12774.in[1] (.names)                                            1.014    39.039
n12774.out[0] (.names)                                           0.261    39.300
n3036.in[2] (.names)                                             1.014    40.314
n3036.out[0] (.names)                                            0.261    40.575
n12776.in[0] (.names)                                            1.014    41.589
n12776.out[0] (.names)                                           0.261    41.850
n12777.in[0] (.names)                                            1.014    42.864
n12777.out[0] (.names)                                           0.261    43.125
n12782.in[0] (.names)                                            1.014    44.139
n12782.out[0] (.names)                                           0.261    44.400
n4119.in[1] (.names)                                             1.014    45.413
n4119.out[0] (.names)                                            0.261    45.674
n12764.in[0] (.names)                                            1.014    46.688
n12764.out[0] (.names)                                           0.261    46.949
n12788.in[0] (.names)                                            1.014    47.963
n12788.out[0] (.names)                                           0.261    48.224
n11543.in[1] (.names)                                            1.014    49.238
n11543.out[0] (.names)                                           0.261    49.499
n12708.in[1] (.names)                                            1.014    50.513
n12708.out[0] (.names)                                           0.261    50.774
n11578.in[1] (.names)                                            1.014    51.787
n11578.out[0] (.names)                                           0.261    52.048
n11579.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11579.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n5078.Q[0] (.latch clocked by pclk)
Endpoint  : n11613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
n5078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[0] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5076.in[0] (.names)                                             1.014     4.619
n5076.out[0] (.names)                                            0.261     4.880
n5226.in[0] (.names)                                             1.014     5.894
n5226.out[0] (.names)                                            0.261     6.155
n5234.in[1] (.names)                                             1.014     7.169
n5234.out[0] (.names)                                            0.261     7.430
n5222.in[0] (.names)                                             1.014     8.444
n5222.out[0] (.names)                                            0.261     8.705
n5235.in[2] (.names)                                             1.014     9.719
n5235.out[0] (.names)                                            0.261     9.980
n5238.in[0] (.names)                                             1.014    10.993
n5238.out[0] (.names)                                            0.261    11.254
n5228.in[0] (.names)                                             1.014    12.268
n5228.out[0] (.names)                                            0.261    12.529
n5191.in[1] (.names)                                             1.014    13.543
n5191.out[0] (.names)                                            0.261    13.804
n3390.in[1] (.names)                                             1.014    14.818
n3390.out[0] (.names)                                            0.261    15.079
n5158.in[2] (.names)                                             1.014    16.093
n5158.out[0] (.names)                                            0.261    16.354
n5159.in[0] (.names)                                             1.014    17.367
n5159.out[0] (.names)                                            0.261    17.628
n5160.in[0] (.names)                                             1.014    18.642
n5160.out[0] (.names)                                            0.261    18.903
n5161.in[0] (.names)                                             1.014    19.917
n5161.out[0] (.names)                                            0.261    20.178
n5197.in[0] (.names)                                             1.014    21.192
n5197.out[0] (.names)                                            0.261    21.453
n5200.in[0] (.names)                                             1.014    22.467
n5200.out[0] (.names)                                            0.261    22.728
n5172.in[1] (.names)                                             1.014    23.742
n5172.out[0] (.names)                                            0.261    24.003
n5153.in[0] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5141.in[1] (.names)                                             1.014    27.566
n5141.out[0] (.names)                                            0.261    27.827
n5142.in[1] (.names)                                             1.014    28.841
n5142.out[0] (.names)                                            0.261    29.102
n5223.in[1] (.names)                                             1.014    30.116
n5223.out[0] (.names)                                            0.261    30.377
n5227.in[0] (.names)                                             1.014    31.390
n5227.out[0] (.names)                                            0.261    31.651
n5229.in[3] (.names)                                             1.014    32.665
n5229.out[0] (.names)                                            0.261    32.926
n3058.in[0] (.names)                                             1.014    33.940
n3058.out[0] (.names)                                            0.261    34.201
n12799.in[2] (.names)                                            1.014    35.215
n12799.out[0] (.names)                                           0.261    35.476
n12613.in[0] (.names)                                            1.014    36.490
n12613.out[0] (.names)                                           0.261    36.751
n12773.in[0] (.names)                                            1.014    37.765
n12773.out[0] (.names)                                           0.261    38.026
n12774.in[1] (.names)                                            1.014    39.039
n12774.out[0] (.names)                                           0.261    39.300
n3036.in[2] (.names)                                             1.014    40.314
n3036.out[0] (.names)                                            0.261    40.575
n12776.in[0] (.names)                                            1.014    41.589
n12776.out[0] (.names)                                           0.261    41.850
n12777.in[0] (.names)                                            1.014    42.864
n12777.out[0] (.names)                                           0.261    43.125
n12782.in[0] (.names)                                            1.014    44.139
n12782.out[0] (.names)                                           0.261    44.400
n4119.in[1] (.names)                                             1.014    45.413
n4119.out[0] (.names)                                            0.261    45.674
n12764.in[0] (.names)                                            1.014    46.688
n12764.out[0] (.names)                                           0.261    46.949
n12788.in[0] (.names)                                            1.014    47.963
n12788.out[0] (.names)                                           0.261    48.224
n11543.in[1] (.names)                                            1.014    49.238
n11543.out[0] (.names)                                           0.261    49.499
n3945.in[1] (.names)                                             1.014    50.513
n3945.out[0] (.names)                                            0.261    50.774
n11612.in[0] (.names)                                            1.014    51.787
n11612.out[0] (.names)                                           0.261    52.048
n11613.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11613.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n9795.Q[0] (.latch clocked by pclk)
Endpoint  : n4496.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9795.clk[0] (.latch)                                            1.014     1.014
n9795.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11389.in[1] (.names)                                            1.014     2.070
n11389.out[0] (.names)                                           0.261     2.331
n11161.in[1] (.names)                                            1.014     3.344
n11161.out[0] (.names)                                           0.261     3.605
n11390.in[0] (.names)                                            1.014     4.619
n11390.out[0] (.names)                                           0.261     4.880
n13415.in[0] (.names)                                            1.014     5.894
n13415.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13418.in[1] (.names)                                            1.014     8.444
n13418.out[0] (.names)                                           0.261     8.705
n3086.in[0] (.names)                                             1.014     9.719
n3086.out[0] (.names)                                            0.261     9.980
n13420.in[0] (.names)                                            1.014    10.993
n13420.out[0] (.names)                                           0.261    11.254
n13498.in[0] (.names)                                            1.014    12.268
n13498.out[0] (.names)                                           0.261    12.529
n13499.in[0] (.names)                                            1.014    13.543
n13499.out[0] (.names)                                           0.261    13.804
n13464.in[0] (.names)                                            1.014    14.818
n13464.out[0] (.names)                                           0.261    15.079
n13500.in[0] (.names)                                            1.014    16.093
n13500.out[0] (.names)                                           0.261    16.354
n13504.in[2] (.names)                                            1.014    17.367
n13504.out[0] (.names)                                           0.261    17.628
n8150.in[0] (.names)                                             1.014    18.642
n8150.out[0] (.names)                                            0.261    18.903
n13483.in[1] (.names)                                            1.014    19.917
n13483.out[0] (.names)                                           0.261    20.178
n13506.in[0] (.names)                                            1.014    21.192
n13506.out[0] (.names)                                           0.261    21.453
n3412.in[1] (.names)                                             1.014    22.467
n3412.out[0] (.names)                                            0.261    22.728
n13660.in[0] (.names)                                            1.014    23.742
n13660.out[0] (.names)                                           0.261    24.003
n13507.in[0] (.names)                                            1.014    25.016
n13507.out[0] (.names)                                           0.261    25.277
n13485.in[0] (.names)                                            1.014    26.291
n13485.out[0] (.names)                                           0.261    26.552
n13486.in[0] (.names)                                            1.014    27.566
n13486.out[0] (.names)                                           0.261    27.827
n13487.in[0] (.names)                                            1.014    28.841
n13487.out[0] (.names)                                           0.261    29.102
n3445.in[0] (.names)                                             1.014    30.116
n3445.out[0] (.names)                                            0.261    30.377
n13432.in[1] (.names)                                            1.014    31.390
n13432.out[0] (.names)                                           0.261    31.651
n13433.in[2] (.names)                                            1.014    32.665
n13433.out[0] (.names)                                           0.261    32.926
n13437.in[1] (.names)                                            1.014    33.940
n13437.out[0] (.names)                                           0.261    34.201
n13438.in[1] (.names)                                            1.014    35.215
n13438.out[0] (.names)                                           0.261    35.476
n13490.in[0] (.names)                                            1.014    36.490
n13490.out[0] (.names)                                           0.261    36.751
n4523.in[0] (.names)                                             1.014    37.765
n4523.out[0] (.names)                                            0.261    38.026
n13493.in[1] (.names)                                            1.014    39.039
n13493.out[0] (.names)                                           0.261    39.300
n9650.in[0] (.names)                                             1.014    40.314
n9650.out[0] (.names)                                            0.261    40.575
n13445.in[0] (.names)                                            1.014    41.589
n13445.out[0] (.names)                                           0.261    41.850
n13446.in[1] (.names)                                            1.014    42.864
n13446.out[0] (.names)                                           0.261    43.125
n13447.in[0] (.names)                                            1.014    44.139
n13447.out[0] (.names)                                           0.261    44.400
n13463.in[1] (.names)                                            1.014    45.413
n13463.out[0] (.names)                                           0.261    45.674
n13465.in[1] (.names)                                            1.014    46.688
n13465.out[0] (.names)                                           0.261    46.949
n9687.in[0] (.names)                                             1.014    47.963
n9687.out[0] (.names)                                            0.261    48.224
n13466.in[0] (.names)                                            1.014    49.238
n13466.out[0] (.names)                                           0.261    49.499
n13722.in[1] (.names)                                            1.014    50.513
n13722.out[0] (.names)                                           0.261    50.774
n4495.in[1] (.names)                                             1.014    51.787
n4495.out[0] (.names)                                            0.261    52.048
n4496.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4496.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n9795.Q[0] (.latch clocked by pclk)
Endpoint  : n3610.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9795.clk[0] (.latch)                                            1.014     1.014
n9795.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11389.in[1] (.names)                                            1.014     2.070
n11389.out[0] (.names)                                           0.261     2.331
n11161.in[1] (.names)                                            1.014     3.344
n11161.out[0] (.names)                                           0.261     3.605
n11390.in[0] (.names)                                            1.014     4.619
n11390.out[0] (.names)                                           0.261     4.880
n13415.in[0] (.names)                                            1.014     5.894
n13415.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13418.in[1] (.names)                                            1.014     8.444
n13418.out[0] (.names)                                           0.261     8.705
n3086.in[0] (.names)                                             1.014     9.719
n3086.out[0] (.names)                                            0.261     9.980
n13420.in[0] (.names)                                            1.014    10.993
n13420.out[0] (.names)                                           0.261    11.254
n13498.in[0] (.names)                                            1.014    12.268
n13498.out[0] (.names)                                           0.261    12.529
n13499.in[0] (.names)                                            1.014    13.543
n13499.out[0] (.names)                                           0.261    13.804
n13464.in[0] (.names)                                            1.014    14.818
n13464.out[0] (.names)                                           0.261    15.079
n13500.in[0] (.names)                                            1.014    16.093
n13500.out[0] (.names)                                           0.261    16.354
n13504.in[2] (.names)                                            1.014    17.367
n13504.out[0] (.names)                                           0.261    17.628
n8150.in[0] (.names)                                             1.014    18.642
n8150.out[0] (.names)                                            0.261    18.903
n13483.in[1] (.names)                                            1.014    19.917
n13483.out[0] (.names)                                           0.261    20.178
n13506.in[0] (.names)                                            1.014    21.192
n13506.out[0] (.names)                                           0.261    21.453
n3412.in[1] (.names)                                             1.014    22.467
n3412.out[0] (.names)                                            0.261    22.728
n13660.in[0] (.names)                                            1.014    23.742
n13660.out[0] (.names)                                           0.261    24.003
n13507.in[0] (.names)                                            1.014    25.016
n13507.out[0] (.names)                                           0.261    25.277
n13485.in[0] (.names)                                            1.014    26.291
n13485.out[0] (.names)                                           0.261    26.552
n13486.in[0] (.names)                                            1.014    27.566
n13486.out[0] (.names)                                           0.261    27.827
n13487.in[0] (.names)                                            1.014    28.841
n13487.out[0] (.names)                                           0.261    29.102
n3445.in[0] (.names)                                             1.014    30.116
n3445.out[0] (.names)                                            0.261    30.377
n13432.in[1] (.names)                                            1.014    31.390
n13432.out[0] (.names)                                           0.261    31.651
n13433.in[2] (.names)                                            1.014    32.665
n13433.out[0] (.names)                                           0.261    32.926
n13437.in[1] (.names)                                            1.014    33.940
n13437.out[0] (.names)                                           0.261    34.201
n13438.in[1] (.names)                                            1.014    35.215
n13438.out[0] (.names)                                           0.261    35.476
n13490.in[0] (.names)                                            1.014    36.490
n13490.out[0] (.names)                                           0.261    36.751
n4523.in[0] (.names)                                             1.014    37.765
n4523.out[0] (.names)                                            0.261    38.026
n13493.in[1] (.names)                                            1.014    39.039
n13493.out[0] (.names)                                           0.261    39.300
n9650.in[0] (.names)                                             1.014    40.314
n9650.out[0] (.names)                                            0.261    40.575
n13445.in[0] (.names)                                            1.014    41.589
n13445.out[0] (.names)                                           0.261    41.850
n13446.in[1] (.names)                                            1.014    42.864
n13446.out[0] (.names)                                           0.261    43.125
n13447.in[0] (.names)                                            1.014    44.139
n13447.out[0] (.names)                                           0.261    44.400
n13463.in[1] (.names)                                            1.014    45.413
n13463.out[0] (.names)                                           0.261    45.674
n13475.in[2] (.names)                                            1.014    46.688
n13475.out[0] (.names)                                           0.261    46.949
n13491.in[0] (.names)                                            1.014    47.963
n13491.out[0] (.names)                                           0.261    48.224
n3462.in[0] (.names)                                             1.014    49.238
n3462.out[0] (.names)                                            0.261    49.499
n13494.in[1] (.names)                                            1.014    50.513
n13494.out[0] (.names)                                           0.261    50.774
n13444.in[1] (.names)                                            1.014    51.787
n13444.out[0] (.names)                                           0.261    52.048
n3610.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3610.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n9819.Q[0] (.latch clocked by pclk)
Endpoint  : n3509.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9819.clk[0] (.latch)                                            1.014     1.014
n9819.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10152.in[0] (.names)                                            1.014     2.070
n10152.out[0] (.names)                                           0.261     2.331
n10220.in[1] (.names)                                            1.014     3.344
n10220.out[0] (.names)                                           0.261     3.605
n10113.in[1] (.names)                                            1.014     4.619
n10113.out[0] (.names)                                           0.261     4.880
n10223.in[0] (.names)                                            1.014     5.894
n10223.out[0] (.names)                                           0.261     6.155
n10217.in[0] (.names)                                            1.014     7.169
n10217.out[0] (.names)                                           0.261     7.430
n10225.in[0] (.names)                                            1.014     8.444
n10225.out[0] (.names)                                           0.261     8.705
n10227.in[0] (.names)                                            1.014     9.719
n10227.out[0] (.names)                                           0.261     9.980
n10195.in[0] (.names)                                            1.014    10.993
n10195.out[0] (.names)                                           0.261    11.254
n10197.in[0] (.names)                                            1.014    12.268
n10197.out[0] (.names)                                           0.261    12.529
n10150.in[0] (.names)                                            1.014    13.543
n10150.out[0] (.names)                                           0.261    13.804
n10151.in[3] (.names)                                            1.014    14.818
n10151.out[0] (.names)                                           0.261    15.079
n10165.in[1] (.names)                                            1.014    16.093
n10165.out[0] (.names)                                           0.261    16.354
n10166.in[1] (.names)                                            1.014    17.367
n10166.out[0] (.names)                                           0.261    17.628
n10167.in[0] (.names)                                            1.014    18.642
n10167.out[0] (.names)                                           0.261    18.903
n9893.in[0] (.names)                                             1.014    19.917
n9893.out[0] (.names)                                            0.261    20.178
n9894.in[2] (.names)                                             1.014    21.192
n9894.out[0] (.names)                                            0.261    21.453
n9884.in[2] (.names)                                             1.014    22.467
n9884.out[0] (.names)                                            0.261    22.728
n9886.in[0] (.names)                                             1.014    23.742
n9886.out[0] (.names)                                            0.261    24.003
n9843.in[1] (.names)                                             1.014    25.016
n9843.out[0] (.names)                                            0.261    25.277
n4530.in[0] (.names)                                             1.014    26.291
n4530.out[0] (.names)                                            0.261    26.552
n9845.in[0] (.names)                                             1.014    27.566
n9845.out[0] (.names)                                            0.261    27.827
n9840.in[0] (.names)                                             1.014    28.841
n9840.out[0] (.names)                                            0.261    29.102
n9846.in[0] (.names)                                             1.014    30.116
n9846.out[0] (.names)                                            0.261    30.377
n9848.in[0] (.names)                                             1.014    31.390
n9848.out[0] (.names)                                            0.261    31.651
n3668.in[1] (.names)                                             1.014    32.665
n3668.out[0] (.names)                                            0.261    32.926
n9858.in[0] (.names)                                             1.014    33.940
n9858.out[0] (.names)                                            0.261    34.201
n9859.in[0] (.names)                                             1.014    35.215
n9859.out[0] (.names)                                            0.261    35.476
n9860.in[1] (.names)                                             1.014    36.490
n9860.out[0] (.names)                                            0.261    36.751
n9861.in[0] (.names)                                             1.014    37.765
n9861.out[0] (.names)                                            0.261    38.026
n9864.in[1] (.names)                                             1.014    39.039
n9864.out[0] (.names)                                            0.261    39.300
n9830.in[0] (.names)                                             1.014    40.314
n9830.out[0] (.names)                                            0.261    40.575
n9866.in[0] (.names)                                             1.014    41.589
n9866.out[0] (.names)                                            0.261    41.850
n9869.in[0] (.names)                                             1.014    42.864
n9869.out[0] (.names)                                            0.261    43.125
n9872.in[2] (.names)                                             1.014    44.139
n9872.out[0] (.names)                                            0.261    44.400
n9873.in[1] (.names)                                             1.014    45.413
n9873.out[0] (.names)                                            0.261    45.674
n11178.in[2] (.names)                                            1.014    46.688
n11178.out[0] (.names)                                           0.261    46.949
n11179.in[2] (.names)                                            1.014    47.963
n11179.out[0] (.names)                                           0.261    48.224
n11211.in[0] (.names)                                            1.014    49.238
n11211.out[0] (.names)                                           0.261    49.499
n9788.in[1] (.names)                                             1.014    50.513
n9788.out[0] (.names)                                            0.261    50.774
n4412.in[1] (.names)                                             1.014    51.787
n4412.out[0] (.names)                                            0.261    52.048
n3509.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3509.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n7693.Q[0] (.latch clocked by pclk)
Endpoint  : n10559.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7693.clk[0] (.latch)                                            1.014     1.014
n7693.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3937.in[0] (.names)                                             1.014     2.070
n3937.out[0] (.names)                                            0.261     2.331
n7662.in[0] (.names)                                             1.014     3.344
n7662.out[0] (.names)                                            0.261     3.605
n7694.in[0] (.names)                                             1.014     4.619
n7694.out[0] (.names)                                            0.261     4.880
n9248.in[1] (.names)                                             1.014     5.894
n9248.out[0] (.names)                                            0.261     6.155
n9249.in[0] (.names)                                             1.014     7.169
n9249.out[0] (.names)                                            0.261     7.430
n9251.in[0] (.names)                                             1.014     8.444
n9251.out[0] (.names)                                            0.261     8.705
n9253.in[2] (.names)                                             1.014     9.719
n9253.out[0] (.names)                                            0.261     9.980
n9294.in[2] (.names)                                             1.014    10.993
n9294.out[0] (.names)                                            0.261    11.254
n3202.in[0] (.names)                                             1.014    12.268
n3202.out[0] (.names)                                            0.261    12.529
n9297.in[1] (.names)                                             1.014    13.543
n9297.out[0] (.names)                                            0.261    13.804
n9303.in[0] (.names)                                             1.014    14.818
n9303.out[0] (.names)                                            0.261    15.079
n9304.in[0] (.names)                                             1.014    16.093
n9304.out[0] (.names)                                            0.261    16.354
n9327.in[2] (.names)                                             1.014    17.367
n9327.out[0] (.names)                                            0.261    17.628
n9328.in[0] (.names)                                             1.014    18.642
n9328.out[0] (.names)                                            0.261    18.903
n3428.in[0] (.names)                                             1.014    19.917
n3428.out[0] (.names)                                            0.261    20.178
n13003.in[2] (.names)                                            1.014    21.192
n13003.out[0] (.names)                                           0.261    21.453
n13004.in[1] (.names)                                            1.014    22.467
n13004.out[0] (.names)                                           0.261    22.728
n13019.in[1] (.names)                                            1.014    23.742
n13019.out[0] (.names)                                           0.261    24.003
n13005.in[1] (.names)                                            1.014    25.016
n13005.out[0] (.names)                                           0.261    25.277
n11547.in[2] (.names)                                            1.014    26.291
n11547.out[0] (.names)                                           0.261    26.552
n13007.in[1] (.names)                                            1.014    27.566
n13007.out[0] (.names)                                           0.261    27.827
n13018.in[1] (.names)                                            1.014    28.841
n13018.out[0] (.names)                                           0.261    29.102
n12911.in[2] (.names)                                            1.014    30.116
n12911.out[0] (.names)                                           0.261    30.377
n12883.in[1] (.names)                                            1.014    31.390
n12883.out[0] (.names)                                           0.261    31.651
n12912.in[3] (.names)                                            1.014    32.665
n12912.out[0] (.names)                                           0.261    32.926
n3231.in[1] (.names)                                             1.014    33.940
n3231.out[0] (.names)                                            0.261    34.201
n12913.in[1] (.names)                                            1.014    35.215
n12913.out[0] (.names)                                           0.261    35.476
n12863.in[2] (.names)                                            1.014    36.490
n12863.out[0] (.names)                                           0.261    36.751
n12864.in[1] (.names)                                            1.014    37.765
n12864.out[0] (.names)                                           0.261    38.026
n12867.in[0] (.names)                                            1.014    39.039
n12867.out[0] (.names)                                           0.261    39.300
n4226.in[0] (.names)                                             1.014    40.314
n4226.out[0] (.names)                                            0.261    40.575
n10601.in[0] (.names)                                            1.014    41.589
n10601.out[0] (.names)                                           0.261    41.850
n10844.in[0] (.names)                                            1.014    42.864
n10844.out[0] (.names)                                           0.261    43.125
n10845.in[0] (.names)                                            1.014    44.139
n10845.out[0] (.names)                                           0.261    44.400
n9693.in[0] (.names)                                             1.014    45.413
n9693.out[0] (.names)                                            0.261    45.674
n10827.in[0] (.names)                                            1.014    46.688
n10827.out[0] (.names)                                           0.261    46.949
n10508.in[0] (.names)                                            1.014    47.963
n10508.out[0] (.names)                                           0.261    48.224
n10509.in[2] (.names)                                            1.014    49.238
n10509.out[0] (.names)                                           0.261    49.499
n3754.in[1] (.names)                                             1.014    50.513
n3754.out[0] (.names)                                            0.261    50.774
n10524.in[0] (.names)                                            1.014    51.787
n10524.out[0] (.names)                                           0.261    52.048
n10559.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10559.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n6229.Q[0] (.latch clocked by pclk)
Endpoint  : n3415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6229.clk[0] (.latch)                                            1.014     1.014
n6229.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10435.in[0] (.names)                                            1.014     2.070
n10435.out[0] (.names)                                           0.261     2.331
n10436.in[2] (.names)                                            1.014     3.344
n10436.out[0] (.names)                                           0.261     3.605
n10354.in[2] (.names)                                            1.014     4.619
n10354.out[0] (.names)                                           0.261     4.880
n10445.in[0] (.names)                                            1.014     5.894
n10445.out[0] (.names)                                           0.261     6.155
n10585.in[1] (.names)                                            1.014     7.169
n10585.out[0] (.names)                                           0.261     7.430
n10409.in[0] (.names)                                            1.014     8.444
n10409.out[0] (.names)                                           0.261     8.705
n10533.in[0] (.names)                                            1.014     9.719
n10533.out[0] (.names)                                           0.261     9.980
n10586.in[0] (.names)                                            1.014    10.993
n10586.out[0] (.names)                                           0.261    11.254
n10567.in[0] (.names)                                            1.014    12.268
n10567.out[0] (.names)                                           0.261    12.529
n10295.in[0] (.names)                                            1.014    13.543
n10295.out[0] (.names)                                           0.261    13.804
n10296.in[0] (.names)                                            1.014    14.818
n10296.out[0] (.names)                                           0.261    15.079
n10253.in[1] (.names)                                            1.014    16.093
n10253.out[0] (.names)                                           0.261    16.354
n10299.in[1] (.names)                                            1.014    17.367
n10299.out[0] (.names)                                           0.261    17.628
n10302.in[1] (.names)                                            1.014    18.642
n10302.out[0] (.names)                                           0.261    18.903
n10280.in[0] (.names)                                            1.014    19.917
n10280.out[0] (.names)                                           0.261    20.178
n10281.in[1] (.names)                                            1.014    21.192
n10281.out[0] (.names)                                           0.261    21.453
n3465.in[0] (.names)                                             1.014    22.467
n3465.out[0] (.names)                                            0.261    22.728
n10282.in[0] (.names)                                            1.014    23.742
n10282.out[0] (.names)                                           0.261    24.003
n10304.in[2] (.names)                                            1.014    25.016
n10304.out[0] (.names)                                           0.261    25.277
n4069.in[2] (.names)                                             1.014    26.291
n4069.out[0] (.names)                                            0.261    26.552
n10305.in[0] (.names)                                            1.014    27.566
n10305.out[0] (.names)                                           0.261    27.827
n10309.in[0] (.names)                                            1.014    28.841
n10309.out[0] (.names)                                           0.261    29.102
n10262.in[1] (.names)                                            1.014    30.116
n10262.out[0] (.names)                                           0.261    30.377
n10263.in[1] (.names)                                            1.014    31.390
n10263.out[0] (.names)                                           0.261    31.651
n10265.in[1] (.names)                                            1.014    32.665
n10265.out[0] (.names)                                           0.261    32.926
n10407.in[3] (.names)                                            1.014    33.940
n10407.out[0] (.names)                                           0.261    34.201
n10410.in[0] (.names)                                            1.014    35.215
n10410.out[0] (.names)                                           0.261    35.476
n9847.in[0] (.names)                                             1.014    36.490
n9847.out[0] (.names)                                            0.261    36.751
n10411.in[1] (.names)                                            1.014    37.765
n10411.out[0] (.names)                                           0.261    38.026
n11017.in[2] (.names)                                            1.014    39.039
n11017.out[0] (.names)                                           0.261    39.300
n11018.in[0] (.names)                                            1.014    40.314
n11018.out[0] (.names)                                           0.261    40.575
n10686.in[1] (.names)                                            1.014    41.589
n10686.out[0] (.names)                                           0.261    41.850
n10687.in[1] (.names)                                            1.014    42.864
n10687.out[0] (.names)                                           0.261    43.125
n10874.in[0] (.names)                                            1.014    44.139
n10874.out[0] (.names)                                           0.261    44.400
n10883.in[0] (.names)                                            1.014    45.413
n10883.out[0] (.names)                                           0.261    45.674
n10884.in[0] (.names)                                            1.014    46.688
n10884.out[0] (.names)                                           0.261    46.949
n9914.in[1] (.names)                                             1.014    47.963
n9914.out[0] (.names)                                            0.261    48.224
n10243.in[1] (.names)                                            1.014    49.238
n10243.out[0] (.names)                                           0.261    49.499
n10785.in[0] (.names)                                            1.014    50.513
n10785.out[0] (.names)                                           0.261    50.774
n10786.in[1] (.names)                                            1.014    51.787
n10786.out[0] (.names)                                           0.261    52.048
n3415.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3415.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n3681.Q[0] (.latch clocked by pclk)
Endpoint  : n3353.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3681.clk[0] (.latch)                                            1.014     1.014
n3681.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6263.in[1] (.names)                                             1.014     2.070
n6263.out[0] (.names)                                            0.261     2.331
n4168.in[1] (.names)                                             1.014     3.344
n4168.out[0] (.names)                                            0.261     3.605
n5251.in[0] (.names)                                             1.014     4.619
n5251.out[0] (.names)                                            0.261     4.880
n5252.in[0] (.names)                                             1.014     5.894
n5252.out[0] (.names)                                            0.261     6.155
n3113.in[0] (.names)                                             1.014     7.169
n3113.out[0] (.names)                                            0.261     7.430
n5513.in[0] (.names)                                             1.014     8.444
n5513.out[0] (.names)                                            0.261     8.705
n5548.in[1] (.names)                                             1.014     9.719
n5548.out[0] (.names)                                            0.261     9.980
n5555.in[2] (.names)                                             1.014    10.993
n5555.out[0] (.names)                                            0.261    11.254
n5451.in[0] (.names)                                             1.014    12.268
n5451.out[0] (.names)                                            0.261    12.529
n5453.in[1] (.names)                                             1.014    13.543
n5453.out[0] (.names)                                            0.261    13.804
n5454.in[0] (.names)                                             1.014    14.818
n5454.out[0] (.names)                                            0.261    15.079
n5470.in[1] (.names)                                             1.014    16.093
n5470.out[0] (.names)                                            0.261    16.354
n5473.in[0] (.names)                                             1.014    17.367
n5473.out[0] (.names)                                            0.261    17.628
n5474.in[0] (.names)                                             1.014    18.642
n5474.out[0] (.names)                                            0.261    18.903
n5479.in[1] (.names)                                             1.014    19.917
n5479.out[0] (.names)                                            0.261    20.178
n5480.in[0] (.names)                                             1.014    21.192
n5480.out[0] (.names)                                            0.261    21.453
n4947.in[0] (.names)                                             1.014    22.467
n4947.out[0] (.names)                                            0.261    22.728
n4948.in[3] (.names)                                             1.014    23.742
n4948.out[0] (.names)                                            0.261    24.003
n4953.in[1] (.names)                                             1.014    25.016
n4953.out[0] (.names)                                            0.261    25.277
n4928.in[1] (.names)                                             1.014    26.291
n4928.out[0] (.names)                                            0.261    26.552
n4929.in[3] (.names)                                             1.014    27.566
n4929.out[0] (.names)                                            0.261    27.827
n4959.in[2] (.names)                                             1.014    28.841
n4959.out[0] (.names)                                            0.261    29.102
n4966.in[1] (.names)                                             1.014    30.116
n4966.out[0] (.names)                                            0.261    30.377
n4987.in[1] (.names)                                             1.014    31.390
n4987.out[0] (.names)                                            0.261    31.651
n4930.in[0] (.names)                                             1.014    32.665
n4930.out[0] (.names)                                            0.261    32.926
n4991.in[2] (.names)                                             1.014    33.940
n4991.out[0] (.names)                                            0.261    34.201
n5025.in[2] (.names)                                             1.014    35.215
n5025.out[0] (.names)                                            0.261    35.476
n5028.in[1] (.names)                                             1.014    36.490
n5028.out[0] (.names)                                            0.261    36.751
n5019.in[2] (.names)                                             1.014    37.765
n5019.out[0] (.names)                                            0.261    38.026
n3458.in[0] (.names)                                             1.014    39.039
n3458.out[0] (.names)                                            0.261    39.300
n5005.in[0] (.names)                                             1.014    40.314
n5005.out[0] (.names)                                            0.261    40.575
n5010.in[0] (.names)                                             1.014    41.589
n5010.out[0] (.names)                                            0.261    41.850
n5003.in[0] (.names)                                             1.014    42.864
n5003.out[0] (.names)                                            0.261    43.125
n3418.in[0] (.names)                                             1.014    44.139
n3418.out[0] (.names)                                            0.261    44.400
n4689.in[2] (.names)                                             1.014    45.413
n4689.out[0] (.names)                                            0.261    45.674
n5008.in[0] (.names)                                             1.014    46.688
n5008.out[0] (.names)                                            0.261    46.949
n5009.in[0] (.names)                                             1.014    47.963
n5009.out[0] (.names)                                            0.261    48.224
n5014.in[2] (.names)                                             1.014    49.238
n5014.out[0] (.names)                                            0.261    49.499
n4820.in[3] (.names)                                             1.014    50.513
n4820.out[0] (.names)                                            0.261    50.774
n4556.in[1] (.names)                                             1.014    51.787
n4556.out[0] (.names)                                            0.261    52.048
n3353.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3353.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n11007.Q[0] (.latch clocked by pclk)
Endpoint  : n4453.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11007.clk[0] (.latch)                                           1.014     1.014
n11007.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11008.in[0] (.names)                                            1.014     2.070
n11008.out[0] (.names)                                           0.261     2.331
n11009.in[0] (.names)                                            1.014     3.344
n11009.out[0] (.names)                                           0.261     3.605
n11029.in[0] (.names)                                            1.014     4.619
n11029.out[0] (.names)                                           0.261     4.880
n3318.in[0] (.names)                                             1.014     5.894
n3318.out[0] (.names)                                            0.261     6.155
n4961.in[0] (.names)                                             1.014     7.169
n4961.out[0] (.names)                                            0.261     7.430
n4964.in[2] (.names)                                             1.014     8.444
n4964.out[0] (.names)                                            0.261     8.705
n4973.in[0] (.names)                                             1.014     9.719
n4973.out[0] (.names)                                            0.261     9.980
n4975.in[0] (.names)                                             1.014    10.993
n4975.out[0] (.names)                                            0.261    11.254
n4976.in[2] (.names)                                             1.014    12.268
n4976.out[0] (.names)                                            0.261    12.529
n4927.in[0] (.names)                                             1.014    13.543
n4927.out[0] (.names)                                            0.261    13.804
n3891.in[0] (.names)                                             1.014    14.818
n3891.out[0] (.names)                                            0.261    15.079
n4977.in[1] (.names)                                             1.014    16.093
n4977.out[0] (.names)                                            0.261    16.354
n4978.in[0] (.names)                                             1.014    17.367
n4978.out[0] (.names)                                            0.261    17.628
n4980.in[1] (.names)                                             1.014    18.642
n4980.out[0] (.names)                                            0.261    18.903
n4981.in[1] (.names)                                             1.014    19.917
n4981.out[0] (.names)                                            0.261    20.178
n5001.in[0] (.names)                                             1.014    21.192
n5001.out[0] (.names)                                            0.261    21.453
n3143.in[0] (.names)                                             1.014    22.467
n3143.out[0] (.names)                                            0.261    22.728
n4122.in[3] (.names)                                             1.014    23.742
n4122.out[0] (.names)                                            0.261    24.003
n5732.in[0] (.names)                                             1.014    25.016
n5732.out[0] (.names)                                            0.261    25.277
n9546.in[0] (.names)                                             1.014    26.291
n9546.out[0] (.names)                                            0.261    26.552
n5027.in[0] (.names)                                             1.014    27.566
n5027.out[0] (.names)                                            0.261    27.827
n5007.in[0] (.names)                                             1.014    28.841
n5007.out[0] (.names)                                            0.261    29.102
n5550.in[0] (.names)                                             1.014    30.116
n5550.out[0] (.names)                                            0.261    30.377
n5552.in[0] (.names)                                             1.014    31.390
n5552.out[0] (.names)                                            0.261    31.651
n8647.in[0] (.names)                                             1.014    32.665
n8647.out[0] (.names)                                            0.261    32.926
n8649.in[1] (.names)                                             1.014    33.940
n8649.out[0] (.names)                                            0.261    34.201
n8519.in[0] (.names)                                             1.014    35.215
n8519.out[0] (.names)                                            0.261    35.476
n8700.in[2] (.names)                                             1.014    36.490
n8700.out[0] (.names)                                            0.261    36.751
n8701.in[0] (.names)                                             1.014    37.765
n8701.out[0] (.names)                                            0.261    38.026
n8706.in[2] (.names)                                             1.014    39.039
n8706.out[0] (.names)                                            0.261    39.300
n8705.in[0] (.names)                                             1.014    40.314
n8705.out[0] (.names)                                            0.261    40.575
n8487.in[0] (.names)                                             1.014    41.589
n8487.out[0] (.names)                                            0.261    41.850
n8488.in[0] (.names)                                             1.014    42.864
n8488.out[0] (.names)                                            0.261    43.125
n6927.in[1] (.names)                                             1.014    44.139
n6927.out[0] (.names)                                            0.261    44.400
n8283.in[2] (.names)                                             1.014    45.413
n8283.out[0] (.names)                                            0.261    45.674
n8269.in[1] (.names)                                             1.014    46.688
n8269.out[0] (.names)                                            0.261    46.949
n7018.in[0] (.names)                                             1.014    47.963
n7018.out[0] (.names)                                            0.261    48.224
n8293.in[0] (.names)                                             1.014    49.238
n8293.out[0] (.names)                                            0.261    49.499
n4319.in[0] (.names)                                             1.014    50.513
n4319.out[0] (.names)                                            0.261    50.774
n4452.in[0] (.names)                                             1.014    51.787
n4452.out[0] (.names)                                            0.261    52.048
n4453.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4453.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n6242.Q[0] (.latch clocked by pclk)
Endpoint  : n3867.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6242.clk[0] (.latch)                                            1.014     1.014
n6242.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6251.in[2] (.names)                                             1.014     2.070
n6251.out[0] (.names)                                            0.261     2.331
n6253.in[0] (.names)                                             1.014     3.344
n6253.out[0] (.names)                                            0.261     3.605
n6255.in[3] (.names)                                             1.014     4.619
n6255.out[0] (.names)                                            0.261     4.880
n6257.in[0] (.names)                                             1.014     5.894
n6257.out[0] (.names)                                            0.261     6.155
n6260.in[0] (.names)                                             1.014     7.169
n6260.out[0] (.names)                                            0.261     7.430
n3486.in[0] (.names)                                             1.014     8.444
n3486.out[0] (.names)                                            0.261     8.705
n6270.in[0] (.names)                                             1.014     9.719
n6270.out[0] (.names)                                            0.261     9.980
n3048.in[0] (.names)                                             1.014    10.993
n3048.out[0] (.names)                                            0.261    11.254
n6271.in[0] (.names)                                             1.014    12.268
n6271.out[0] (.names)                                            0.261    12.529
n8300.in[0] (.names)                                             1.014    13.543
n8300.out[0] (.names)                                            0.261    13.804
n8264.in[0] (.names)                                             1.014    14.818
n8264.out[0] (.names)                                            0.261    15.079
n8265.in[0] (.names)                                             1.014    16.093
n8265.out[0] (.names)                                            0.261    16.354
n8296.in[0] (.names)                                             1.014    17.367
n8296.out[0] (.names)                                            0.261    17.628
n8297.in[0] (.names)                                             1.014    18.642
n8297.out[0] (.names)                                            0.261    18.903
n8298.in[1] (.names)                                             1.014    19.917
n8298.out[0] (.names)                                            0.261    20.178
n8340.in[0] (.names)                                             1.014    21.192
n8340.out[0] (.names)                                            0.261    21.453
n8268.in[0] (.names)                                             1.014    22.467
n8268.out[0] (.names)                                            0.261    22.728
n8342.in[0] (.names)                                             1.014    23.742
n8342.out[0] (.names)                                            0.261    24.003
n8359.in[1] (.names)                                             1.014    25.016
n8359.out[0] (.names)                                            0.261    25.277
n8360.in[0] (.names)                                             1.014    26.291
n8360.out[0] (.names)                                            0.261    26.552
n8036.in[1] (.names)                                             1.014    27.566
n8036.out[0] (.names)                                            0.261    27.827
n6923.in[0] (.names)                                             1.014    28.841
n6923.out[0] (.names)                                            0.261    29.102
n8448.in[0] (.names)                                             1.014    30.116
n8448.out[0] (.names)                                            0.261    30.377
n8449.in[0] (.names)                                             1.014    31.390
n8449.out[0] (.names)                                            0.261    31.651
n8450.in[0] (.names)                                             1.014    32.665
n8450.out[0] (.names)                                            0.261    32.926
n3718.in[0] (.names)                                             1.014    33.940
n3718.out[0] (.names)                                            0.261    34.201
n8451.in[0] (.names)                                             1.014    35.215
n8451.out[0] (.names)                                            0.261    35.476
n8305.in[0] (.names)                                             1.014    36.490
n8305.out[0] (.names)                                            0.261    36.751
n8306.in[2] (.names)                                             1.014    37.765
n8306.out[0] (.names)                                            0.261    38.026
n8310.in[1] (.names)                                             1.014    39.039
n8310.out[0] (.names)                                            0.261    39.300
n7146.in[1] (.names)                                             1.014    40.314
n7146.out[0] (.names)                                            0.261    40.575
n8294.in[0] (.names)                                             1.014    41.589
n8294.out[0] (.names)                                            0.261    41.850
n3837.in[1] (.names)                                             1.014    42.864
n3837.out[0] (.names)                                            0.261    43.125
n8374.in[0] (.names)                                             1.014    44.139
n8374.out[0] (.names)                                            0.261    44.400
n8376.in[0] (.names)                                             1.014    45.413
n8376.out[0] (.names)                                            0.261    45.674
n8382.in[0] (.names)                                             1.014    46.688
n8382.out[0] (.names)                                            0.261    46.949
n8385.in[3] (.names)                                             1.014    47.963
n8385.out[0] (.names)                                            0.261    48.224
n6206.in[1] (.names)                                             1.014    49.238
n6206.out[0] (.names)                                            0.261    49.499
n6957.in[1] (.names)                                             1.014    50.513
n6957.out[0] (.names)                                            0.261    50.774
n6952.in[0] (.names)                                             1.014    51.787
n6952.out[0] (.names)                                            0.261    52.048
n3867.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3867.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n3681.Q[0] (.latch clocked by pclk)
Endpoint  : n4162.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3681.clk[0] (.latch)                                            1.014     1.014
n3681.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6263.in[1] (.names)                                             1.014     2.070
n6263.out[0] (.names)                                            0.261     2.331
n4168.in[1] (.names)                                             1.014     3.344
n4168.out[0] (.names)                                            0.261     3.605
n5251.in[0] (.names)                                             1.014     4.619
n5251.out[0] (.names)                                            0.261     4.880
n5252.in[0] (.names)                                             1.014     5.894
n5252.out[0] (.names)                                            0.261     6.155
n3113.in[0] (.names)                                             1.014     7.169
n3113.out[0] (.names)                                            0.261     7.430
n5513.in[0] (.names)                                             1.014     8.444
n5513.out[0] (.names)                                            0.261     8.705
n5548.in[1] (.names)                                             1.014     9.719
n5548.out[0] (.names)                                            0.261     9.980
n5555.in[2] (.names)                                             1.014    10.993
n5555.out[0] (.names)                                            0.261    11.254
n5451.in[0] (.names)                                             1.014    12.268
n5451.out[0] (.names)                                            0.261    12.529
n5453.in[1] (.names)                                             1.014    13.543
n5453.out[0] (.names)                                            0.261    13.804
n5454.in[0] (.names)                                             1.014    14.818
n5454.out[0] (.names)                                            0.261    15.079
n5470.in[1] (.names)                                             1.014    16.093
n5470.out[0] (.names)                                            0.261    16.354
n5473.in[0] (.names)                                             1.014    17.367
n5473.out[0] (.names)                                            0.261    17.628
n5474.in[0] (.names)                                             1.014    18.642
n5474.out[0] (.names)                                            0.261    18.903
n5479.in[1] (.names)                                             1.014    19.917
n5479.out[0] (.names)                                            0.261    20.178
n5480.in[0] (.names)                                             1.014    21.192
n5480.out[0] (.names)                                            0.261    21.453
n5562.in[2] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5563.in[0] (.names)                                             1.014    23.742
n5563.out[0] (.names)                                            0.261    24.003
n5575.in[2] (.names)                                             1.014    25.016
n5575.out[0] (.names)                                            0.261    25.277
n5576.in[1] (.names)                                             1.014    26.291
n5576.out[0] (.names)                                            0.261    26.552
n5568.in[1] (.names)                                             1.014    27.566
n5568.out[0] (.names)                                            0.261    27.827
n5457.in[1] (.names)                                             1.014    28.841
n5457.out[0] (.names)                                            0.261    29.102
n3384.in[0] (.names)                                             1.014    30.116
n3384.out[0] (.names)                                            0.261    30.377
n5570.in[1] (.names)                                             1.014    31.390
n5570.out[0] (.names)                                            0.261    31.651
n5585.in[0] (.names)                                             1.014    32.665
n5585.out[0] (.names)                                            0.261    32.926
n5589.in[0] (.names)                                             1.014    33.940
n5589.out[0] (.names)                                            0.261    34.201
n3282.in[2] (.names)                                             1.014    35.215
n3282.out[0] (.names)                                            0.261    35.476
n4628.in[0] (.names)                                             1.014    36.490
n4628.out[0] (.names)                                            0.261    36.751
n3751.in[0] (.names)                                             1.014    37.765
n3751.out[0] (.names)                                            0.261    38.026
n5592.in[0] (.names)                                             1.014    39.039
n5592.out[0] (.names)                                            0.261    39.300
n5489.in[0] (.names)                                             1.014    40.314
n5489.out[0] (.names)                                            0.261    40.575
n5597.in[0] (.names)                                             1.014    41.589
n5597.out[0] (.names)                                            0.261    41.850
n5598.in[0] (.names)                                             1.014    42.864
n5598.out[0] (.names)                                            0.261    43.125
n5784.in[0] (.names)                                             1.014    44.139
n5784.out[0] (.names)                                            0.261    44.400
n5791.in[0] (.names)                                             1.014    45.413
n5791.out[0] (.names)                                            0.261    45.674
n5801.in[0] (.names)                                             1.014    46.688
n5801.out[0] (.names)                                            0.261    46.949
n5802.in[0] (.names)                                             1.014    47.963
n5802.out[0] (.names)                                            0.261    48.224
n4654.in[3] (.names)                                             1.014    49.238
n4654.out[0] (.names)                                            0.261    49.499
n4748.in[0] (.names)                                             1.014    50.513
n4748.out[0] (.names)                                            0.261    50.774
n3772.in[0] (.names)                                             1.014    51.787
n3772.out[0] (.names)                                            0.261    52.048
n4162.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4162.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n3681.Q[0] (.latch clocked by pclk)
Endpoint  : n3880.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3681.clk[0] (.latch)                                            1.014     1.014
n3681.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6263.in[1] (.names)                                             1.014     2.070
n6263.out[0] (.names)                                            0.261     2.331
n4168.in[1] (.names)                                             1.014     3.344
n4168.out[0] (.names)                                            0.261     3.605
n5251.in[0] (.names)                                             1.014     4.619
n5251.out[0] (.names)                                            0.261     4.880
n5252.in[0] (.names)                                             1.014     5.894
n5252.out[0] (.names)                                            0.261     6.155
n3113.in[0] (.names)                                             1.014     7.169
n3113.out[0] (.names)                                            0.261     7.430
n5513.in[0] (.names)                                             1.014     8.444
n5513.out[0] (.names)                                            0.261     8.705
n5548.in[1] (.names)                                             1.014     9.719
n5548.out[0] (.names)                                            0.261     9.980
n5555.in[2] (.names)                                             1.014    10.993
n5555.out[0] (.names)                                            0.261    11.254
n5451.in[0] (.names)                                             1.014    12.268
n5451.out[0] (.names)                                            0.261    12.529
n5453.in[1] (.names)                                             1.014    13.543
n5453.out[0] (.names)                                            0.261    13.804
n5454.in[0] (.names)                                             1.014    14.818
n5454.out[0] (.names)                                            0.261    15.079
n5470.in[1] (.names)                                             1.014    16.093
n5470.out[0] (.names)                                            0.261    16.354
n5473.in[0] (.names)                                             1.014    17.367
n5473.out[0] (.names)                                            0.261    17.628
n5474.in[0] (.names)                                             1.014    18.642
n5474.out[0] (.names)                                            0.261    18.903
n5479.in[1] (.names)                                             1.014    19.917
n5479.out[0] (.names)                                            0.261    20.178
n5480.in[0] (.names)                                             1.014    21.192
n5480.out[0] (.names)                                            0.261    21.453
n5562.in[2] (.names)                                             1.014    22.467
n5562.out[0] (.names)                                            0.261    22.728
n5563.in[0] (.names)                                             1.014    23.742
n5563.out[0] (.names)                                            0.261    24.003
n5575.in[2] (.names)                                             1.014    25.016
n5575.out[0] (.names)                                            0.261    25.277
n5576.in[1] (.names)                                             1.014    26.291
n5576.out[0] (.names)                                            0.261    26.552
n5568.in[1] (.names)                                             1.014    27.566
n5568.out[0] (.names)                                            0.261    27.827
n5457.in[1] (.names)                                             1.014    28.841
n5457.out[0] (.names)                                            0.261    29.102
n3384.in[0] (.names)                                             1.014    30.116
n3384.out[0] (.names)                                            0.261    30.377
n5570.in[1] (.names)                                             1.014    31.390
n5570.out[0] (.names)                                            0.261    31.651
n5585.in[0] (.names)                                             1.014    32.665
n5585.out[0] (.names)                                            0.261    32.926
n5589.in[0] (.names)                                             1.014    33.940
n5589.out[0] (.names)                                            0.261    34.201
n3282.in[2] (.names)                                             1.014    35.215
n3282.out[0] (.names)                                            0.261    35.476
n4628.in[0] (.names)                                             1.014    36.490
n4628.out[0] (.names)                                            0.261    36.751
n3751.in[0] (.names)                                             1.014    37.765
n3751.out[0] (.names)                                            0.261    38.026
n5592.in[0] (.names)                                             1.014    39.039
n5592.out[0] (.names)                                            0.261    39.300
n5489.in[0] (.names)                                             1.014    40.314
n5489.out[0] (.names)                                            0.261    40.575
n5597.in[0] (.names)                                             1.014    41.589
n5597.out[0] (.names)                                            0.261    41.850
n5598.in[0] (.names)                                             1.014    42.864
n5598.out[0] (.names)                                            0.261    43.125
n5784.in[0] (.names)                                             1.014    44.139
n5784.out[0] (.names)                                            0.261    44.400
n5791.in[0] (.names)                                             1.014    45.413
n5791.out[0] (.names)                                            0.261    45.674
n5801.in[0] (.names)                                             1.014    46.688
n5801.out[0] (.names)                                            0.261    46.949
n5802.in[0] (.names)                                             1.014    47.963
n5802.out[0] (.names)                                            0.261    48.224
n4654.in[3] (.names)                                             1.014    49.238
n4654.out[0] (.names)                                            0.261    49.499
n4748.in[0] (.names)                                             1.014    50.513
n4748.out[0] (.names)                                            0.261    50.774
n3772.in[0] (.names)                                             1.014    51.787
n3772.out[0] (.names)                                            0.261    52.048
n3880.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3880.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n13531.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n6593.in[0] (.names)                                             1.014     4.619
n6593.out[0] (.names)                                            0.261     4.880
n6594.in[0] (.names)                                             1.014     5.894
n6594.out[0] (.names)                                            0.261     6.155
n6595.in[1] (.names)                                             1.014     7.169
n6595.out[0] (.names)                                            0.261     7.430
n6627.in[2] (.names)                                             1.014     8.444
n6627.out[0] (.names)                                            0.261     8.705
n6616.in[0] (.names)                                             1.014     9.719
n6616.out[0] (.names)                                            0.261     9.980
n3257.in[2] (.names)                                             1.014    10.993
n3257.out[0] (.names)                                            0.261    11.254
n6617.in[0] (.names)                                             1.014    12.268
n6617.out[0] (.names)                                            0.261    12.529
n6618.in[0] (.names)                                             1.014    13.543
n6618.out[0] (.names)                                            0.261    13.804
n6619.in[0] (.names)                                             1.014    14.818
n6619.out[0] (.names)                                            0.261    15.079
n6620.in[1] (.names)                                             1.014    16.093
n6620.out[0] (.names)                                            0.261    16.354
n6571.in[2] (.names)                                             1.014    17.367
n6571.out[0] (.names)                                            0.261    17.628
n6478.in[3] (.names)                                             1.014    18.642
n6478.out[0] (.names)                                            0.261    18.903
n3959.in[0] (.names)                                             1.014    19.917
n3959.out[0] (.names)                                            0.261    20.178
n6575.in[1] (.names)                                             1.014    21.192
n6575.out[0] (.names)                                            0.261    21.453
n6581.in[0] (.names)                                             1.014    22.467
n6581.out[0] (.names)                                            0.261    22.728
n6582.in[0] (.names)                                             1.014    23.742
n6582.out[0] (.names)                                            0.261    24.003
n6601.in[1] (.names)                                             1.014    25.016
n6601.out[0] (.names)                                            0.261    25.277
n6625.in[2] (.names)                                             1.014    26.291
n6625.out[0] (.names)                                            0.261    26.552
n6596.in[0] (.names)                                             1.014    27.566
n6596.out[0] (.names)                                            0.261    27.827
n6558.in[2] (.names)                                             1.014    28.841
n6558.out[0] (.names)                                            0.261    29.102
n6559.in[1] (.names)                                             1.014    30.116
n6559.out[0] (.names)                                            0.261    30.377
n5529.in[0] (.names)                                             1.014    31.390
n5529.out[0] (.names)                                            0.261    31.651
n3596.in[0] (.names)                                             1.014    32.665
n3596.out[0] (.names)                                            0.261    32.926
n3500.in[1] (.names)                                             1.014    33.940
n3500.out[0] (.names)                                            0.261    34.201
n5532.in[0] (.names)                                             1.014    35.215
n5532.out[0] (.names)                                            0.261    35.476
n5455.in[1] (.names)                                             1.014    36.490
n5455.out[0] (.names)                                            0.261    36.751
n3961.in[0] (.names)                                             1.014    37.765
n3961.out[0] (.names)                                            0.261    38.026
n5458.in[1] (.names)                                             1.014    39.039
n5458.out[0] (.names)                                            0.261    39.300
n5582.in[1] (.names)                                             1.014    40.314
n5582.out[0] (.names)                                            0.261    40.575
n5587.in[3] (.names)                                             1.014    41.589
n5587.out[0] (.names)                                            0.261    41.850
n3140.in[0] (.names)                                             1.014    42.864
n3140.out[0] (.names)                                            0.261    43.125
n5613.in[0] (.names)                                             1.014    44.139
n5613.out[0] (.names)                                            0.261    44.400
n5610.in[0] (.names)                                             1.014    45.413
n5610.out[0] (.names)                                            0.261    45.674
n5601.in[0] (.names)                                             1.014    46.688
n5601.out[0] (.names)                                            0.261    46.949
n4669.in[1] (.names)                                             1.014    47.963
n4669.out[0] (.names)                                            0.261    48.224
n5602.in[0] (.names)                                             1.014    49.238
n5602.out[0] (.names)                                            0.261    49.499
n3740.in[1] (.names)                                             1.014    50.513
n3740.out[0] (.names)                                            0.261    50.774
n13530.in[1] (.names)                                            1.014    51.787
n13530.out[0] (.names)                                           0.261    52.048
n13531.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13531.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n3396.Q[0] (.latch clocked by pclk)
Endpoint  : n11168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3396.clk[0] (.latch)                                            1.014     1.014
n3396.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8669.in[0] (.names)                                             1.014     2.070
n8669.out[0] (.names)                                            0.261     2.331
n8670.in[0] (.names)                                             1.014     3.344
n8670.out[0] (.names)                                            0.261     3.605
n8597.in[0] (.names)                                             1.014     4.619
n8597.out[0] (.names)                                            0.261     4.880
n8598.in[2] (.names)                                             1.014     5.894
n8598.out[0] (.names)                                            0.261     6.155
n8604.in[0] (.names)                                             1.014     7.169
n8604.out[0] (.names)                                            0.261     7.430
n8606.in[1] (.names)                                             1.014     8.444
n8606.out[0] (.names)                                            0.261     8.705
n8618.in[3] (.names)                                             1.014     9.719
n8618.out[0] (.names)                                            0.261     9.980
n8674.in[0] (.names)                                             1.014    10.993
n8674.out[0] (.names)                                            0.261    11.254
n8675.in[0] (.names)                                             1.014    12.268
n8675.out[0] (.names)                                            0.261    12.529
n8676.in[1] (.names)                                             1.014    13.543
n8676.out[0] (.names)                                            0.261    13.804
n8690.in[1] (.names)                                             1.014    14.818
n8690.out[0] (.names)                                            0.261    15.079
n8663.in[0] (.names)                                             1.014    16.093
n8663.out[0] (.names)                                            0.261    16.354
n8691.in[1] (.names)                                             1.014    17.367
n8691.out[0] (.names)                                            0.261    17.628
n8692.in[0] (.names)                                             1.014    18.642
n8692.out[0] (.names)                                            0.261    18.903
n8711.in[1] (.names)                                             1.014    19.917
n8711.out[0] (.names)                                            0.261    20.178
n8712.in[0] (.names)                                             1.014    21.192
n8712.out[0] (.names)                                            0.261    21.453
n8713.in[1] (.names)                                             1.014    22.467
n8713.out[0] (.names)                                            0.261    22.728
n8739.in[0] (.names)                                             1.014    23.742
n8739.out[0] (.names)                                            0.261    24.003
n8625.in[0] (.names)                                             1.014    25.016
n8625.out[0] (.names)                                            0.261    25.277
n8740.in[0] (.names)                                             1.014    26.291
n8740.out[0] (.names)                                            0.261    26.552
n9313.in[2] (.names)                                             1.014    27.566
n9313.out[0] (.names)                                            0.261    27.827
n9343.in[2] (.names)                                             1.014    28.841
n9343.out[0] (.names)                                            0.261    29.102
n9344.in[0] (.names)                                             1.014    30.116
n9344.out[0] (.names)                                            0.261    30.377
n9345.in[0] (.names)                                             1.014    31.390
n9345.out[0] (.names)                                            0.261    31.651
n9346.in[1] (.names)                                             1.014    32.665
n9346.out[0] (.names)                                            0.261    32.926
n9357.in[1] (.names)                                             1.014    33.940
n9357.out[0] (.names)                                            0.261    34.201
n9358.in[0] (.names)                                             1.014    35.215
n9358.out[0] (.names)                                            0.261    35.476
n9334.in[0] (.names)                                             1.014    36.490
n9334.out[0] (.names)                                            0.261    36.751
n9335.in[0] (.names)                                             1.014    37.765
n9335.out[0] (.names)                                            0.261    38.026
n9338.in[0] (.names)                                             1.014    39.039
n9338.out[0] (.names)                                            0.261    39.300
n9339.in[0] (.names)                                             1.014    40.314
n9339.out[0] (.names)                                            0.261    40.575
n4013.in[1] (.names)                                             1.014    41.589
n4013.out[0] (.names)                                            0.261    41.850
n9384.in[1] (.names)                                             1.014    42.864
n9384.out[0] (.names)                                            0.261    43.125
n9387.in[2] (.names)                                             1.014    44.139
n9387.out[0] (.names)                                            0.261    44.400
n6009.in[0] (.names)                                             1.014    45.413
n6009.out[0] (.names)                                            0.261    45.674
n6010.in[0] (.names)                                             1.014    46.688
n6010.out[0] (.names)                                            0.261    46.949
n3688.in[2] (.names)                                             1.014    47.963
n3688.out[0] (.names)                                            0.261    48.224
n6022.in[0] (.names)                                             1.014    49.238
n6022.out[0] (.names)                                            0.261    49.499
n3967.in[0] (.names)                                             1.014    50.513
n3967.out[0] (.names)                                            0.261    50.774
n11321.in[1] (.names)                                            1.014    51.787
n11321.out[0] (.names)                                           0.261    52.048
n11168.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11168.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : n9266.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[2] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9480.in[0] (.names)                                             1.014     3.344
n9480.out[0] (.names)                                            0.261     3.605
n9487.in[3] (.names)                                             1.014     4.619
n9487.out[0] (.names)                                            0.261     4.880
n9482.in[0] (.names)                                             1.014     5.894
n9482.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n7316.in[1] (.names)                                             1.014     8.444
n7316.out[0] (.names)                                            0.261     8.705
n9476.in[1] (.names)                                             1.014     9.719
n9476.out[0] (.names)                                            0.261     9.980
n9483.in[2] (.names)                                             1.014    10.993
n9483.out[0] (.names)                                            0.261    11.254
n4064.in[1] (.names)                                             1.014    12.268
n4064.out[0] (.names)                                            0.261    12.529
n9493.in[1] (.names)                                             1.014    13.543
n9493.out[0] (.names)                                            0.261    13.804
n9509.in[1] (.names)                                             1.014    14.818
n9509.out[0] (.names)                                            0.261    15.079
n9470.in[0] (.names)                                             1.014    16.093
n9470.out[0] (.names)                                            0.261    16.354
n9471.in[0] (.names)                                             1.014    17.367
n9471.out[0] (.names)                                            0.261    17.628
n9517.in[0] (.names)                                             1.014    18.642
n9517.out[0] (.names)                                            0.261    18.903
n9518.in[0] (.names)                                             1.014    19.917
n9518.out[0] (.names)                                            0.261    20.178
n3733.in[2] (.names)                                             1.014    21.192
n3733.out[0] (.names)                                            0.261    21.453
n9450.in[1] (.names)                                             1.014    22.467
n9450.out[0] (.names)                                            0.261    22.728
n9451.in[2] (.names)                                             1.014    23.742
n9451.out[0] (.names)                                            0.261    24.003
n9389.in[1] (.names)                                             1.014    25.016
n9389.out[0] (.names)                                            0.261    25.277
n9460.in[2] (.names)                                             1.014    26.291
n9460.out[0] (.names)                                            0.261    26.552
n9461.in[1] (.names)                                             1.014    27.566
n9461.out[0] (.names)                                            0.261    27.827
n7047.in[1] (.names)                                             1.014    28.841
n7047.out[0] (.names)                                            0.261    29.102
n6137.in[3] (.names)                                             1.014    30.116
n6137.out[0] (.names)                                            0.261    30.377
n7067.in[3] (.names)                                             1.014    31.390
n7067.out[0] (.names)                                            0.261    31.651
n7068.in[0] (.names)                                             1.014    32.665
n7068.out[0] (.names)                                            0.261    32.926
n6734.in[2] (.names)                                             1.014    33.940
n6734.out[0] (.names)                                            0.261    34.201
n4354.in[1] (.names)                                             1.014    35.215
n4354.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n7075.in[2] (.names)                                             1.014    37.765
n7075.out[0] (.names)                                            0.261    38.026
n7080.in[0] (.names)                                             1.014    39.039
n7080.out[0] (.names)                                            0.261    39.300
n6911.in[1] (.names)                                             1.014    40.314
n6911.out[0] (.names)                                            0.261    40.575
n7083.in[1] (.names)                                             1.014    41.589
n7083.out[0] (.names)                                            0.261    41.850
n9203.in[3] (.names)                                             1.014    42.864
n9203.out[0] (.names)                                            0.261    43.125
n9206.in[2] (.names)                                             1.014    44.139
n9206.out[0] (.names)                                            0.261    44.400
n9214.in[2] (.names)                                             1.014    45.413
n9214.out[0] (.names)                                            0.261    45.674
n9262.in[2] (.names)                                             1.014    46.688
n9262.out[0] (.names)                                            0.261    46.949
n9265.in[1] (.names)                                             1.014    47.963
n9265.out[0] (.names)                                            0.261    48.224
n4365.in[2] (.names)                                             1.014    49.238
n4365.out[0] (.names)                                            0.261    49.499
n4699.in[0] (.names)                                             1.014    50.513
n4699.out[0] (.names)                                            0.261    50.774
n3796.in[0] (.names)                                             1.014    51.787
n3796.out[0] (.names)                                            0.261    52.048
n9266.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9266.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : n4695.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[2] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9480.in[0] (.names)                                             1.014     3.344
n9480.out[0] (.names)                                            0.261     3.605
n9487.in[3] (.names)                                             1.014     4.619
n9487.out[0] (.names)                                            0.261     4.880
n9482.in[0] (.names)                                             1.014     5.894
n9482.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n7316.in[1] (.names)                                             1.014     8.444
n7316.out[0] (.names)                                            0.261     8.705
n9476.in[1] (.names)                                             1.014     9.719
n9476.out[0] (.names)                                            0.261     9.980
n9483.in[2] (.names)                                             1.014    10.993
n9483.out[0] (.names)                                            0.261    11.254
n4064.in[1] (.names)                                             1.014    12.268
n4064.out[0] (.names)                                            0.261    12.529
n9493.in[1] (.names)                                             1.014    13.543
n9493.out[0] (.names)                                            0.261    13.804
n9509.in[1] (.names)                                             1.014    14.818
n9509.out[0] (.names)                                            0.261    15.079
n9470.in[0] (.names)                                             1.014    16.093
n9470.out[0] (.names)                                            0.261    16.354
n9471.in[0] (.names)                                             1.014    17.367
n9471.out[0] (.names)                                            0.261    17.628
n9517.in[0] (.names)                                             1.014    18.642
n9517.out[0] (.names)                                            0.261    18.903
n9518.in[0] (.names)                                             1.014    19.917
n9518.out[0] (.names)                                            0.261    20.178
n3733.in[2] (.names)                                             1.014    21.192
n3733.out[0] (.names)                                            0.261    21.453
n9450.in[1] (.names)                                             1.014    22.467
n9450.out[0] (.names)                                            0.261    22.728
n9451.in[2] (.names)                                             1.014    23.742
n9451.out[0] (.names)                                            0.261    24.003
n9389.in[1] (.names)                                             1.014    25.016
n9389.out[0] (.names)                                            0.261    25.277
n9460.in[2] (.names)                                             1.014    26.291
n9460.out[0] (.names)                                            0.261    26.552
n9461.in[1] (.names)                                             1.014    27.566
n9461.out[0] (.names)                                            0.261    27.827
n7047.in[1] (.names)                                             1.014    28.841
n7047.out[0] (.names)                                            0.261    29.102
n6137.in[3] (.names)                                             1.014    30.116
n6137.out[0] (.names)                                            0.261    30.377
n7067.in[3] (.names)                                             1.014    31.390
n7067.out[0] (.names)                                            0.261    31.651
n7068.in[0] (.names)                                             1.014    32.665
n7068.out[0] (.names)                                            0.261    32.926
n6734.in[2] (.names)                                             1.014    33.940
n6734.out[0] (.names)                                            0.261    34.201
n4354.in[1] (.names)                                             1.014    35.215
n4354.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n7075.in[2] (.names)                                             1.014    37.765
n7075.out[0] (.names)                                            0.261    38.026
n7080.in[0] (.names)                                             1.014    39.039
n7080.out[0] (.names)                                            0.261    39.300
n6911.in[1] (.names)                                             1.014    40.314
n6911.out[0] (.names)                                            0.261    40.575
n7083.in[1] (.names)                                             1.014    41.589
n7083.out[0] (.names)                                            0.261    41.850
n9203.in[3] (.names)                                             1.014    42.864
n9203.out[0] (.names)                                            0.261    43.125
n9206.in[2] (.names)                                             1.014    44.139
n9206.out[0] (.names)                                            0.261    44.400
n9214.in[2] (.names)                                             1.014    45.413
n9214.out[0] (.names)                                            0.261    45.674
n9262.in[2] (.names)                                             1.014    46.688
n9262.out[0] (.names)                                            0.261    46.949
n9265.in[1] (.names)                                             1.014    47.963
n9265.out[0] (.names)                                            0.261    48.224
n4504.in[1] (.names)                                             1.014    49.238
n4504.out[0] (.names)                                            0.261    49.499
n3096.in[0] (.names)                                             1.014    50.513
n3096.out[0] (.names)                                            0.261    50.774
n4694.in[0] (.names)                                             1.014    51.787
n4694.out[0] (.names)                                            0.261    52.048
n4695.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4695.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : n10441.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[2] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9480.in[0] (.names)                                             1.014     3.344
n9480.out[0] (.names)                                            0.261     3.605
n9487.in[3] (.names)                                             1.014     4.619
n9487.out[0] (.names)                                            0.261     4.880
n9482.in[0] (.names)                                             1.014     5.894
n9482.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n7316.in[1] (.names)                                             1.014     8.444
n7316.out[0] (.names)                                            0.261     8.705
n9476.in[1] (.names)                                             1.014     9.719
n9476.out[0] (.names)                                            0.261     9.980
n9483.in[2] (.names)                                             1.014    10.993
n9483.out[0] (.names)                                            0.261    11.254
n4064.in[1] (.names)                                             1.014    12.268
n4064.out[0] (.names)                                            0.261    12.529
n9493.in[1] (.names)                                             1.014    13.543
n9493.out[0] (.names)                                            0.261    13.804
n9509.in[1] (.names)                                             1.014    14.818
n9509.out[0] (.names)                                            0.261    15.079
n9470.in[0] (.names)                                             1.014    16.093
n9470.out[0] (.names)                                            0.261    16.354
n9471.in[0] (.names)                                             1.014    17.367
n9471.out[0] (.names)                                            0.261    17.628
n9517.in[0] (.names)                                             1.014    18.642
n9517.out[0] (.names)                                            0.261    18.903
n9518.in[0] (.names)                                             1.014    19.917
n9518.out[0] (.names)                                            0.261    20.178
n3733.in[2] (.names)                                             1.014    21.192
n3733.out[0] (.names)                                            0.261    21.453
n9450.in[1] (.names)                                             1.014    22.467
n9450.out[0] (.names)                                            0.261    22.728
n9451.in[2] (.names)                                             1.014    23.742
n9451.out[0] (.names)                                            0.261    24.003
n9389.in[1] (.names)                                             1.014    25.016
n9389.out[0] (.names)                                            0.261    25.277
n9460.in[2] (.names)                                             1.014    26.291
n9460.out[0] (.names)                                            0.261    26.552
n9461.in[1] (.names)                                             1.014    27.566
n9461.out[0] (.names)                                            0.261    27.827
n7047.in[1] (.names)                                             1.014    28.841
n7047.out[0] (.names)                                            0.261    29.102
n6137.in[3] (.names)                                             1.014    30.116
n6137.out[0] (.names)                                            0.261    30.377
n7067.in[3] (.names)                                             1.014    31.390
n7067.out[0] (.names)                                            0.261    31.651
n7068.in[0] (.names)                                             1.014    32.665
n7068.out[0] (.names)                                            0.261    32.926
n6734.in[2] (.names)                                             1.014    33.940
n6734.out[0] (.names)                                            0.261    34.201
n4354.in[1] (.names)                                             1.014    35.215
n4354.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n7075.in[2] (.names)                                             1.014    37.765
n7075.out[0] (.names)                                            0.261    38.026
n7080.in[0] (.names)                                             1.014    39.039
n7080.out[0] (.names)                                            0.261    39.300
n6911.in[1] (.names)                                             1.014    40.314
n6911.out[0] (.names)                                            0.261    40.575
n7083.in[1] (.names)                                             1.014    41.589
n7083.out[0] (.names)                                            0.261    41.850
n9203.in[3] (.names)                                             1.014    42.864
n9203.out[0] (.names)                                            0.261    43.125
n9206.in[2] (.names)                                             1.014    44.139
n9206.out[0] (.names)                                            0.261    44.400
n9214.in[2] (.names)                                             1.014    45.413
n9214.out[0] (.names)                                            0.261    45.674
n9262.in[2] (.names)                                             1.014    46.688
n9262.out[0] (.names)                                            0.261    46.949
n9265.in[1] (.names)                                             1.014    47.963
n9265.out[0] (.names)                                            0.261    48.224
n4504.in[1] (.names)                                             1.014    49.238
n4504.out[0] (.names)                                            0.261    49.499
n3096.in[0] (.names)                                             1.014    50.513
n3096.out[0] (.names)                                            0.261    50.774
n10971.in[1] (.names)                                            1.014    51.787
n10971.out[0] (.names)                                           0.261    52.048
n10441.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10441.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n12836.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12641.in[1] (.names)                                            1.014    32.665
n12641.out[0] (.names)                                           0.261    32.926
n3430.in[0] (.names)                                             1.014    33.940
n3430.out[0] (.names)                                            0.261    34.201
n4204.in[0] (.names)                                             1.014    35.215
n4204.out[0] (.names)                                            0.261    35.476
n12679.in[1] (.names)                                            1.014    36.490
n12679.out[0] (.names)                                           0.261    36.751
n12682.in[0] (.names)                                            1.014    37.765
n12682.out[0] (.names)                                           0.261    38.026
n11674.in[2] (.names)                                            1.014    39.039
n11674.out[0] (.names)                                           0.261    39.300
n12555.in[1] (.names)                                            1.014    40.314
n12555.out[0] (.names)                                           0.261    40.575
n12684.in[0] (.names)                                            1.014    41.589
n12684.out[0] (.names)                                           0.261    41.850
n4539.in[0] (.names)                                             1.014    42.864
n4539.out[0] (.names)                                            0.261    43.125
n12689.in[0] (.names)                                            1.014    44.139
n12689.out[0] (.names)                                           0.261    44.400
n12690.in[0] (.names)                                            1.014    45.413
n12690.out[0] (.names)                                           0.261    45.674
n12778.in[1] (.names)                                            1.014    46.688
n12778.out[0] (.names)                                           0.261    46.949
n12784.in[1] (.names)                                            1.014    47.963
n12784.out[0] (.names)                                           0.261    48.224
n13402.in[2] (.names)                                            1.014    49.238
n13402.out[0] (.names)                                           0.261    49.499
n11522.in[0] (.names)                                            1.014    50.513
n11522.out[0] (.names)                                           0.261    50.774
n12835.in[0] (.names)                                            1.014    51.787
n12835.out[0] (.names)                                           0.261    52.048
n12836.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12836.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n4553.Q[0] (.latch clocked by pclk)
Endpoint  : n7341.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4553.clk[0] (.latch)                                            1.014     1.014
n4553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7413.in[1] (.names)                                             1.014     2.070
n7413.out[0] (.names)                                            0.261     2.331
n7415.in[0] (.names)                                             1.014     3.344
n7415.out[0] (.names)                                            0.261     3.605
n7408.in[0] (.names)                                             1.014     4.619
n7408.out[0] (.names)                                            0.261     4.880
n7416.in[0] (.names)                                             1.014     5.894
n7416.out[0] (.names)                                            0.261     6.155
n7431.in[0] (.names)                                             1.014     7.169
n7431.out[0] (.names)                                            0.261     7.430
n4111.in[0] (.names)                                             1.014     8.444
n4111.out[0] (.names)                                            0.261     8.705
n7432.in[1] (.names)                                             1.014     9.719
n7432.out[0] (.names)                                            0.261     9.980
n7468.in[1] (.names)                                             1.014    10.993
n7468.out[0] (.names)                                            0.261    11.254
n7445.in[1] (.names)                                             1.014    12.268
n7445.out[0] (.names)                                            0.261    12.529
n7441.in[3] (.names)                                             1.014    13.543
n7441.out[0] (.names)                                            0.261    13.804
n7470.in[0] (.names)                                             1.014    14.818
n7470.out[0] (.names)                                            0.261    15.079
n7446.in[1] (.names)                                             1.014    16.093
n7446.out[0] (.names)                                            0.261    16.354
n4024.in[3] (.names)                                             1.014    17.367
n4024.out[0] (.names)                                            0.261    17.628
n7448.in[0] (.names)                                             1.014    18.642
n7448.out[0] (.names)                                            0.261    18.903
n7449.in[0] (.names)                                             1.014    19.917
n7449.out[0] (.names)                                            0.261    20.178
n7911.in[2] (.names)                                             1.014    21.192
n7911.out[0] (.names)                                            0.261    21.453
n7385.in[0] (.names)                                             1.014    22.467
n7385.out[0] (.names)                                            0.261    22.728
n7915.in[0] (.names)                                             1.014    23.742
n7915.out[0] (.names)                                            0.261    24.003
n7890.in[0] (.names)                                             1.014    25.016
n7890.out[0] (.names)                                            0.261    25.277
n7916.in[1] (.names)                                             1.014    26.291
n7916.out[0] (.names)                                            0.261    26.552
n8878.in[0] (.names)                                             1.014    27.566
n8878.out[0] (.names)                                            0.261    27.827
n8829.in[1] (.names)                                             1.014    28.841
n8829.out[0] (.names)                                            0.261    29.102
n8830.in[1] (.names)                                             1.014    30.116
n8830.out[0] (.names)                                            0.261    30.377
n8820.in[1] (.names)                                             1.014    31.390
n8820.out[0] (.names)                                            0.261    31.651
n7337.in[0] (.names)                                             1.014    32.665
n7337.out[0] (.names)                                            0.261    32.926
n8804.in[0] (.names)                                             1.014    33.940
n8804.out[0] (.names)                                            0.261    34.201
n8806.in[0] (.names)                                             1.014    35.215
n8806.out[0] (.names)                                            0.261    35.476
n8808.in[1] (.names)                                             1.014    36.490
n8808.out[0] (.names)                                            0.261    36.751
n8809.in[0] (.names)                                             1.014    37.765
n8809.out[0] (.names)                                            0.261    38.026
n8895.in[0] (.names)                                             1.014    39.039
n8895.out[0] (.names)                                            0.261    39.300
n8506.in[1] (.names)                                             1.014    40.314
n8506.out[0] (.names)                                            0.261    40.575
n8826.in[0] (.names)                                             1.014    41.589
n8826.out[0] (.names)                                            0.261    41.850
n6954.in[1] (.names)                                             1.014    42.864
n6954.out[0] (.names)                                            0.261    43.125
n7350.in[0] (.names)                                             1.014    44.139
n7350.out[0] (.names)                                            0.261    44.400
n7346.in[0] (.names)                                             1.014    45.413
n7346.out[0] (.names)                                            0.261    45.674
n3483.in[1] (.names)                                             1.014    46.688
n3483.out[0] (.names)                                            0.261    46.949
n7031.in[0] (.names)                                             1.014    47.963
n7031.out[0] (.names)                                            0.261    48.224
n7347.in[0] (.names)                                             1.014    49.238
n7347.out[0] (.names)                                            0.261    49.499
n7333.in[0] (.names)                                             1.014    50.513
n7333.out[0] (.names)                                            0.261    50.774
n7334.in[1] (.names)                                             1.014    51.787
n7334.out[0] (.names)                                            0.261    52.048
n7341.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7341.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n6229.Q[0] (.latch clocked by pclk)
Endpoint  : n5140.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6229.clk[0] (.latch)                                            1.014     1.014
n6229.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10435.in[0] (.names)                                            1.014     2.070
n10435.out[0] (.names)                                           0.261     2.331
n10436.in[2] (.names)                                            1.014     3.344
n10436.out[0] (.names)                                           0.261     3.605
n10354.in[2] (.names)                                            1.014     4.619
n10354.out[0] (.names)                                           0.261     4.880
n10445.in[0] (.names)                                            1.014     5.894
n10445.out[0] (.names)                                           0.261     6.155
n10585.in[1] (.names)                                            1.014     7.169
n10585.out[0] (.names)                                           0.261     7.430
n10409.in[0] (.names)                                            1.014     8.444
n10409.out[0] (.names)                                           0.261     8.705
n10533.in[0] (.names)                                            1.014     9.719
n10533.out[0] (.names)                                           0.261     9.980
n10586.in[0] (.names)                                            1.014    10.993
n10586.out[0] (.names)                                           0.261    11.254
n10567.in[0] (.names)                                            1.014    12.268
n10567.out[0] (.names)                                           0.261    12.529
n10295.in[0] (.names)                                            1.014    13.543
n10295.out[0] (.names)                                           0.261    13.804
n10296.in[0] (.names)                                            1.014    14.818
n10296.out[0] (.names)                                           0.261    15.079
n10253.in[1] (.names)                                            1.014    16.093
n10253.out[0] (.names)                                           0.261    16.354
n10299.in[1] (.names)                                            1.014    17.367
n10299.out[0] (.names)                                           0.261    17.628
n10302.in[1] (.names)                                            1.014    18.642
n10302.out[0] (.names)                                           0.261    18.903
n10280.in[0] (.names)                                            1.014    19.917
n10280.out[0] (.names)                                           0.261    20.178
n10281.in[1] (.names)                                            1.014    21.192
n10281.out[0] (.names)                                           0.261    21.453
n3465.in[0] (.names)                                             1.014    22.467
n3465.out[0] (.names)                                            0.261    22.728
n10282.in[0] (.names)                                            1.014    23.742
n10282.out[0] (.names)                                           0.261    24.003
n10304.in[2] (.names)                                            1.014    25.016
n10304.out[0] (.names)                                           0.261    25.277
n4069.in[2] (.names)                                             1.014    26.291
n4069.out[0] (.names)                                            0.261    26.552
n10305.in[0] (.names)                                            1.014    27.566
n10305.out[0] (.names)                                           0.261    27.827
n10309.in[0] (.names)                                            1.014    28.841
n10309.out[0] (.names)                                           0.261    29.102
n10262.in[1] (.names)                                            1.014    30.116
n10262.out[0] (.names)                                           0.261    30.377
n10263.in[1] (.names)                                            1.014    31.390
n10263.out[0] (.names)                                           0.261    31.651
n10942.in[2] (.names)                                            1.014    32.665
n10942.out[0] (.names)                                           0.261    32.926
n10959.in[3] (.names)                                            1.014    33.940
n10959.out[0] (.names)                                           0.261    34.201
n10960.in[1] (.names)                                            1.014    35.215
n10960.out[0] (.names)                                           0.261    35.476
n11090.in[2] (.names)                                            1.014    36.490
n11090.out[0] (.names)                                           0.261    36.751
n11095.in[1] (.names)                                            1.014    37.765
n11095.out[0] (.names)                                           0.261    38.026
n11097.in[0] (.names)                                            1.014    39.039
n11097.out[0] (.names)                                           0.261    39.300
n11098.in[0] (.names)                                            1.014    40.314
n11098.out[0] (.names)                                           0.261    40.575
n11153.in[3] (.names)                                            1.014    41.589
n11153.out[0] (.names)                                           0.261    41.850
n4378.in[0] (.names)                                             1.014    42.864
n4378.out[0] (.names)                                            0.261    43.125
n10965.in[1] (.names)                                            1.014    44.139
n10965.out[0] (.names)                                           0.261    44.400
n9779.in[1] (.names)                                             1.014    45.413
n9779.out[0] (.names)                                            0.261    45.674
n9670.in[0] (.names)                                             1.014    46.688
n9670.out[0] (.names)                                            0.261    46.949
n10966.in[0] (.names)                                            1.014    47.963
n10966.out[0] (.names)                                           0.261    48.224
n11039.in[2] (.names)                                            1.014    49.238
n11039.out[0] (.names)                                           0.261    49.499
n3788.in[1] (.names)                                             1.014    50.513
n3788.out[0] (.names)                                            0.261    50.774
n5139.in[0] (.names)                                             1.014    51.787
n5139.out[0] (.names)                                            0.261    52.048
n5140.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5140.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n4690.Q[0] (.latch clocked by pclk)
Endpoint  : n6615.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4690.clk[0] (.latch)                                            1.014     1.014
n4690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6517.in[1] (.names)                                             1.014     2.070
n6517.out[0] (.names)                                            0.261     2.331
n6341.in[0] (.names)                                             1.014     3.344
n6341.out[0] (.names)                                            0.261     3.605
n6314.in[1] (.names)                                             1.014     4.619
n6314.out[0] (.names)                                            0.261     4.880
n6315.in[1] (.names)                                             1.014     5.894
n6315.out[0] (.names)                                            0.261     6.155
n6316.in[0] (.names)                                             1.014     7.169
n6316.out[0] (.names)                                            0.261     7.430
n6317.in[0] (.names)                                             1.014     8.444
n6317.out[0] (.names)                                            0.261     8.705
n6321.in[1] (.names)                                             1.014     9.719
n6321.out[0] (.names)                                            0.261     9.980
n6300.in[0] (.names)                                             1.014    10.993
n6300.out[0] (.names)                                            0.261    11.254
n6301.in[1] (.names)                                             1.014    12.268
n6301.out[0] (.names)                                            0.261    12.529
n6312.in[2] (.names)                                             1.014    13.543
n6312.out[0] (.names)                                            0.261    13.804
n6319.in[0] (.names)                                             1.014    14.818
n6319.out[0] (.names)                                            0.261    15.079
n6320.in[1] (.names)                                             1.014    16.093
n6320.out[0] (.names)                                            0.261    16.354
n6290.in[0] (.names)                                             1.014    17.367
n6290.out[0] (.names)                                            0.261    17.628
n6291.in[1] (.names)                                             1.014    18.642
n6291.out[0] (.names)                                            0.261    18.903
n6293.in[2] (.names)                                             1.014    19.917
n6293.out[0] (.names)                                            0.261    20.178
n6294.in[0] (.names)                                             1.014    21.192
n6294.out[0] (.names)                                            0.261    21.453
n6297.in[3] (.names)                                             1.014    22.467
n6297.out[0] (.names)                                            0.261    22.728
n6298.in[0] (.names)                                             1.014    23.742
n6298.out[0] (.names)                                            0.261    24.003
n6308.in[3] (.names)                                             1.014    25.016
n6308.out[0] (.names)                                            0.261    25.277
n6309.in[1] (.names)                                             1.014    26.291
n6309.out[0] (.names)                                            0.261    26.552
n3566.in[1] (.names)                                             1.014    27.566
n3566.out[0] (.names)                                            0.261    27.827
n6751.in[2] (.names)                                             1.014    28.841
n6751.out[0] (.names)                                            0.261    29.102
n6755.in[1] (.names)                                             1.014    30.116
n6755.out[0] (.names)                                            0.261    30.377
n6756.in[2] (.names)                                             1.014    31.390
n6756.out[0] (.names)                                            0.261    31.651
n6757.in[0] (.names)                                             1.014    32.665
n6757.out[0] (.names)                                            0.261    32.926
n6861.in[0] (.names)                                             1.014    33.940
n6861.out[0] (.names)                                            0.261    34.201
n6457.in[0] (.names)                                             1.014    35.215
n6457.out[0] (.names)                                            0.261    35.476
n6458.in[3] (.names)                                             1.014    36.490
n6458.out[0] (.names)                                            0.261    36.751
n4266.in[1] (.names)                                             1.014    37.765
n4266.out[0] (.names)                                            0.261    38.026
n6464.in[0] (.names)                                             1.014    39.039
n6464.out[0] (.names)                                            0.261    39.300
n4340.in[1] (.names)                                             1.014    40.314
n4340.out[0] (.names)                                            0.261    40.575
n6468.in[0] (.names)                                             1.014    41.589
n6468.out[0] (.names)                                            0.261    41.850
n6443.in[0] (.names)                                             1.014    42.864
n6443.out[0] (.names)                                            0.261    43.125
n6444.in[1] (.names)                                             1.014    44.139
n6444.out[0] (.names)                                            0.261    44.400
n6215.in[1] (.names)                                             1.014    45.413
n6215.out[0] (.names)                                            0.261    45.674
n6446.in[0] (.names)                                             1.014    46.688
n6446.out[0] (.names)                                            0.261    46.949
n6452.in[2] (.names)                                             1.014    47.963
n6452.out[0] (.names)                                            0.261    48.224
n6453.in[3] (.names)                                             1.014    49.238
n6453.out[0] (.names)                                            0.261    49.499
n4535.in[0] (.names)                                             1.014    50.513
n4535.out[0] (.names)                                            0.261    50.774
n6455.in[0] (.names)                                             1.014    51.787
n6455.out[0] (.names)                                            0.261    52.048
n6615.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6615.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n13028.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12641.in[1] (.names)                                            1.014    32.665
n12641.out[0] (.names)                                           0.261    32.926
n3430.in[0] (.names)                                             1.014    33.940
n3430.out[0] (.names)                                            0.261    34.201
n4204.in[0] (.names)                                             1.014    35.215
n4204.out[0] (.names)                                            0.261    35.476
n12679.in[1] (.names)                                            1.014    36.490
n12679.out[0] (.names)                                           0.261    36.751
n12682.in[0] (.names)                                            1.014    37.765
n12682.out[0] (.names)                                           0.261    38.026
n11674.in[2] (.names)                                            1.014    39.039
n11674.out[0] (.names)                                           0.261    39.300
n12555.in[1] (.names)                                            1.014    40.314
n12555.out[0] (.names)                                           0.261    40.575
n12684.in[0] (.names)                                            1.014    41.589
n12684.out[0] (.names)                                           0.261    41.850
n4539.in[0] (.names)                                             1.014    42.864
n4539.out[0] (.names)                                            0.261    43.125
n12689.in[0] (.names)                                            1.014    44.139
n12689.out[0] (.names)                                           0.261    44.400
n12690.in[0] (.names)                                            1.014    45.413
n12690.out[0] (.names)                                           0.261    45.674
n12778.in[1] (.names)                                            1.014    46.688
n12778.out[0] (.names)                                           0.261    46.949
n12784.in[1] (.names)                                            1.014    47.963
n12784.out[0] (.names)                                           0.261    48.224
n13402.in[2] (.names)                                            1.014    49.238
n13402.out[0] (.names)                                           0.261    49.499
n4485.in[2] (.names)                                             1.014    50.513
n4485.out[0] (.names)                                            0.261    50.774
n13226.in[1] (.names)                                            1.014    51.787
n13226.out[0] (.names)                                           0.261    52.048
n13028.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13028.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n4690.Q[0] (.latch clocked by pclk)
Endpoint  : n4625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4690.clk[0] (.latch)                                            1.014     1.014
n4690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6517.in[1] (.names)                                             1.014     2.070
n6517.out[0] (.names)                                            0.261     2.331
n6341.in[0] (.names)                                             1.014     3.344
n6341.out[0] (.names)                                            0.261     3.605
n6314.in[1] (.names)                                             1.014     4.619
n6314.out[0] (.names)                                            0.261     4.880
n6315.in[1] (.names)                                             1.014     5.894
n6315.out[0] (.names)                                            0.261     6.155
n6316.in[0] (.names)                                             1.014     7.169
n6316.out[0] (.names)                                            0.261     7.430
n6317.in[0] (.names)                                             1.014     8.444
n6317.out[0] (.names)                                            0.261     8.705
n6321.in[1] (.names)                                             1.014     9.719
n6321.out[0] (.names)                                            0.261     9.980
n6300.in[0] (.names)                                             1.014    10.993
n6300.out[0] (.names)                                            0.261    11.254
n6301.in[1] (.names)                                             1.014    12.268
n6301.out[0] (.names)                                            0.261    12.529
n6312.in[2] (.names)                                             1.014    13.543
n6312.out[0] (.names)                                            0.261    13.804
n6319.in[0] (.names)                                             1.014    14.818
n6319.out[0] (.names)                                            0.261    15.079
n6320.in[1] (.names)                                             1.014    16.093
n6320.out[0] (.names)                                            0.261    16.354
n6290.in[0] (.names)                                             1.014    17.367
n6290.out[0] (.names)                                            0.261    17.628
n6291.in[1] (.names)                                             1.014    18.642
n6291.out[0] (.names)                                            0.261    18.903
n6293.in[2] (.names)                                             1.014    19.917
n6293.out[0] (.names)                                            0.261    20.178
n6294.in[0] (.names)                                             1.014    21.192
n6294.out[0] (.names)                                            0.261    21.453
n6297.in[3] (.names)                                             1.014    22.467
n6297.out[0] (.names)                                            0.261    22.728
n6298.in[0] (.names)                                             1.014    23.742
n6298.out[0] (.names)                                            0.261    24.003
n6308.in[3] (.names)                                             1.014    25.016
n6308.out[0] (.names)                                            0.261    25.277
n6309.in[1] (.names)                                             1.014    26.291
n6309.out[0] (.names)                                            0.261    26.552
n3566.in[1] (.names)                                             1.014    27.566
n3566.out[0] (.names)                                            0.261    27.827
n6751.in[2] (.names)                                             1.014    28.841
n6751.out[0] (.names)                                            0.261    29.102
n6755.in[1] (.names)                                             1.014    30.116
n6755.out[0] (.names)                                            0.261    30.377
n6756.in[2] (.names)                                             1.014    31.390
n6756.out[0] (.names)                                            0.261    31.651
n6792.in[2] (.names)                                             1.014    32.665
n6792.out[0] (.names)                                            0.261    32.926
n6800.in[0] (.names)                                             1.014    33.940
n6800.out[0] (.names)                                            0.261    34.201
n6804.in[0] (.names)                                             1.014    35.215
n6804.out[0] (.names)                                            0.261    35.476
n6786.in[0] (.names)                                             1.014    36.490
n6786.out[0] (.names)                                            0.261    36.751
n6788.in[1] (.names)                                             1.014    37.765
n6788.out[0] (.names)                                            0.261    38.026
n6807.in[0] (.names)                                             1.014    39.039
n6807.out[0] (.names)                                            0.261    39.300
n6808.in[0] (.names)                                             1.014    40.314
n6808.out[0] (.names)                                            0.261    40.575
n6809.in[0] (.names)                                             1.014    41.589
n6809.out[0] (.names)                                            0.261    41.850
n6862.in[0] (.names)                                             1.014    42.864
n6862.out[0] (.names)                                            0.261    43.125
n6867.in[1] (.names)                                             1.014    44.139
n6867.out[0] (.names)                                            0.261    44.400
n6878.in[2] (.names)                                             1.014    45.413
n6878.out[0] (.names)                                            0.261    45.674
n6721.in[2] (.names)                                             1.014    46.688
n6721.out[0] (.names)                                            0.261    46.949
n6694.in[0] (.names)                                             1.014    47.963
n6694.out[0] (.names)                                            0.261    48.224
n6718.in[1] (.names)                                             1.014    49.238
n6718.out[0] (.names)                                            0.261    49.499
n6196.in[0] (.names)                                             1.014    50.513
n6196.out[0] (.names)                                            0.261    50.774
n4624.in[0] (.names)                                             1.014    51.787
n4624.out[0] (.names)                                            0.261    52.048
n4625.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4625.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n4690.Q[0] (.latch clocked by pclk)
Endpoint  : n6922.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4690.clk[0] (.latch)                                            1.014     1.014
n4690.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6517.in[1] (.names)                                             1.014     2.070
n6517.out[0] (.names)                                            0.261     2.331
n6341.in[0] (.names)                                             1.014     3.344
n6341.out[0] (.names)                                            0.261     3.605
n6314.in[1] (.names)                                             1.014     4.619
n6314.out[0] (.names)                                            0.261     4.880
n6315.in[1] (.names)                                             1.014     5.894
n6315.out[0] (.names)                                            0.261     6.155
n6316.in[0] (.names)                                             1.014     7.169
n6316.out[0] (.names)                                            0.261     7.430
n6317.in[0] (.names)                                             1.014     8.444
n6317.out[0] (.names)                                            0.261     8.705
n6321.in[1] (.names)                                             1.014     9.719
n6321.out[0] (.names)                                            0.261     9.980
n6300.in[0] (.names)                                             1.014    10.993
n6300.out[0] (.names)                                            0.261    11.254
n6301.in[1] (.names)                                             1.014    12.268
n6301.out[0] (.names)                                            0.261    12.529
n6312.in[2] (.names)                                             1.014    13.543
n6312.out[0] (.names)                                            0.261    13.804
n6319.in[0] (.names)                                             1.014    14.818
n6319.out[0] (.names)                                            0.261    15.079
n6320.in[1] (.names)                                             1.014    16.093
n6320.out[0] (.names)                                            0.261    16.354
n6290.in[0] (.names)                                             1.014    17.367
n6290.out[0] (.names)                                            0.261    17.628
n6291.in[1] (.names)                                             1.014    18.642
n6291.out[0] (.names)                                            0.261    18.903
n6293.in[2] (.names)                                             1.014    19.917
n6293.out[0] (.names)                                            0.261    20.178
n6294.in[0] (.names)                                             1.014    21.192
n6294.out[0] (.names)                                            0.261    21.453
n6297.in[3] (.names)                                             1.014    22.467
n6297.out[0] (.names)                                            0.261    22.728
n6298.in[0] (.names)                                             1.014    23.742
n6298.out[0] (.names)                                            0.261    24.003
n6308.in[3] (.names)                                             1.014    25.016
n6308.out[0] (.names)                                            0.261    25.277
n6309.in[1] (.names)                                             1.014    26.291
n6309.out[0] (.names)                                            0.261    26.552
n3566.in[1] (.names)                                             1.014    27.566
n3566.out[0] (.names)                                            0.261    27.827
n6751.in[2] (.names)                                             1.014    28.841
n6751.out[0] (.names)                                            0.261    29.102
n6755.in[1] (.names)                                             1.014    30.116
n6755.out[0] (.names)                                            0.261    30.377
n6756.in[2] (.names)                                             1.014    31.390
n6756.out[0] (.names)                                            0.261    31.651
n6792.in[2] (.names)                                             1.014    32.665
n6792.out[0] (.names)                                            0.261    32.926
n6824.in[0] (.names)                                             1.014    33.940
n6824.out[0] (.names)                                            0.261    34.201
n6360.in[1] (.names)                                             1.014    35.215
n6360.out[0] (.names)                                            0.261    35.476
n4852.in[2] (.names)                                             1.014    36.490
n4852.out[0] (.names)                                            0.261    36.751
n9410.in[0] (.names)                                             1.014    37.765
n9410.out[0] (.names)                                            0.261    38.026
n9438.in[0] (.names)                                             1.014    39.039
n9438.out[0] (.names)                                            0.261    39.300
n9440.in[0] (.names)                                             1.014    40.314
n9440.out[0] (.names)                                            0.261    40.575
n9446.in[0] (.names)                                             1.014    41.589
n9446.out[0] (.names)                                            0.261    41.850
n6907.in[1] (.names)                                             1.014    42.864
n6907.out[0] (.names)                                            0.261    43.125
n9435.in[0] (.names)                                             1.014    44.139
n9435.out[0] (.names)                                            0.261    44.400
n9436.in[0] (.names)                                             1.014    45.413
n9436.out[0] (.names)                                            0.261    45.674
n6895.in[0] (.names)                                             1.014    46.688
n6895.out[0] (.names)                                            0.261    46.949
n9434.in[3] (.names)                                             1.014    47.963
n9434.out[0] (.names)                                            0.261    48.224
n9445.in[0] (.names)                                             1.014    49.238
n9445.out[0] (.names)                                            0.261    49.499
n8564.in[0] (.names)                                             1.014    50.513
n8564.out[0] (.names)                                            0.261    50.774
n6921.in[0] (.names)                                             1.014    51.787
n6921.out[0] (.names)                                            0.261    52.048
n6922.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6922.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n4575.Q[0] (.latch clocked by pclk)
Endpoint  : n8988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4575.clk[0] (.latch)                                            1.014     1.014
n4575.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5133.in[1] (.names)                                             1.014     2.070
n5133.out[0] (.names)                                            0.261     2.331
n5147.in[0] (.names)                                             1.014     3.344
n5147.out[0] (.names)                                            0.261     3.605
n5941.in[0] (.names)                                             1.014     4.619
n5941.out[0] (.names)                                            0.261     4.880
n5675.in[0] (.names)                                             1.014     5.894
n5675.out[0] (.names)                                            0.261     6.155
n5942.in[0] (.names)                                             1.014     7.169
n5942.out[0] (.names)                                            0.261     7.430
n5946.in[0] (.names)                                             1.014     8.444
n5946.out[0] (.names)                                            0.261     8.705
n5983.in[0] (.names)                                             1.014     9.719
n5983.out[0] (.names)                                            0.261     9.980
n5984.in[0] (.names)                                             1.014    10.993
n5984.out[0] (.names)                                            0.261    11.254
n5952.in[0] (.names)                                             1.014    12.268
n5952.out[0] (.names)                                            0.261    12.529
n5938.in[1] (.names)                                             1.014    13.543
n5938.out[0] (.names)                                            0.261    13.804
n5939.in[1] (.names)                                             1.014    14.818
n5939.out[0] (.names)                                            0.261    15.079
n5923.in[0] (.names)                                             1.014    16.093
n5923.out[0] (.names)                                            0.261    16.354
n5944.in[0] (.names)                                             1.014    17.367
n5944.out[0] (.names)                                            0.261    17.628
n5919.in[0] (.names)                                             1.014    18.642
n5919.out[0] (.names)                                            0.261    18.903
n5955.in[0] (.names)                                             1.014    19.917
n5955.out[0] (.names)                                            0.261    20.178
n5913.in[0] (.names)                                             1.014    21.192
n5913.out[0] (.names)                                            0.261    21.453
n5914.in[0] (.names)                                             1.014    22.467
n5914.out[0] (.names)                                            0.261    22.728
n5927.in[2] (.names)                                             1.014    23.742
n5927.out[0] (.names)                                            0.261    24.003
n5699.in[0] (.names)                                             1.014    25.016
n5699.out[0] (.names)                                            0.261    25.277
n4123.in[1] (.names)                                             1.014    26.291
n4123.out[0] (.names)                                            0.261    26.552
n8838.in[1] (.names)                                             1.014    27.566
n8838.out[0] (.names)                                            0.261    27.827
n4038.in[0] (.names)                                             1.014    28.841
n4038.out[0] (.names)                                            0.261    29.102
n8822.in[0] (.names)                                             1.014    30.116
n8822.out[0] (.names)                                            0.261    30.377
n8823.in[0] (.names)                                             1.014    31.390
n8823.out[0] (.names)                                            0.261    31.651
n8827.in[0] (.names)                                             1.014    32.665
n8827.out[0] (.names)                                            0.261    32.926
n8251.in[0] (.names)                                             1.014    33.940
n8251.out[0] (.names)                                            0.261    34.201
n3402.in[0] (.names)                                             1.014    35.215
n3402.out[0] (.names)                                            0.261    35.476
n8832.in[0] (.names)                                             1.014    36.490
n8832.out[0] (.names)                                            0.261    36.751
n3196.in[0] (.names)                                             1.014    37.765
n3196.out[0] (.names)                                            0.261    38.026
n8768.in[0] (.names)                                             1.014    39.039
n8768.out[0] (.names)                                            0.261    39.300
n8769.in[0] (.names)                                             1.014    40.314
n8769.out[0] (.names)                                            0.261    40.575
n8798.in[1] (.names)                                             1.014    41.589
n8798.out[0] (.names)                                            0.261    41.850
n8814.in[2] (.names)                                             1.014    42.864
n8814.out[0] (.names)                                            0.261    43.125
n8762.in[0] (.names)                                             1.014    44.139
n8762.out[0] (.names)                                            0.261    44.400
n8585.in[1] (.names)                                             1.014    45.413
n8585.out[0] (.names)                                            0.261    45.674
n8587.in[1] (.names)                                             1.014    46.688
n8587.out[0] (.names)                                            0.261    46.949
n8592.in[1] (.names)                                             1.014    47.963
n8592.out[0] (.names)                                            0.261    48.224
n8979.in[2] (.names)                                             1.014    49.238
n8979.out[0] (.names)                                            0.261    49.499
n3624.in[3] (.names)                                             1.014    50.513
n3624.out[0] (.names)                                            0.261    50.774
n3679.in[0] (.names)                                             1.014    51.787
n3679.out[0] (.names)                                            0.261    52.048
n8988.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8988.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n6797.Q[0] (.latch clocked by pclk)
Endpoint  : n3181.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6797.clk[0] (.latch)                                            1.014     1.014
n6797.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12849.in[2] (.names)                                            1.014     2.070
n12849.out[0] (.names)                                           0.261     2.331
n13184.in[1] (.names)                                            1.014     3.344
n13184.out[0] (.names)                                           0.261     3.605
n13185.in[0] (.names)                                            1.014     4.619
n13185.out[0] (.names)                                           0.261     4.880
n13015.in[2] (.names)                                            1.014     5.894
n13015.out[0] (.names)                                           0.261     6.155
n12494.in[0] (.names)                                            1.014     7.169
n12494.out[0] (.names)                                           0.261     7.430
n12609.in[2] (.names)                                            1.014     8.444
n12609.out[0] (.names)                                           0.261     8.705
n13017.in[1] (.names)                                            1.014     9.719
n13017.out[0] (.names)                                           0.261     9.980
n12981.in[0] (.names)                                            1.014    10.993
n12981.out[0] (.names)                                           0.261    11.254
n11812.in[0] (.names)                                            1.014    12.268
n11812.out[0] (.names)                                           0.261    12.529
n11697.in[3] (.names)                                            1.014    13.543
n11697.out[0] (.names)                                           0.261    13.804
n11813.in[0] (.names)                                            1.014    14.818
n11813.out[0] (.names)                                           0.261    15.079
n3423.in[1] (.names)                                             1.014    16.093
n3423.out[0] (.names)                                            0.261    16.354
n11792.in[1] (.names)                                            1.014    17.367
n11792.out[0] (.names)                                           0.261    17.628
n11830.in[0] (.names)                                            1.014    18.642
n11830.out[0] (.names)                                           0.261    18.903
n11941.in[2] (.names)                                            1.014    19.917
n11941.out[0] (.names)                                           0.261    20.178
n11948.in[1] (.names)                                            1.014    21.192
n11948.out[0] (.names)                                           0.261    21.453
n11939.in[0] (.names)                                            1.014    22.467
n11939.out[0] (.names)                                           0.261    22.728
n11942.in[1] (.names)                                            1.014    23.742
n11942.out[0] (.names)                                           0.261    24.003
n11952.in[1] (.names)                                            1.014    25.016
n11952.out[0] (.names)                                           0.261    25.277
n11956.in[0] (.names)                                            1.014    26.291
n11956.out[0] (.names)                                           0.261    26.552
n11911.in[1] (.names)                                            1.014    27.566
n11911.out[0] (.names)                                           0.261    27.827
n12007.in[2] (.names)                                            1.014    28.841
n12007.out[0] (.names)                                           0.261    29.102
n12015.in[0] (.names)                                            1.014    30.116
n12015.out[0] (.names)                                           0.261    30.377
n3285.in[0] (.names)                                             1.014    31.390
n3285.out[0] (.names)                                            0.261    31.651
n12000.in[0] (.names)                                            1.014    32.665
n12000.out[0] (.names)                                           0.261    32.926
n11923.in[0] (.names)                                            1.014    33.940
n11923.out[0] (.names)                                           0.261    34.201
n11924.in[1] (.names)                                            1.014    35.215
n11924.out[0] (.names)                                           0.261    35.476
n11925.in[0] (.names)                                            1.014    36.490
n11925.out[0] (.names)                                           0.261    36.751
n12027.in[0] (.names)                                            1.014    37.765
n12027.out[0] (.names)                                           0.261    38.026
n12035.in[1] (.names)                                            1.014    39.039
n12035.out[0] (.names)                                           0.261    39.300
n12021.in[1] (.names)                                            1.014    40.314
n12021.out[0] (.names)                                           0.261    40.575
n12038.in[0] (.names)                                            1.014    41.589
n12038.out[0] (.names)                                           0.261    41.850
n12044.in[0] (.names)                                            1.014    42.864
n12044.out[0] (.names)                                           0.261    43.125
n12045.in[0] (.names)                                            1.014    44.139
n12045.out[0] (.names)                                           0.261    44.400
n12046.in[0] (.names)                                            1.014    45.413
n12046.out[0] (.names)                                           0.261    45.674
n12070.in[1] (.names)                                            1.014    46.688
n12070.out[0] (.names)                                           0.261    46.949
n9731.in[0] (.names)                                             1.014    47.963
n9731.out[0] (.names)                                            0.261    48.224
n11902.in[2] (.names)                                            1.014    49.238
n11902.out[0] (.names)                                           0.261    49.499
n11772.in[0] (.names)                                            1.014    50.513
n11772.out[0] (.names)                                           0.261    50.774
n11528.in[0] (.names)                                            1.014    51.787
n11528.out[0] (.names)                                           0.261    52.048
n3181.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3181.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n7450.Q[0] (.latch clocked by pclk)
Endpoint  : n7862.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7450.clk[0] (.latch)                                            1.014     1.014
n7450.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5929.in[0] (.names)                                             1.014     2.070
n5929.out[0] (.names)                                            0.261     2.331
n7452.in[0] (.names)                                             1.014     3.344
n7452.out[0] (.names)                                            0.261     3.605
n7976.in[0] (.names)                                             1.014     4.619
n7976.out[0] (.names)                                            0.261     4.880
n7977.in[0] (.names)                                             1.014     5.894
n7977.out[0] (.names)                                            0.261     6.155
n3165.in[1] (.names)                                             1.014     7.169
n3165.out[0] (.names)                                            0.261     7.430
n7978.in[2] (.names)                                             1.014     8.444
n7978.out[0] (.names)                                            0.261     8.705
n7804.in[0] (.names)                                             1.014     9.719
n7804.out[0] (.names)                                            0.261     9.980
n7805.in[0] (.names)                                             1.014    10.993
n7805.out[0] (.names)                                            0.261    11.254
n7807.in[1] (.names)                                             1.014    12.268
n7807.out[0] (.names)                                            0.261    12.529
n7808.in[0] (.names)                                             1.014    13.543
n7808.out[0] (.names)                                            0.261    13.804
n7777.in[0] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[1] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7762.in[1] (.names)                                             1.014    17.367
n7762.out[0] (.names)                                            0.261    17.628
n7747.in[1] (.names)                                             1.014    18.642
n7747.out[0] (.names)                                            0.261    18.903
n7748.in[0] (.names)                                             1.014    19.917
n7748.out[0] (.names)                                            0.261    20.178
n7749.in[0] (.names)                                             1.014    21.192
n7749.out[0] (.names)                                            0.261    21.453
n7750.in[0] (.names)                                             1.014    22.467
n7750.out[0] (.names)                                            0.261    22.728
n7751.in[2] (.names)                                             1.014    23.742
n7751.out[0] (.names)                                            0.261    24.003
n7754.in[0] (.names)                                             1.014    25.016
n7754.out[0] (.names)                                            0.261    25.277
n7752.in[1] (.names)                                             1.014    26.291
n7752.out[0] (.names)                                            0.261    26.552
n7744.in[1] (.names)                                             1.014    27.566
n7744.out[0] (.names)                                            0.261    27.827
n7745.in[2] (.names)                                             1.014    28.841
n7745.out[0] (.names)                                            0.261    29.102
n7746.in[0] (.names)                                             1.014    30.116
n7746.out[0] (.names)                                            0.261    30.377
n7819.in[0] (.names)                                             1.014    31.390
n7819.out[0] (.names)                                            0.261    31.651
n7736.in[1] (.names)                                             1.014    32.665
n7736.out[0] (.names)                                            0.261    32.926
n7737.in[1] (.names)                                             1.014    33.940
n7737.out[0] (.names)                                            0.261    34.201
n6903.in[0] (.names)                                             1.014    35.215
n6903.out[0] (.names)                                            0.261    35.476
n3908.in[0] (.names)                                             1.014    36.490
n3908.out[0] (.names)                                            0.261    36.751
n7004.in[0] (.names)                                             1.014    37.765
n7004.out[0] (.names)                                            0.261    38.026
n3436.in[0] (.names)                                             1.014    39.039
n3436.out[0] (.names)                                            0.261    39.300
n5553.in[3] (.names)                                             1.014    40.314
n5553.out[0] (.names)                                            0.261    40.575
n7387.in[0] (.names)                                             1.014    41.589
n7387.out[0] (.names)                                            0.261    41.850
n7565.in[0] (.names)                                             1.014    42.864
n7565.out[0] (.names)                                            0.261    43.125
n4237.in[0] (.names)                                             1.014    44.139
n4237.out[0] (.names)                                            0.261    44.400
n3939.in[0] (.names)                                             1.014    45.413
n3939.out[0] (.names)                                            0.261    45.674
n7400.in[1] (.names)                                             1.014    46.688
n7400.out[0] (.names)                                            0.261    46.949
n7573.in[0] (.names)                                             1.014    47.963
n7573.out[0] (.names)                                            0.261    48.224
n6974.in[0] (.names)                                             1.014    49.238
n6974.out[0] (.names)                                            0.261    49.499
n7035.in[0] (.names)                                             1.014    50.513
n7035.out[0] (.names)                                            0.261    50.774
n7841.in[0] (.names)                                             1.014    51.787
n7841.out[0] (.names)                                            0.261    52.048
n7862.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7862.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n7693.Q[0] (.latch clocked by pclk)
Endpoint  : n5426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7693.clk[0] (.latch)                                            1.014     1.014
n7693.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3937.in[0] (.names)                                             1.014     2.070
n3937.out[0] (.names)                                            0.261     2.331
n7662.in[0] (.names)                                             1.014     3.344
n7662.out[0] (.names)                                            0.261     3.605
n7694.in[0] (.names)                                             1.014     4.619
n7694.out[0] (.names)                                            0.261     4.880
n9248.in[1] (.names)                                             1.014     5.894
n9248.out[0] (.names)                                            0.261     6.155
n9249.in[0] (.names)                                             1.014     7.169
n9249.out[0] (.names)                                            0.261     7.430
n9251.in[0] (.names)                                             1.014     8.444
n9251.out[0] (.names)                                            0.261     8.705
n9253.in[2] (.names)                                             1.014     9.719
n9253.out[0] (.names)                                            0.261     9.980
n9294.in[2] (.names)                                             1.014    10.993
n9294.out[0] (.names)                                            0.261    11.254
n3202.in[0] (.names)                                             1.014    12.268
n3202.out[0] (.names)                                            0.261    12.529
n9297.in[1] (.names)                                             1.014    13.543
n9297.out[0] (.names)                                            0.261    13.804
n9303.in[0] (.names)                                             1.014    14.818
n9303.out[0] (.names)                                            0.261    15.079
n9304.in[0] (.names)                                             1.014    16.093
n9304.out[0] (.names)                                            0.261    16.354
n9327.in[2] (.names)                                             1.014    17.367
n9327.out[0] (.names)                                            0.261    17.628
n9328.in[0] (.names)                                             1.014    18.642
n9328.out[0] (.names)                                            0.261    18.903
n3428.in[0] (.names)                                             1.014    19.917
n3428.out[0] (.names)                                            0.261    20.178
n13003.in[2] (.names)                                            1.014    21.192
n13003.out[0] (.names)                                           0.261    21.453
n13004.in[1] (.names)                                            1.014    22.467
n13004.out[0] (.names)                                           0.261    22.728
n13019.in[1] (.names)                                            1.014    23.742
n13019.out[0] (.names)                                           0.261    24.003
n13005.in[1] (.names)                                            1.014    25.016
n13005.out[0] (.names)                                           0.261    25.277
n11547.in[2] (.names)                                            1.014    26.291
n11547.out[0] (.names)                                           0.261    26.552
n13007.in[1] (.names)                                            1.014    27.566
n13007.out[0] (.names)                                           0.261    27.827
n13018.in[1] (.names)                                            1.014    28.841
n13018.out[0] (.names)                                           0.261    29.102
n12911.in[2] (.names)                                            1.014    30.116
n12911.out[0] (.names)                                           0.261    30.377
n12883.in[1] (.names)                                            1.014    31.390
n12883.out[0] (.names)                                           0.261    31.651
n12912.in[3] (.names)                                            1.014    32.665
n12912.out[0] (.names)                                           0.261    32.926
n3231.in[1] (.names)                                             1.014    33.940
n3231.out[0] (.names)                                            0.261    34.201
n12913.in[1] (.names)                                            1.014    35.215
n12913.out[0] (.names)                                           0.261    35.476
n12863.in[2] (.names)                                            1.014    36.490
n12863.out[0] (.names)                                           0.261    36.751
n12864.in[1] (.names)                                            1.014    37.765
n12864.out[0] (.names)                                           0.261    38.026
n12867.in[0] (.names)                                            1.014    39.039
n12867.out[0] (.names)                                           0.261    39.300
n4226.in[0] (.names)                                             1.014    40.314
n4226.out[0] (.names)                                            0.261    40.575
n12869.in[0] (.names)                                            1.014    41.589
n12869.out[0] (.names)                                           0.261    41.850
n12837.in[2] (.names)                                            1.014    42.864
n12837.out[0] (.names)                                           0.261    43.125
n12874.in[0] (.names)                                            1.014    44.139
n12874.out[0] (.names)                                           0.261    44.400
n12875.in[0] (.names)                                            1.014    45.413
n12875.out[0] (.names)                                           0.261    45.674
n11535.in[2] (.names)                                            1.014    46.688
n11535.out[0] (.names)                                           0.261    46.949
n11557.in[0] (.names)                                            1.014    47.963
n11557.out[0] (.names)                                           0.261    48.224
n13242.in[0] (.names)                                            1.014    49.238
n13242.out[0] (.names)                                           0.261    49.499
n4520.in[0] (.names)                                             1.014    50.513
n4520.out[0] (.names)                                            0.261    50.774
n9756.in[0] (.names)                                             1.014    51.787
n9756.out[0] (.names)                                            0.261    52.048
n5426.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5426.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n5078.Q[0] (.latch clocked by pclk)
Endpoint  : n9751.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
n5078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[0] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5076.in[0] (.names)                                             1.014     4.619
n5076.out[0] (.names)                                            0.261     4.880
n5226.in[0] (.names)                                             1.014     5.894
n5226.out[0] (.names)                                            0.261     6.155
n5234.in[1] (.names)                                             1.014     7.169
n5234.out[0] (.names)                                            0.261     7.430
n5222.in[0] (.names)                                             1.014     8.444
n5222.out[0] (.names)                                            0.261     8.705
n5235.in[2] (.names)                                             1.014     9.719
n5235.out[0] (.names)                                            0.261     9.980
n5238.in[0] (.names)                                             1.014    10.993
n5238.out[0] (.names)                                            0.261    11.254
n5228.in[0] (.names)                                             1.014    12.268
n5228.out[0] (.names)                                            0.261    12.529
n5191.in[1] (.names)                                             1.014    13.543
n5191.out[0] (.names)                                            0.261    13.804
n3390.in[1] (.names)                                             1.014    14.818
n3390.out[0] (.names)                                            0.261    15.079
n5158.in[2] (.names)                                             1.014    16.093
n5158.out[0] (.names)                                            0.261    16.354
n5159.in[0] (.names)                                             1.014    17.367
n5159.out[0] (.names)                                            0.261    17.628
n5160.in[0] (.names)                                             1.014    18.642
n5160.out[0] (.names)                                            0.261    18.903
n5161.in[0] (.names)                                             1.014    19.917
n5161.out[0] (.names)                                            0.261    20.178
n5197.in[0] (.names)                                             1.014    21.192
n5197.out[0] (.names)                                            0.261    21.453
n5200.in[0] (.names)                                             1.014    22.467
n5200.out[0] (.names)                                            0.261    22.728
n5172.in[1] (.names)                                             1.014    23.742
n5172.out[0] (.names)                                            0.261    24.003
n5153.in[0] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5141.in[1] (.names)                                             1.014    27.566
n5141.out[0] (.names)                                            0.261    27.827
n5142.in[1] (.names)                                             1.014    28.841
n5142.out[0] (.names)                                            0.261    29.102
n5223.in[1] (.names)                                             1.014    30.116
n5223.out[0] (.names)                                            0.261    30.377
n5227.in[0] (.names)                                             1.014    31.390
n5227.out[0] (.names)                                            0.261    31.651
n5229.in[3] (.names)                                             1.014    32.665
n5229.out[0] (.names)                                            0.261    32.926
n3058.in[0] (.names)                                             1.014    33.940
n3058.out[0] (.names)                                            0.261    34.201
n12799.in[2] (.names)                                            1.014    35.215
n12799.out[0] (.names)                                           0.261    35.476
n12613.in[0] (.names)                                            1.014    36.490
n12613.out[0] (.names)                                           0.261    36.751
n12773.in[0] (.names)                                            1.014    37.765
n12773.out[0] (.names)                                           0.261    38.026
n12774.in[1] (.names)                                            1.014    39.039
n12774.out[0] (.names)                                           0.261    39.300
n3036.in[2] (.names)                                             1.014    40.314
n3036.out[0] (.names)                                            0.261    40.575
n12776.in[0] (.names)                                            1.014    41.589
n12776.out[0] (.names)                                           0.261    41.850
n12777.in[0] (.names)                                            1.014    42.864
n12777.out[0] (.names)                                           0.261    43.125
n12782.in[0] (.names)                                            1.014    44.139
n12782.out[0] (.names)                                           0.261    44.400
n4119.in[1] (.names)                                             1.014    45.413
n4119.out[0] (.names)                                            0.261    45.674
n12764.in[0] (.names)                                            1.014    46.688
n12764.out[0] (.names)                                           0.261    46.949
n12788.in[0] (.names)                                            1.014    47.963
n12788.out[0] (.names)                                           0.261    48.224
n11543.in[1] (.names)                                            1.014    49.238
n11543.out[0] (.names)                                           0.261    49.499
n12708.in[1] (.names)                                            1.014    50.513
n12708.out[0] (.names)                                           0.261    50.774
n9750.in[0] (.names)                                             1.014    51.787
n9750.out[0] (.names)                                            0.261    52.048
n9751.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9751.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n4553.Q[0] (.latch clocked by pclk)
Endpoint  : n8887.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4553.clk[0] (.latch)                                            1.014     1.014
n4553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7413.in[1] (.names)                                             1.014     2.070
n7413.out[0] (.names)                                            0.261     2.331
n7415.in[0] (.names)                                             1.014     3.344
n7415.out[0] (.names)                                            0.261     3.605
n7408.in[0] (.names)                                             1.014     4.619
n7408.out[0] (.names)                                            0.261     4.880
n7416.in[0] (.names)                                             1.014     5.894
n7416.out[0] (.names)                                            0.261     6.155
n7431.in[0] (.names)                                             1.014     7.169
n7431.out[0] (.names)                                            0.261     7.430
n4111.in[0] (.names)                                             1.014     8.444
n4111.out[0] (.names)                                            0.261     8.705
n7432.in[1] (.names)                                             1.014     9.719
n7432.out[0] (.names)                                            0.261     9.980
n7468.in[1] (.names)                                             1.014    10.993
n7468.out[0] (.names)                                            0.261    11.254
n7445.in[1] (.names)                                             1.014    12.268
n7445.out[0] (.names)                                            0.261    12.529
n7441.in[3] (.names)                                             1.014    13.543
n7441.out[0] (.names)                                            0.261    13.804
n7470.in[0] (.names)                                             1.014    14.818
n7470.out[0] (.names)                                            0.261    15.079
n7446.in[1] (.names)                                             1.014    16.093
n7446.out[0] (.names)                                            0.261    16.354
n4024.in[3] (.names)                                             1.014    17.367
n4024.out[0] (.names)                                            0.261    17.628
n7448.in[0] (.names)                                             1.014    18.642
n7448.out[0] (.names)                                            0.261    18.903
n7449.in[0] (.names)                                             1.014    19.917
n7449.out[0] (.names)                                            0.261    20.178
n7911.in[2] (.names)                                             1.014    21.192
n7911.out[0] (.names)                                            0.261    21.453
n7385.in[0] (.names)                                             1.014    22.467
n7385.out[0] (.names)                                            0.261    22.728
n7915.in[0] (.names)                                             1.014    23.742
n7915.out[0] (.names)                                            0.261    24.003
n7890.in[0] (.names)                                             1.014    25.016
n7890.out[0] (.names)                                            0.261    25.277
n7916.in[1] (.names)                                             1.014    26.291
n7916.out[0] (.names)                                            0.261    26.552
n8878.in[0] (.names)                                             1.014    27.566
n8878.out[0] (.names)                                            0.261    27.827
n8829.in[1] (.names)                                             1.014    28.841
n8829.out[0] (.names)                                            0.261    29.102
n8830.in[1] (.names)                                             1.014    30.116
n8830.out[0] (.names)                                            0.261    30.377
n8820.in[1] (.names)                                             1.014    31.390
n8820.out[0] (.names)                                            0.261    31.651
n7337.in[0] (.names)                                             1.014    32.665
n7337.out[0] (.names)                                            0.261    32.926
n8804.in[0] (.names)                                             1.014    33.940
n8804.out[0] (.names)                                            0.261    34.201
n8806.in[0] (.names)                                             1.014    35.215
n8806.out[0] (.names)                                            0.261    35.476
n8808.in[1] (.names)                                             1.014    36.490
n8808.out[0] (.names)                                            0.261    36.751
n8809.in[0] (.names)                                             1.014    37.765
n8809.out[0] (.names)                                            0.261    38.026
n8895.in[0] (.names)                                             1.014    39.039
n8895.out[0] (.names)                                            0.261    39.300
n8506.in[1] (.names)                                             1.014    40.314
n8506.out[0] (.names)                                            0.261    40.575
n8826.in[0] (.names)                                             1.014    41.589
n8826.out[0] (.names)                                            0.261    41.850
n6954.in[1] (.names)                                             1.014    42.864
n6954.out[0] (.names)                                            0.261    43.125
n7350.in[0] (.names)                                             1.014    44.139
n7350.out[0] (.names)                                            0.261    44.400
n7346.in[0] (.names)                                             1.014    45.413
n7346.out[0] (.names)                                            0.261    45.674
n3483.in[1] (.names)                                             1.014    46.688
n3483.out[0] (.names)                                            0.261    46.949
n7031.in[0] (.names)                                             1.014    47.963
n7031.out[0] (.names)                                            0.261    48.224
n7347.in[0] (.names)                                             1.014    49.238
n7347.out[0] (.names)                                            0.261    49.499
n7333.in[0] (.names)                                             1.014    50.513
n7333.out[0] (.names)                                            0.261    50.774
n7334.in[1] (.names)                                             1.014    51.787
n7334.out[0] (.names)                                            0.261    52.048
n8887.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8887.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n4553.Q[0] (.latch clocked by pclk)
Endpoint  : n3142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4553.clk[0] (.latch)                                            1.014     1.014
n4553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7413.in[1] (.names)                                             1.014     2.070
n7413.out[0] (.names)                                            0.261     2.331
n7415.in[0] (.names)                                             1.014     3.344
n7415.out[0] (.names)                                            0.261     3.605
n7408.in[0] (.names)                                             1.014     4.619
n7408.out[0] (.names)                                            0.261     4.880
n7416.in[0] (.names)                                             1.014     5.894
n7416.out[0] (.names)                                            0.261     6.155
n7431.in[0] (.names)                                             1.014     7.169
n7431.out[0] (.names)                                            0.261     7.430
n4111.in[0] (.names)                                             1.014     8.444
n4111.out[0] (.names)                                            0.261     8.705
n7432.in[1] (.names)                                             1.014     9.719
n7432.out[0] (.names)                                            0.261     9.980
n7468.in[1] (.names)                                             1.014    10.993
n7468.out[0] (.names)                                            0.261    11.254
n7445.in[1] (.names)                                             1.014    12.268
n7445.out[0] (.names)                                            0.261    12.529
n7441.in[3] (.names)                                             1.014    13.543
n7441.out[0] (.names)                                            0.261    13.804
n7470.in[0] (.names)                                             1.014    14.818
n7470.out[0] (.names)                                            0.261    15.079
n7446.in[1] (.names)                                             1.014    16.093
n7446.out[0] (.names)                                            0.261    16.354
n4024.in[3] (.names)                                             1.014    17.367
n4024.out[0] (.names)                                            0.261    17.628
n7448.in[0] (.names)                                             1.014    18.642
n7448.out[0] (.names)                                            0.261    18.903
n7449.in[0] (.names)                                             1.014    19.917
n7449.out[0] (.names)                                            0.261    20.178
n7911.in[2] (.names)                                             1.014    21.192
n7911.out[0] (.names)                                            0.261    21.453
n7385.in[0] (.names)                                             1.014    22.467
n7385.out[0] (.names)                                            0.261    22.728
n7915.in[0] (.names)                                             1.014    23.742
n7915.out[0] (.names)                                            0.261    24.003
n7890.in[0] (.names)                                             1.014    25.016
n7890.out[0] (.names)                                            0.261    25.277
n7916.in[1] (.names)                                             1.014    26.291
n7916.out[0] (.names)                                            0.261    26.552
n8878.in[0] (.names)                                             1.014    27.566
n8878.out[0] (.names)                                            0.261    27.827
n8829.in[1] (.names)                                             1.014    28.841
n8829.out[0] (.names)                                            0.261    29.102
n8830.in[1] (.names)                                             1.014    30.116
n8830.out[0] (.names)                                            0.261    30.377
n8820.in[1] (.names)                                             1.014    31.390
n8820.out[0] (.names)                                            0.261    31.651
n7337.in[0] (.names)                                             1.014    32.665
n7337.out[0] (.names)                                            0.261    32.926
n8804.in[0] (.names)                                             1.014    33.940
n8804.out[0] (.names)                                            0.261    34.201
n8806.in[0] (.names)                                             1.014    35.215
n8806.out[0] (.names)                                            0.261    35.476
n8808.in[1] (.names)                                             1.014    36.490
n8808.out[0] (.names)                                            0.261    36.751
n8809.in[0] (.names)                                             1.014    37.765
n8809.out[0] (.names)                                            0.261    38.026
n8895.in[0] (.names)                                             1.014    39.039
n8895.out[0] (.names)                                            0.261    39.300
n8506.in[1] (.names)                                             1.014    40.314
n8506.out[0] (.names)                                            0.261    40.575
n8826.in[0] (.names)                                             1.014    41.589
n8826.out[0] (.names)                                            0.261    41.850
n6954.in[1] (.names)                                             1.014    42.864
n6954.out[0] (.names)                                            0.261    43.125
n7350.in[0] (.names)                                             1.014    44.139
n7350.out[0] (.names)                                            0.261    44.400
n7346.in[0] (.names)                                             1.014    45.413
n7346.out[0] (.names)                                            0.261    45.674
n3483.in[1] (.names)                                             1.014    46.688
n3483.out[0] (.names)                                            0.261    46.949
n7031.in[0] (.names)                                             1.014    47.963
n7031.out[0] (.names)                                            0.261    48.224
n7347.in[0] (.names)                                             1.014    49.238
n7347.out[0] (.names)                                            0.261    49.499
n7333.in[0] (.names)                                             1.014    50.513
n7333.out[0] (.names)                                            0.261    50.774
n6964.in[0] (.names)                                             1.014    51.787
n6964.out[0] (.names)                                            0.261    52.048
n3142.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3142.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n4553.Q[0] (.latch clocked by pclk)
Endpoint  : n6502.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4553.clk[0] (.latch)                                            1.014     1.014
n4553.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7413.in[1] (.names)                                             1.014     2.070
n7413.out[0] (.names)                                            0.261     2.331
n7415.in[0] (.names)                                             1.014     3.344
n7415.out[0] (.names)                                            0.261     3.605
n7408.in[0] (.names)                                             1.014     4.619
n7408.out[0] (.names)                                            0.261     4.880
n7416.in[0] (.names)                                             1.014     5.894
n7416.out[0] (.names)                                            0.261     6.155
n7431.in[0] (.names)                                             1.014     7.169
n7431.out[0] (.names)                                            0.261     7.430
n4111.in[0] (.names)                                             1.014     8.444
n4111.out[0] (.names)                                            0.261     8.705
n7432.in[1] (.names)                                             1.014     9.719
n7432.out[0] (.names)                                            0.261     9.980
n7468.in[1] (.names)                                             1.014    10.993
n7468.out[0] (.names)                                            0.261    11.254
n7445.in[1] (.names)                                             1.014    12.268
n7445.out[0] (.names)                                            0.261    12.529
n7441.in[3] (.names)                                             1.014    13.543
n7441.out[0] (.names)                                            0.261    13.804
n7470.in[0] (.names)                                             1.014    14.818
n7470.out[0] (.names)                                            0.261    15.079
n7446.in[1] (.names)                                             1.014    16.093
n7446.out[0] (.names)                                            0.261    16.354
n4024.in[3] (.names)                                             1.014    17.367
n4024.out[0] (.names)                                            0.261    17.628
n7448.in[0] (.names)                                             1.014    18.642
n7448.out[0] (.names)                                            0.261    18.903
n7449.in[0] (.names)                                             1.014    19.917
n7449.out[0] (.names)                                            0.261    20.178
n7911.in[2] (.names)                                             1.014    21.192
n7911.out[0] (.names)                                            0.261    21.453
n7385.in[0] (.names)                                             1.014    22.467
n7385.out[0] (.names)                                            0.261    22.728
n7915.in[0] (.names)                                             1.014    23.742
n7915.out[0] (.names)                                            0.261    24.003
n7890.in[0] (.names)                                             1.014    25.016
n7890.out[0] (.names)                                            0.261    25.277
n7916.in[1] (.names)                                             1.014    26.291
n7916.out[0] (.names)                                            0.261    26.552
n8878.in[0] (.names)                                             1.014    27.566
n8878.out[0] (.names)                                            0.261    27.827
n8829.in[1] (.names)                                             1.014    28.841
n8829.out[0] (.names)                                            0.261    29.102
n8830.in[1] (.names)                                             1.014    30.116
n8830.out[0] (.names)                                            0.261    30.377
n8820.in[1] (.names)                                             1.014    31.390
n8820.out[0] (.names)                                            0.261    31.651
n7337.in[0] (.names)                                             1.014    32.665
n7337.out[0] (.names)                                            0.261    32.926
n8804.in[0] (.names)                                             1.014    33.940
n8804.out[0] (.names)                                            0.261    34.201
n8806.in[0] (.names)                                             1.014    35.215
n8806.out[0] (.names)                                            0.261    35.476
n8808.in[1] (.names)                                             1.014    36.490
n8808.out[0] (.names)                                            0.261    36.751
n8809.in[0] (.names)                                             1.014    37.765
n8809.out[0] (.names)                                            0.261    38.026
n8895.in[0] (.names)                                             1.014    39.039
n8895.out[0] (.names)                                            0.261    39.300
n8506.in[1] (.names)                                             1.014    40.314
n8506.out[0] (.names)                                            0.261    40.575
n8826.in[0] (.names)                                             1.014    41.589
n8826.out[0] (.names)                                            0.261    41.850
n6954.in[1] (.names)                                             1.014    42.864
n6954.out[0] (.names)                                            0.261    43.125
n7350.in[0] (.names)                                             1.014    44.139
n7350.out[0] (.names)                                            0.261    44.400
n7346.in[0] (.names)                                             1.014    45.413
n7346.out[0] (.names)                                            0.261    45.674
n3483.in[1] (.names)                                             1.014    46.688
n3483.out[0] (.names)                                            0.261    46.949
n7031.in[0] (.names)                                             1.014    47.963
n7031.out[0] (.names)                                            0.261    48.224
n7347.in[0] (.names)                                             1.014    49.238
n7347.out[0] (.names)                                            0.261    49.499
n7333.in[0] (.names)                                             1.014    50.513
n7333.out[0] (.names)                                            0.261    50.774
n6964.in[0] (.names)                                             1.014    51.787
n6964.out[0] (.names)                                            0.261    52.048
n6502.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6502.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : n5649.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9473.in[2] (.names)                                             1.014     2.070
n9473.out[0] (.names)                                            0.261     2.331
n9480.in[0] (.names)                                             1.014     3.344
n9480.out[0] (.names)                                            0.261     3.605
n9487.in[3] (.names)                                             1.014     4.619
n9487.out[0] (.names)                                            0.261     4.880
n9482.in[0] (.names)                                             1.014     5.894
n9482.out[0] (.names)                                            0.261     6.155
n9485.in[0] (.names)                                             1.014     7.169
n9485.out[0] (.names)                                            0.261     7.430
n7316.in[1] (.names)                                             1.014     8.444
n7316.out[0] (.names)                                            0.261     8.705
n9476.in[1] (.names)                                             1.014     9.719
n9476.out[0] (.names)                                            0.261     9.980
n9483.in[2] (.names)                                             1.014    10.993
n9483.out[0] (.names)                                            0.261    11.254
n4064.in[1] (.names)                                             1.014    12.268
n4064.out[0] (.names)                                            0.261    12.529
n9493.in[1] (.names)                                             1.014    13.543
n9493.out[0] (.names)                                            0.261    13.804
n9509.in[1] (.names)                                             1.014    14.818
n9509.out[0] (.names)                                            0.261    15.079
n9470.in[0] (.names)                                             1.014    16.093
n9470.out[0] (.names)                                            0.261    16.354
n9471.in[0] (.names)                                             1.014    17.367
n9471.out[0] (.names)                                            0.261    17.628
n9517.in[0] (.names)                                             1.014    18.642
n9517.out[0] (.names)                                            0.261    18.903
n9518.in[0] (.names)                                             1.014    19.917
n9518.out[0] (.names)                                            0.261    20.178
n3733.in[2] (.names)                                             1.014    21.192
n3733.out[0] (.names)                                            0.261    21.453
n9450.in[1] (.names)                                             1.014    22.467
n9450.out[0] (.names)                                            0.261    22.728
n9451.in[2] (.names)                                             1.014    23.742
n9451.out[0] (.names)                                            0.261    24.003
n9389.in[1] (.names)                                             1.014    25.016
n9389.out[0] (.names)                                            0.261    25.277
n9460.in[2] (.names)                                             1.014    26.291
n9460.out[0] (.names)                                            0.261    26.552
n9461.in[1] (.names)                                             1.014    27.566
n9461.out[0] (.names)                                            0.261    27.827
n7047.in[1] (.names)                                             1.014    28.841
n7047.out[0] (.names)                                            0.261    29.102
n6137.in[3] (.names)                                             1.014    30.116
n6137.out[0] (.names)                                            0.261    30.377
n7067.in[3] (.names)                                             1.014    31.390
n7067.out[0] (.names)                                            0.261    31.651
n7068.in[0] (.names)                                             1.014    32.665
n7068.out[0] (.names)                                            0.261    32.926
n6734.in[2] (.names)                                             1.014    33.940
n6734.out[0] (.names)                                            0.261    34.201
n4354.in[1] (.names)                                             1.014    35.215
n4354.out[0] (.names)                                            0.261    35.476
n7074.in[0] (.names)                                             1.014    36.490
n7074.out[0] (.names)                                            0.261    36.751
n7075.in[2] (.names)                                             1.014    37.765
n7075.out[0] (.names)                                            0.261    38.026
n7080.in[0] (.names)                                             1.014    39.039
n7080.out[0] (.names)                                            0.261    39.300
n6911.in[1] (.names)                                             1.014    40.314
n6911.out[0] (.names)                                            0.261    40.575
n7083.in[1] (.names)                                             1.014    41.589
n7083.out[0] (.names)                                            0.261    41.850
n8742.in[0] (.names)                                             1.014    42.864
n8742.out[0] (.names)                                            0.261    43.125
n8732.in[0] (.names)                                             1.014    44.139
n8732.out[0] (.names)                                            0.261    44.400
n8627.in[2] (.names)                                             1.014    45.413
n8627.out[0] (.names)                                            0.261    45.674
n8526.in[3] (.names)                                             1.014    46.688
n8526.out[0] (.names)                                            0.261    46.949
n6454.in[1] (.names)                                             1.014    47.963
n6454.out[0] (.names)                                            0.261    48.224
n6913.in[0] (.names)                                             1.014    49.238
n6913.out[0] (.names)                                            0.261    49.499
n3589.in[0] (.names)                                             1.014    50.513
n3589.out[0] (.names)                                            0.261    50.774
n5638.in[0] (.names)                                             1.014    51.787
n5638.out[0] (.names)                                            0.261    52.048
n5649.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5649.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n7011.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7719.in[0] (.names)                                             1.014    32.665
n7719.out[0] (.names)                                            0.261    32.926
n7721.in[1] (.names)                                             1.014    33.940
n7721.out[0] (.names)                                            0.261    34.201
n7724.in[2] (.names)                                             1.014    35.215
n7724.out[0] (.names)                                            0.261    35.476
n7980.in[1] (.names)                                             1.014    36.490
n7980.out[0] (.names)                                            0.261    36.751
n8199.in[2] (.names)                                             1.014    37.765
n8199.out[0] (.names)                                            0.261    38.026
n4110.in[2] (.names)                                             1.014    39.039
n4110.out[0] (.names)                                            0.261    39.300
n7006.in[1] (.names)                                             1.014    40.314
n7006.out[0] (.names)                                            0.261    40.575
n8203.in[0] (.names)                                             1.014    41.589
n8203.out[0] (.names)                                            0.261    41.850
n8190.in[1] (.names)                                             1.014    42.864
n8190.out[0] (.names)                                            0.261    43.125
n8191.in[0] (.names)                                             1.014    44.139
n8191.out[0] (.names)                                            0.261    44.400
n8196.in[1] (.names)                                             1.014    45.413
n8196.out[0] (.names)                                            0.261    45.674
n8262.in[1] (.names)                                             1.014    46.688
n8262.out[0] (.names)                                            0.261    46.949
n7002.in[0] (.names)                                             1.014    47.963
n7002.out[0] (.names)                                            0.261    48.224
n6925.in[2] (.names)                                             1.014    49.238
n6925.out[0] (.names)                                            0.261    49.499
n6188.in[3] (.names)                                             1.014    50.513
n6188.out[0] (.names)                                            0.261    50.774
n7010.in[0] (.names)                                             1.014    51.787
n7010.out[0] (.names)                                            0.261    52.048
n7011.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7011.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n8220.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7719.in[0] (.names)                                             1.014    32.665
n7719.out[0] (.names)                                            0.261    32.926
n7721.in[1] (.names)                                             1.014    33.940
n7721.out[0] (.names)                                            0.261    34.201
n7724.in[2] (.names)                                             1.014    35.215
n7724.out[0] (.names)                                            0.261    35.476
n7980.in[1] (.names)                                             1.014    36.490
n7980.out[0] (.names)                                            0.261    36.751
n8199.in[2] (.names)                                             1.014    37.765
n8199.out[0] (.names)                                            0.261    38.026
n4110.in[2] (.names)                                             1.014    39.039
n4110.out[0] (.names)                                            0.261    39.300
n7006.in[1] (.names)                                             1.014    40.314
n7006.out[0] (.names)                                            0.261    40.575
n8203.in[0] (.names)                                             1.014    41.589
n8203.out[0] (.names)                                            0.261    41.850
n8190.in[1] (.names)                                             1.014    42.864
n8190.out[0] (.names)                                            0.261    43.125
n8191.in[0] (.names)                                             1.014    44.139
n8191.out[0] (.names)                                            0.261    44.400
n8196.in[1] (.names)                                             1.014    45.413
n8196.out[0] (.names)                                            0.261    45.674
n8262.in[1] (.names)                                             1.014    46.688
n8262.out[0] (.names)                                            0.261    46.949
n7002.in[0] (.names)                                             1.014    47.963
n7002.out[0] (.names)                                            0.261    48.224
n6925.in[2] (.names)                                             1.014    49.238
n6925.out[0] (.names)                                            0.261    49.499
n6188.in[3] (.names)                                             1.014    50.513
n6188.out[0] (.names)                                            0.261    50.774
n7010.in[0] (.names)                                             1.014    51.787
n7010.out[0] (.names)                                            0.261    52.048
n8220.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8220.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n6242.Q[0] (.latch clocked by pclk)
Endpoint  : n8401.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6242.clk[0] (.latch)                                            1.014     1.014
n6242.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6251.in[2] (.names)                                             1.014     2.070
n6251.out[0] (.names)                                            0.261     2.331
n6253.in[0] (.names)                                             1.014     3.344
n6253.out[0] (.names)                                            0.261     3.605
n6255.in[3] (.names)                                             1.014     4.619
n6255.out[0] (.names)                                            0.261     4.880
n6257.in[0] (.names)                                             1.014     5.894
n6257.out[0] (.names)                                            0.261     6.155
n6260.in[0] (.names)                                             1.014     7.169
n6260.out[0] (.names)                                            0.261     7.430
n3486.in[0] (.names)                                             1.014     8.444
n3486.out[0] (.names)                                            0.261     8.705
n6270.in[0] (.names)                                             1.014     9.719
n6270.out[0] (.names)                                            0.261     9.980
n3048.in[0] (.names)                                             1.014    10.993
n3048.out[0] (.names)                                            0.261    11.254
n6271.in[0] (.names)                                             1.014    12.268
n6271.out[0] (.names)                                            0.261    12.529
n8300.in[0] (.names)                                             1.014    13.543
n8300.out[0] (.names)                                            0.261    13.804
n8264.in[0] (.names)                                             1.014    14.818
n8264.out[0] (.names)                                            0.261    15.079
n8265.in[0] (.names)                                             1.014    16.093
n8265.out[0] (.names)                                            0.261    16.354
n8296.in[0] (.names)                                             1.014    17.367
n8296.out[0] (.names)                                            0.261    17.628
n8297.in[0] (.names)                                             1.014    18.642
n8297.out[0] (.names)                                            0.261    18.903
n8298.in[1] (.names)                                             1.014    19.917
n8298.out[0] (.names)                                            0.261    20.178
n8340.in[0] (.names)                                             1.014    21.192
n8340.out[0] (.names)                                            0.261    21.453
n8268.in[0] (.names)                                             1.014    22.467
n8268.out[0] (.names)                                            0.261    22.728
n8342.in[0] (.names)                                             1.014    23.742
n8342.out[0] (.names)                                            0.261    24.003
n8359.in[1] (.names)                                             1.014    25.016
n8359.out[0] (.names)                                            0.261    25.277
n8360.in[0] (.names)                                             1.014    26.291
n8360.out[0] (.names)                                            0.261    26.552
n8036.in[1] (.names)                                             1.014    27.566
n8036.out[0] (.names)                                            0.261    27.827
n6923.in[0] (.names)                                             1.014    28.841
n6923.out[0] (.names)                                            0.261    29.102
n8448.in[0] (.names)                                             1.014    30.116
n8448.out[0] (.names)                                            0.261    30.377
n8449.in[0] (.names)                                             1.014    31.390
n8449.out[0] (.names)                                            0.261    31.651
n8450.in[0] (.names)                                             1.014    32.665
n8450.out[0] (.names)                                            0.261    32.926
n3718.in[0] (.names)                                             1.014    33.940
n3718.out[0] (.names)                                            0.261    34.201
n8451.in[0] (.names)                                             1.014    35.215
n8451.out[0] (.names)                                            0.261    35.476
n8305.in[0] (.names)                                             1.014    36.490
n8305.out[0] (.names)                                            0.261    36.751
n8306.in[2] (.names)                                             1.014    37.765
n8306.out[0] (.names)                                            0.261    38.026
n8310.in[1] (.names)                                             1.014    39.039
n8310.out[0] (.names)                                            0.261    39.300
n7146.in[1] (.names)                                             1.014    40.314
n7146.out[0] (.names)                                            0.261    40.575
n8294.in[0] (.names)                                             1.014    41.589
n8294.out[0] (.names)                                            0.261    41.850
n3837.in[1] (.names)                                             1.014    42.864
n3837.out[0] (.names)                                            0.261    43.125
n8374.in[0] (.names)                                             1.014    44.139
n8374.out[0] (.names)                                            0.261    44.400
n8376.in[0] (.names)                                             1.014    45.413
n8376.out[0] (.names)                                            0.261    45.674
n8382.in[0] (.names)                                             1.014    46.688
n8382.out[0] (.names)                                            0.261    46.949
n8385.in[3] (.names)                                             1.014    47.963
n8385.out[0] (.names)                                            0.261    48.224
n8387.in[1] (.names)                                             1.014    49.238
n8387.out[0] (.names)                                            0.261    49.499
n3682.in[2] (.names)                                             1.014    50.513
n3682.out[0] (.names)                                            0.261    50.774
n7008.in[0] (.names)                                             1.014    51.787
n7008.out[0] (.names)                                            0.261    52.048
n8401.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8401.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n9266.Q[0] (.latch clocked by pclk)
Endpoint  : n4619.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9266.clk[0] (.latch)                                            1.014     1.014
n9266.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3593.in[0] (.names)                                             1.014     2.070
n3593.out[0] (.names)                                            0.261     2.331
n12077.in[1] (.names)                                            1.014     3.344
n12077.out[0] (.names)                                           0.261     3.605
n12167.in[0] (.names)                                            1.014     4.619
n12167.out[0] (.names)                                           0.261     4.880
n12168.in[2] (.names)                                            1.014     5.894
n12168.out[0] (.names)                                           0.261     6.155
n11955.in[0] (.names)                                            1.014     7.169
n11955.out[0] (.names)                                           0.261     7.430
n10053.in[0] (.names)                                            1.014     8.444
n10053.out[0] (.names)                                           0.261     8.705
n12169.in[0] (.names)                                            1.014     9.719
n12169.out[0] (.names)                                           0.261     9.980
n12854.in[0] (.names)                                            1.014    10.993
n12854.out[0] (.names)                                           0.261    11.254
n12855.in[1] (.names)                                            1.014    12.268
n12855.out[0] (.names)                                           0.261    12.529
n12856.in[1] (.names)                                            1.014    13.543
n12856.out[0] (.names)                                           0.261    13.804
n12961.in[0] (.names)                                            1.014    14.818
n12961.out[0] (.names)                                           0.261    15.079
n12879.in[0] (.names)                                            1.014    16.093
n12879.out[0] (.names)                                           0.261    16.354
n12963.in[0] (.names)                                            1.014    17.367
n12963.out[0] (.names)                                           0.261    17.628
n12943.in[0] (.names)                                            1.014    18.642
n12943.out[0] (.names)                                           0.261    18.903
n12944.in[1] (.names)                                            1.014    19.917
n12944.out[0] (.names)                                           0.261    20.178
n12934.in[0] (.names)                                            1.014    21.192
n12934.out[0] (.names)                                           0.261    21.453
n12935.in[0] (.names)                                            1.014    22.467
n12935.out[0] (.names)                                           0.261    22.728
n12937.in[0] (.names)                                            1.014    23.742
n12937.out[0] (.names)                                           0.261    24.003
n4240.in[0] (.names)                                             1.014    25.016
n4240.out[0] (.names)                                            0.261    25.277
n4121.in[3] (.names)                                             1.014    26.291
n4121.out[0] (.names)                                            0.261    26.552
n5908.in[0] (.names)                                             1.014    27.566
n5908.out[0] (.names)                                            0.261    27.827
n5910.in[1] (.names)                                             1.014    28.841
n5910.out[0] (.names)                                            0.261    29.102
n3459.in[2] (.names)                                             1.014    30.116
n3459.out[0] (.names)                                            0.261    30.377
n5878.in[0] (.names)                                             1.014    31.390
n5878.out[0] (.names)                                            0.261    31.651
n5895.in[0] (.names)                                             1.014    32.665
n5895.out[0] (.names)                                            0.261    32.926
n5896.in[0] (.names)                                             1.014    33.940
n5896.out[0] (.names)                                            0.261    34.201
n5849.in[0] (.names)                                             1.014    35.215
n5849.out[0] (.names)                                            0.261    35.476
n5850.in[0] (.names)                                             1.014    36.490
n5850.out[0] (.names)                                            0.261    36.751
n5853.in[2] (.names)                                             1.014    37.765
n5853.out[0] (.names)                                            0.261    38.026
n5855.in[0] (.names)                                             1.014    39.039
n5855.out[0] (.names)                                            0.261    39.300
n5331.in[0] (.names)                                             1.014    40.314
n5331.out[0] (.names)                                            0.261    40.575
n5332.in[1] (.names)                                             1.014    41.589
n5332.out[0] (.names)                                            0.261    41.850
n5349.in[0] (.names)                                             1.014    42.864
n5349.out[0] (.names)                                            0.261    43.125
n5350.in[0] (.names)                                             1.014    44.139
n5350.out[0] (.names)                                            0.261    44.400
n5254.in[2] (.names)                                             1.014    45.413
n5254.out[0] (.names)                                            0.261    45.674
n5017.in[1] (.names)                                             1.014    46.688
n5017.out[0] (.names)                                            0.261    46.949
n4894.in[0] (.names)                                             1.014    47.963
n4894.out[0] (.names)                                            0.261    48.224
n4541.in[1] (.names)                                             1.014    49.238
n4541.out[0] (.names)                                            0.261    49.499
n3109.in[1] (.names)                                             1.014    50.513
n3109.out[0] (.names)                                            0.261    50.774
n4618.in[0] (.names)                                             1.014    51.787
n4618.out[0] (.names)                                            0.261    52.048
n4619.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4619.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n6242.Q[0] (.latch clocked by pclk)
Endpoint  : n7009.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6242.clk[0] (.latch)                                            1.014     1.014
n6242.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6251.in[2] (.names)                                             1.014     2.070
n6251.out[0] (.names)                                            0.261     2.331
n6253.in[0] (.names)                                             1.014     3.344
n6253.out[0] (.names)                                            0.261     3.605
n6255.in[3] (.names)                                             1.014     4.619
n6255.out[0] (.names)                                            0.261     4.880
n6257.in[0] (.names)                                             1.014     5.894
n6257.out[0] (.names)                                            0.261     6.155
n6260.in[0] (.names)                                             1.014     7.169
n6260.out[0] (.names)                                            0.261     7.430
n3486.in[0] (.names)                                             1.014     8.444
n3486.out[0] (.names)                                            0.261     8.705
n6270.in[0] (.names)                                             1.014     9.719
n6270.out[0] (.names)                                            0.261     9.980
n3048.in[0] (.names)                                             1.014    10.993
n3048.out[0] (.names)                                            0.261    11.254
n6271.in[0] (.names)                                             1.014    12.268
n6271.out[0] (.names)                                            0.261    12.529
n8300.in[0] (.names)                                             1.014    13.543
n8300.out[0] (.names)                                            0.261    13.804
n8264.in[0] (.names)                                             1.014    14.818
n8264.out[0] (.names)                                            0.261    15.079
n8265.in[0] (.names)                                             1.014    16.093
n8265.out[0] (.names)                                            0.261    16.354
n8296.in[0] (.names)                                             1.014    17.367
n8296.out[0] (.names)                                            0.261    17.628
n8297.in[0] (.names)                                             1.014    18.642
n8297.out[0] (.names)                                            0.261    18.903
n8298.in[1] (.names)                                             1.014    19.917
n8298.out[0] (.names)                                            0.261    20.178
n8340.in[0] (.names)                                             1.014    21.192
n8340.out[0] (.names)                                            0.261    21.453
n8268.in[0] (.names)                                             1.014    22.467
n8268.out[0] (.names)                                            0.261    22.728
n8342.in[0] (.names)                                             1.014    23.742
n8342.out[0] (.names)                                            0.261    24.003
n8359.in[1] (.names)                                             1.014    25.016
n8359.out[0] (.names)                                            0.261    25.277
n8360.in[0] (.names)                                             1.014    26.291
n8360.out[0] (.names)                                            0.261    26.552
n8036.in[1] (.names)                                             1.014    27.566
n8036.out[0] (.names)                                            0.261    27.827
n6923.in[0] (.names)                                             1.014    28.841
n6923.out[0] (.names)                                            0.261    29.102
n8448.in[0] (.names)                                             1.014    30.116
n8448.out[0] (.names)                                            0.261    30.377
n8449.in[0] (.names)                                             1.014    31.390
n8449.out[0] (.names)                                            0.261    31.651
n8450.in[0] (.names)                                             1.014    32.665
n8450.out[0] (.names)                                            0.261    32.926
n3718.in[0] (.names)                                             1.014    33.940
n3718.out[0] (.names)                                            0.261    34.201
n8451.in[0] (.names)                                             1.014    35.215
n8451.out[0] (.names)                                            0.261    35.476
n8305.in[0] (.names)                                             1.014    36.490
n8305.out[0] (.names)                                            0.261    36.751
n8306.in[2] (.names)                                             1.014    37.765
n8306.out[0] (.names)                                            0.261    38.026
n8310.in[1] (.names)                                             1.014    39.039
n8310.out[0] (.names)                                            0.261    39.300
n7146.in[1] (.names)                                             1.014    40.314
n7146.out[0] (.names)                                            0.261    40.575
n8294.in[0] (.names)                                             1.014    41.589
n8294.out[0] (.names)                                            0.261    41.850
n3837.in[1] (.names)                                             1.014    42.864
n3837.out[0] (.names)                                            0.261    43.125
n8374.in[0] (.names)                                             1.014    44.139
n8374.out[0] (.names)                                            0.261    44.400
n8376.in[0] (.names)                                             1.014    45.413
n8376.out[0] (.names)                                            0.261    45.674
n8382.in[0] (.names)                                             1.014    46.688
n8382.out[0] (.names)                                            0.261    46.949
n8385.in[3] (.names)                                             1.014    47.963
n8385.out[0] (.names)                                            0.261    48.224
n8387.in[1] (.names)                                             1.014    49.238
n8387.out[0] (.names)                                            0.261    49.499
n3682.in[2] (.names)                                             1.014    50.513
n3682.out[0] (.names)                                            0.261    50.774
n7008.in[0] (.names)                                             1.014    51.787
n7008.out[0] (.names)                                            0.261    52.048
n7009.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7009.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n13038.Q[0] (.latch clocked by pclk)
Endpoint  : n11623.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13038.clk[0] (.latch)                                           1.014     1.014
n13038.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3432.in[0] (.names)                                             1.014     2.070
n3432.out[0] (.names)                                            0.261     2.331
n11532.in[0] (.names)                                            1.014     3.344
n11532.out[0] (.names)                                           0.261     3.605
n5817.in[0] (.names)                                             1.014     4.619
n5817.out[0] (.names)                                            0.261     4.880
n13102.in[1] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n12141.in[0] (.names)                                            1.014     7.169
n12141.out[0] (.names)                                           0.261     7.430
n13161.in[0] (.names)                                            1.014     8.444
n13161.out[0] (.names)                                           0.261     8.705
n12434.in[0] (.names)                                            1.014     9.719
n12434.out[0] (.names)                                           0.261     9.980
n12436.in[0] (.names)                                            1.014    10.993
n12436.out[0] (.names)                                           0.261    11.254
n12440.in[0] (.names)                                            1.014    12.268
n12440.out[0] (.names)                                           0.261    12.529
n12441.in[0] (.names)                                            1.014    13.543
n12441.out[0] (.names)                                           0.261    13.804
n12381.in[1] (.names)                                            1.014    14.818
n12381.out[0] (.names)                                           0.261    15.079
n3533.in[2] (.names)                                             1.014    16.093
n3533.out[0] (.names)                                            0.261    16.354
n12466.in[0] (.names)                                            1.014    17.367
n12466.out[0] (.names)                                           0.261    17.628
n12459.in[1] (.names)                                            1.014    18.642
n12459.out[0] (.names)                                           0.261    18.903
n3350.in[0] (.names)                                             1.014    19.917
n3350.out[0] (.names)                                            0.261    20.178
n12431.in[3] (.names)                                            1.014    21.192
n12431.out[0] (.names)                                           0.261    21.453
n12426.in[0] (.names)                                            1.014    22.467
n12426.out[0] (.names)                                           0.261    22.728
n10915.in[0] (.names)                                            1.014    23.742
n10915.out[0] (.names)                                           0.261    24.003
n12461.in[0] (.names)                                            1.014    25.016
n12461.out[0] (.names)                                           0.261    25.277
n12422.in[3] (.names)                                            1.014    26.291
n12422.out[0] (.names)                                           0.261    26.552
n12420.in[2] (.names)                                            1.014    27.566
n12420.out[0] (.names)                                           0.261    27.827
n12421.in[2] (.names)                                            1.014    28.841
n12421.out[0] (.names)                                           0.261    29.102
n12417.in[0] (.names)                                            1.014    30.116
n12417.out[0] (.names)                                           0.261    30.377
n12414.in[0] (.names)                                            1.014    31.390
n12414.out[0] (.names)                                           0.261    31.651
n12415.in[1] (.names)                                            1.014    32.665
n12415.out[0] (.names)                                           0.261    32.926
n12418.in[2] (.names)                                            1.014    33.940
n12418.out[0] (.names)                                           0.261    34.201
n12455.in[0] (.names)                                            1.014    35.215
n12455.out[0] (.names)                                           0.261    35.476
n3968.in[0] (.names)                                             1.014    36.490
n3968.out[0] (.names)                                            0.261    36.751
n12457.in[0] (.names)                                            1.014    37.765
n12457.out[0] (.names)                                           0.261    38.026
n12486.in[2] (.names)                                            1.014    39.039
n12486.out[0] (.names)                                           0.261    39.300
n12487.in[1] (.names)                                            1.014    40.314
n12487.out[0] (.names)                                           0.261    40.575
n3946.in[1] (.names)                                             1.014    41.589
n3946.out[0] (.names)                                            0.261    41.850
n12490.in[1] (.names)                                            1.014    42.864
n12490.out[0] (.names)                                           0.261    43.125
n6507.in[2] (.names)                                             1.014    44.139
n6507.out[0] (.names)                                            0.261    44.400
n12370.in[1] (.names)                                            1.014    45.413
n12370.out[0] (.names)                                           0.261    45.674
n12067.in[0] (.names)                                            1.014    46.688
n12067.out[0] (.names)                                           0.261    46.949
n12068.in[1] (.names)                                            1.014    47.963
n12068.out[0] (.names)                                           0.261    48.224
n11971.in[1] (.names)                                            1.014    49.238
n11971.out[0] (.names)                                           0.261    49.499
n11972.in[0] (.names)                                            1.014    50.513
n11972.out[0] (.names)                                           0.261    50.774
n11622.in[1] (.names)                                            1.014    51.787
n11622.out[0] (.names)                                           0.261    52.048
n11623.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11623.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n10285.Q[0] (.latch clocked by pclk)
Endpoint  : n3463.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10285.clk[0] (.latch)                                           1.014     1.014
n10285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10287.in[0] (.names)                                            1.014     2.070
n10287.out[0] (.names)                                           0.261     2.331
n10288.in[0] (.names)                                            1.014     3.344
n10288.out[0] (.names)                                           0.261     3.605
n10255.in[0] (.names)                                            1.014     4.619
n10255.out[0] (.names)                                           0.261     4.880
n10289.in[1] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n3354.in[1] (.names)                                             1.014     7.169
n3354.out[0] (.names)                                            0.261     7.430
n10297.in[0] (.names)                                            1.014     8.444
n10297.out[0] (.names)                                           0.261     8.705
n10260.in[0] (.names)                                            1.014     9.719
n10260.out[0] (.names)                                           0.261     9.980
n10763.in[1] (.names)                                            1.014    10.993
n10763.out[0] (.names)                                           0.261    11.254
n10764.in[0] (.names)                                            1.014    12.268
n10764.out[0] (.names)                                           0.261    12.529
n10766.in[2] (.names)                                            1.014    13.543
n10766.out[0] (.names)                                           0.261    13.804
n10929.in[2] (.names)                                            1.014    14.818
n10929.out[0] (.names)                                           0.261    15.079
n10930.in[1] (.names)                                            1.014    16.093
n10930.out[0] (.names)                                           0.261    16.354
n10931.in[0] (.names)                                            1.014    17.367
n10931.out[0] (.names)                                           0.261    17.628
n10933.in[2] (.names)                                            1.014    18.642
n10933.out[0] (.names)                                           0.261    18.903
n10932.in[1] (.names)                                            1.014    19.917
n10932.out[0] (.names)                                           0.261    20.178
n3576.in[2] (.names)                                             1.014    21.192
n3576.out[0] (.names)                                            0.261    21.453
n10934.in[0] (.names)                                            1.014    22.467
n10934.out[0] (.names)                                           0.261    22.728
n10937.in[0] (.names)                                            1.014    23.742
n10937.out[0] (.names)                                           0.261    24.003
n10938.in[1] (.names)                                            1.014    25.016
n10938.out[0] (.names)                                           0.261    25.277
n10939.in[0] (.names)                                            1.014    26.291
n10939.out[0] (.names)                                           0.261    26.552
n10950.in[0] (.names)                                            1.014    27.566
n10950.out[0] (.names)                                           0.261    27.827
n10951.in[0] (.names)                                            1.014    28.841
n10951.out[0] (.names)                                           0.261    29.102
n10947.in[0] (.names)                                            1.014    30.116
n10947.out[0] (.names)                                           0.261    30.377
n10948.in[0] (.names)                                            1.014    31.390
n10948.out[0] (.names)                                           0.261    31.651
n11059.in[1] (.names)                                            1.014    32.665
n11059.out[0] (.names)                                           0.261    32.926
n11060.in[1] (.names)                                            1.014    33.940
n11060.out[0] (.names)                                           0.261    34.201
n11064.in[1] (.names)                                            1.014    35.215
n11064.out[0] (.names)                                           0.261    35.476
n11071.in[3] (.names)                                            1.014    36.490
n11071.out[0] (.names)                                           0.261    36.751
n11126.in[0] (.names)                                            1.014    37.765
n11126.out[0] (.names)                                           0.261    38.026
n3401.in[1] (.names)                                             1.014    39.039
n3401.out[0] (.names)                                            0.261    39.300
n11105.in[0] (.names)                                            1.014    40.314
n11105.out[0] (.names)                                           0.261    40.575
n11106.in[0] (.names)                                            1.014    41.589
n11106.out[0] (.names)                                           0.261    41.850
n11110.in[3] (.names)                                            1.014    42.864
n11110.out[0] (.names)                                           0.261    43.125
n11113.in[0] (.names)                                            1.014    44.139
n11113.out[0] (.names)                                           0.261    44.400
n10640.in[1] (.names)                                            1.014    45.413
n10640.out[0] (.names)                                           0.261    45.674
n4427.in[0] (.names)                                             1.014    46.688
n4427.out[0] (.names)                                            0.261    46.949
n11120.in[0] (.names)                                            1.014    47.963
n11120.out[0] (.names)                                           0.261    48.224
n11112.in[1] (.names)                                            1.014    49.238
n11112.out[0] (.names)                                           0.261    49.499
n10621.in[1] (.names)                                            1.014    50.513
n10621.out[0] (.names)                                           0.261    50.774
n9672.in[0] (.names)                                             1.014    51.787
n9672.out[0] (.names)                                            0.261    52.048
n3463.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3463.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n13038.Q[0] (.latch clocked by pclk)
Endpoint  : n11787.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13038.clk[0] (.latch)                                           1.014     1.014
n13038.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3432.in[0] (.names)                                             1.014     2.070
n3432.out[0] (.names)                                            0.261     2.331
n11532.in[0] (.names)                                            1.014     3.344
n11532.out[0] (.names)                                           0.261     3.605
n5817.in[0] (.names)                                             1.014     4.619
n5817.out[0] (.names)                                            0.261     4.880
n13102.in[1] (.names)                                            1.014     5.894
n13102.out[0] (.names)                                           0.261     6.155
n12141.in[0] (.names)                                            1.014     7.169
n12141.out[0] (.names)                                           0.261     7.430
n12138.in[2] (.names)                                            1.014     8.444
n12138.out[0] (.names)                                           0.261     8.705
n12089.in[0] (.names)                                            1.014     9.719
n12089.out[0] (.names)                                           0.261     9.980
n12074.in[0] (.names)                                            1.014    10.993
n12074.out[0] (.names)                                           0.261    11.254
n12140.in[0] (.names)                                            1.014    12.268
n12140.out[0] (.names)                                           0.261    12.529
n12142.in[1] (.names)                                            1.014    13.543
n12142.out[0] (.names)                                           0.261    13.804
n12132.in[0] (.names)                                            1.014    14.818
n12132.out[0] (.names)                                           0.261    15.079
n12133.in[0] (.names)                                            1.014    16.093
n12133.out[0] (.names)                                           0.261    16.354
n12153.in[1] (.names)                                            1.014    17.367
n12153.out[0] (.names)                                           0.261    17.628
n12154.in[0] (.names)                                            1.014    18.642
n12154.out[0] (.names)                                           0.261    18.903
n12155.in[0] (.names)                                            1.014    19.917
n12155.out[0] (.names)                                           0.261    20.178
n12146.in[0] (.names)                                            1.014    21.192
n12146.out[0] (.names)                                           0.261    21.453
n12147.in[1] (.names)                                            1.014    22.467
n12147.out[0] (.names)                                           0.261    22.728
n12159.in[0] (.names)                                            1.014    23.742
n12159.out[0] (.names)                                           0.261    24.003
n12160.in[0] (.names)                                            1.014    25.016
n12160.out[0] (.names)                                           0.261    25.277
n12161.in[0] (.names)                                            1.014    26.291
n12161.out[0] (.names)                                           0.261    26.552
n12163.in[1] (.names)                                            1.014    27.566
n12163.out[0] (.names)                                           0.261    27.827
n12164.in[0] (.names)                                            1.014    28.841
n12164.out[0] (.names)                                           0.261    29.102
n12165.in[0] (.names)                                            1.014    30.116
n12165.out[0] (.names)                                           0.261    30.377
n12034.in[2] (.names)                                            1.014    31.390
n12034.out[0] (.names)                                           0.261    31.651
n12001.in[2] (.names)                                            1.014    32.665
n12001.out[0] (.names)                                           0.261    32.926
n12023.in[1] (.names)                                            1.014    33.940
n12023.out[0] (.names)                                           0.261    34.201
n11861.in[0] (.names)                                            1.014    35.215
n11861.out[0] (.names)                                           0.261    35.476
n12108.in[1] (.names)                                            1.014    36.490
n12108.out[0] (.names)                                           0.261    36.751
n3825.in[1] (.names)                                             1.014    37.765
n3825.out[0] (.names)                                            0.261    38.026
n12101.in[1] (.names)                                            1.014    39.039
n12101.out[0] (.names)                                           0.261    39.300
n12102.in[2] (.names)                                            1.014    40.314
n12102.out[0] (.names)                                           0.261    40.575
n12103.in[1] (.names)                                            1.014    41.589
n12103.out[0] (.names)                                           0.261    41.850
n11629.in[0] (.names)                                            1.014    42.864
n11629.out[0] (.names)                                           0.261    43.125
n12107.in[0] (.names)                                            1.014    44.139
n12107.out[0] (.names)                                           0.261    44.400
n12324.in[2] (.names)                                            1.014    45.413
n12324.out[0] (.names)                                           0.261    45.674
n3938.in[3] (.names)                                             1.014    46.688
n3938.out[0] (.names)                                            0.261    46.949
n12287.in[1] (.names)                                            1.014    47.963
n12287.out[0] (.names)                                           0.261    48.224
n12288.in[0] (.names)                                            1.014    49.238
n12288.out[0] (.names)                                           0.261    49.499
n9675.in[0] (.names)                                             1.014    50.513
n9675.out[0] (.names)                                            0.261    50.774
n11786.in[0] (.names)                                            1.014    51.787
n11786.out[0] (.names)                                           0.261    52.048
n11787.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11787.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n11935.Q[0] (.latch clocked by pclk)
Endpoint  : n4529.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11935.clk[0] (.latch)                                           1.014     1.014
n11935.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11975.in[0] (.names)                                            1.014     2.070
n11975.out[0] (.names)                                           0.261     2.331
n13218.in[1] (.names)                                            1.014     3.344
n13218.out[0] (.names)                                           0.261     3.605
n13210.in[1] (.names)                                            1.014     4.619
n13210.out[0] (.names)                                           0.261     4.880
n13225.in[0] (.names)                                            1.014     5.894
n13225.out[0] (.names)                                           0.261     6.155
n13126.in[0] (.names)                                            1.014     7.169
n13126.out[0] (.names)                                           0.261     7.430
n13223.in[0] (.names)                                            1.014     8.444
n13223.out[0] (.names)                                           0.261     8.705
n13130.in[0] (.names)                                            1.014     9.719
n13130.out[0] (.names)                                           0.261     9.980
n13131.in[0] (.names)                                            1.014    10.993
n13131.out[0] (.names)                                           0.261    11.254
n13133.in[1] (.names)                                            1.014    12.268
n13133.out[0] (.names)                                           0.261    12.529
n13162.in[0] (.names)                                            1.014    13.543
n13162.out[0] (.names)                                           0.261    13.804
n13156.in[0] (.names)                                            1.014    14.818
n13156.out[0] (.names)                                           0.261    15.079
n13166.in[0] (.names)                                            1.014    16.093
n13166.out[0] (.names)                                           0.261    16.354
n13167.in[0] (.names)                                            1.014    17.367
n13167.out[0] (.names)                                           0.261    17.628
n13174.in[0] (.names)                                            1.014    18.642
n13174.out[0] (.names)                                           0.261    18.903
n13175.in[1] (.names)                                            1.014    19.917
n13175.out[0] (.names)                                           0.261    20.178
n13176.in[1] (.names)                                            1.014    21.192
n13176.out[0] (.names)                                           0.261    21.453
n12888.in[2] (.names)                                            1.014    22.467
n12888.out[0] (.names)                                           0.261    22.728
n12819.in[1] (.names)                                            1.014    23.742
n12819.out[0] (.names)                                           0.261    24.003
n13141.in[2] (.names)                                            1.014    25.016
n13141.out[0] (.names)                                           0.261    25.277
n13139.in[0] (.names)                                            1.014    26.291
n13139.out[0] (.names)                                           0.261    26.552
n13140.in[0] (.names)                                            1.014    27.566
n13140.out[0] (.names)                                           0.261    27.827
n13142.in[1] (.names)                                            1.014    28.841
n13142.out[0] (.names)                                           0.261    29.102
n13144.in[0] (.names)                                            1.014    30.116
n13144.out[0] (.names)                                           0.261    30.377
n13150.in[1] (.names)                                            1.014    31.390
n13150.out[0] (.names)                                           0.261    31.651
n13186.in[1] (.names)                                            1.014    32.665
n13186.out[0] (.names)                                           0.261    32.926
n13190.in[2] (.names)                                            1.014    33.940
n13190.out[0] (.names)                                           0.261    34.201
n13195.in[1] (.names)                                            1.014    35.215
n13195.out[0] (.names)                                           0.261    35.476
n13196.in[1] (.names)                                            1.014    36.490
n13196.out[0] (.names)                                           0.261    36.751
n12065.in[0] (.names)                                            1.014    37.765
n12065.out[0] (.names)                                           0.261    38.026
n13207.in[1] (.names)                                            1.014    39.039
n13207.out[0] (.names)                                           0.261    39.300
n13077.in[0] (.names)                                            1.014    40.314
n13077.out[0] (.names)                                           0.261    40.575
n13078.in[2] (.names)                                            1.014    41.589
n13078.out[0] (.names)                                           0.261    41.850
n9186.in[0] (.names)                                             1.014    42.864
n9186.out[0] (.names)                                            0.261    43.125
n3725.in[1] (.names)                                             1.014    44.139
n3725.out[0] (.names)                                            0.261    44.400
n4428.in[1] (.names)                                             1.014    45.413
n4428.out[0] (.names)                                            0.261    45.674
n13046.in[0] (.names)                                            1.014    46.688
n13046.out[0] (.names)                                           0.261    46.949
n13048.in[1] (.names)                                            1.014    47.963
n13048.out[0] (.names)                                           0.261    48.224
n13049.in[0] (.names)                                            1.014    49.238
n13049.out[0] (.names)                                           0.261    49.499
n3951.in[0] (.names)                                             1.014    50.513
n3951.out[0] (.names)                                            0.261    50.774
n4528.in[1] (.names)                                             1.014    51.787
n4528.out[0] (.names)                                            0.261    52.048
n4529.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4529.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n11562.Q[0] (.latch clocked by pclk)
Endpoint  : n4041.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11562.clk[0] (.latch)                                           1.014     1.014
n11562.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13086.in[0] (.names)                                            1.014     2.070
n13086.out[0] (.names)                                           0.261     2.331
n13092.in[0] (.names)                                            1.014     3.344
n13092.out[0] (.names)                                           0.261     3.605
n13093.in[2] (.names)                                            1.014     4.619
n13093.out[0] (.names)                                           0.261     4.880
n13095.in[0] (.names)                                            1.014     5.894
n13095.out[0] (.names)                                           0.261     6.155
n13296.in[1] (.names)                                            1.014     7.169
n13296.out[0] (.names)                                           0.261     7.430
n13261.in[1] (.names)                                            1.014     8.444
n13261.out[0] (.names)                                           0.261     8.705
n12445.in[0] (.names)                                            1.014     9.719
n12445.out[0] (.names)                                           0.261     9.980
n13263.in[0] (.names)                                            1.014    10.993
n13263.out[0] (.names)                                           0.261    11.254
n13264.in[0] (.names)                                            1.014    12.268
n13264.out[0] (.names)                                           0.261    12.529
n13334.in[0] (.names)                                            1.014    13.543
n13334.out[0] (.names)                                           0.261    13.804
n13335.in[2] (.names)                                            1.014    14.818
n13335.out[0] (.names)                                           0.261    15.079
n13336.in[2] (.names)                                            1.014    16.093
n13336.out[0] (.names)                                           0.261    16.354
n13337.in[0] (.names)                                            1.014    17.367
n13337.out[0] (.names)                                           0.261    17.628
n13338.in[1] (.names)                                            1.014    18.642
n13338.out[0] (.names)                                           0.261    18.903
n13328.in[1] (.names)                                            1.014    19.917
n13328.out[0] (.names)                                           0.261    20.178
n13305.in[2] (.names)                                            1.014    21.192
n13305.out[0] (.names)                                           0.261    21.453
n13306.in[2] (.names)                                            1.014    22.467
n13306.out[0] (.names)                                           0.261    22.728
n13253.in[1] (.names)                                            1.014    23.742
n13253.out[0] (.names)                                           0.261    24.003
n13307.in[0] (.names)                                            1.014    25.016
n13307.out[0] (.names)                                           0.261    25.277
n5049.in[1] (.names)                                             1.014    26.291
n5049.out[0] (.names)                                            0.261    26.552
n13308.in[0] (.names)                                            1.014    27.566
n13308.out[0] (.names)                                           0.261    27.827
n13354.in[0] (.names)                                            1.014    28.841
n13354.out[0] (.names)                                           0.261    29.102
n13348.in[2] (.names)                                            1.014    30.116
n13348.out[0] (.names)                                           0.261    30.377
n13340.in[0] (.names)                                            1.014    31.390
n13340.out[0] (.names)                                           0.261    31.651
n13342.in[0] (.names)                                            1.014    32.665
n13342.out[0] (.names)                                           0.261    32.926
n13246.in[1] (.names)                                            1.014    33.940
n13246.out[0] (.names)                                           0.261    34.201
n13247.in[2] (.names)                                            1.014    35.215
n13247.out[0] (.names)                                           0.261    35.476
n6714.in[2] (.names)                                             1.014    36.490
n6714.out[0] (.names)                                            0.261    36.751
n6715.in[0] (.names)                                             1.014    37.765
n6715.out[0] (.names)                                            0.261    38.026
n6716.in[0] (.names)                                             1.014    39.039
n6716.out[0] (.names)                                            0.261    39.300
n6717.in[0] (.names)                                             1.014    40.314
n6717.out[0] (.names)                                            0.261    40.575
n4646.in[2] (.names)                                             1.014    41.589
n4646.out[0] (.names)                                            0.261    41.850
n6719.in[2] (.names)                                             1.014    42.864
n6719.out[0] (.names)                                            0.261    43.125
n6720.in[0] (.names)                                             1.014    44.139
n6720.out[0] (.names)                                            0.261    44.400
n4066.in[1] (.names)                                             1.014    45.413
n4066.out[0] (.names)                                            0.261    45.674
n13201.in[2] (.names)                                            1.014    46.688
n13201.out[0] (.names)                                           0.261    46.949
n13206.in[2] (.names)                                            1.014    47.963
n13206.out[0] (.names)                                           0.261    48.224
n13177.in[2] (.names)                                            1.014    49.238
n13177.out[0] (.names)                                           0.261    49.499
n4180.in[0] (.names)                                             1.014    50.513
n4180.out[0] (.names)                                            0.261    50.774
n4607.in[0] (.names)                                             1.014    51.787
n4607.out[0] (.names)                                            0.261    52.048
n4041.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4041.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n13281.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12641.in[1] (.names)                                            1.014    32.665
n12641.out[0] (.names)                                           0.261    32.926
n3430.in[0] (.names)                                             1.014    33.940
n3430.out[0] (.names)                                            0.261    34.201
n4204.in[0] (.names)                                             1.014    35.215
n4204.out[0] (.names)                                            0.261    35.476
n12679.in[1] (.names)                                            1.014    36.490
n12679.out[0] (.names)                                           0.261    36.751
n12682.in[0] (.names)                                            1.014    37.765
n12682.out[0] (.names)                                           0.261    38.026
n13255.in[2] (.names)                                            1.014    39.039
n13255.out[0] (.names)                                           0.261    39.300
n13257.in[1] (.names)                                            1.014    40.314
n13257.out[0] (.names)                                           0.261    40.575
n13290.in[1] (.names)                                            1.014    41.589
n13290.out[0] (.names)                                           0.261    41.850
n13292.in[0] (.names)                                            1.014    42.864
n13292.out[0] (.names)                                           0.261    43.125
n13294.in[2] (.names)                                            1.014    44.139
n13294.out[0] (.names)                                           0.261    44.400
n4170.in[1] (.names)                                             1.014    45.413
n4170.out[0] (.names)                                            0.261    45.674
n11513.in[0] (.names)                                            1.014    46.688
n11513.out[0] (.names)                                           0.261    46.949
n4570.in[1] (.names)                                             1.014    47.963
n4570.out[0] (.names)                                            0.261    48.224
n11588.in[2] (.names)                                            1.014    49.238
n11588.out[0] (.names)                                           0.261    49.499
n13280.in[0] (.names)                                            1.014    50.513
n13280.out[0] (.names)                                           0.261    50.774
n12833.in[2] (.names)                                            1.014    51.787
n12833.out[0] (.names)                                           0.261    52.048
n13281.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13281.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n12834.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12641.in[1] (.names)                                            1.014    32.665
n12641.out[0] (.names)                                           0.261    32.926
n3430.in[0] (.names)                                             1.014    33.940
n3430.out[0] (.names)                                            0.261    34.201
n4204.in[0] (.names)                                             1.014    35.215
n4204.out[0] (.names)                                            0.261    35.476
n12679.in[1] (.names)                                            1.014    36.490
n12679.out[0] (.names)                                           0.261    36.751
n12682.in[0] (.names)                                            1.014    37.765
n12682.out[0] (.names)                                           0.261    38.026
n13255.in[2] (.names)                                            1.014    39.039
n13255.out[0] (.names)                                           0.261    39.300
n13257.in[1] (.names)                                            1.014    40.314
n13257.out[0] (.names)                                           0.261    40.575
n13290.in[1] (.names)                                            1.014    41.589
n13290.out[0] (.names)                                           0.261    41.850
n13292.in[0] (.names)                                            1.014    42.864
n13292.out[0] (.names)                                           0.261    43.125
n13294.in[2] (.names)                                            1.014    44.139
n13294.out[0] (.names)                                           0.261    44.400
n4170.in[1] (.names)                                             1.014    45.413
n4170.out[0] (.names)                                            0.261    45.674
n11513.in[0] (.names)                                            1.014    46.688
n11513.out[0] (.names)                                           0.261    46.949
n4570.in[1] (.names)                                             1.014    47.963
n4570.out[0] (.names)                                            0.261    48.224
n11588.in[2] (.names)                                            1.014    49.238
n11588.out[0] (.names)                                           0.261    49.499
n13280.in[0] (.names)                                            1.014    50.513
n13280.out[0] (.names)                                           0.261    50.774
n12833.in[2] (.names)                                            1.014    51.787
n12833.out[0] (.names)                                           0.261    52.048
n12834.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12834.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n11501.Q[0] (.latch clocked by pclk)
Endpoint  : n3335.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11501.clk[0] (.latch)                                           1.014     1.014
n11501.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11459.in[0] (.names)                                            1.014     2.070
n11459.out[0] (.names)                                           0.261     2.331
n11460.in[1] (.names)                                            1.014     3.344
n11460.out[0] (.names)                                           0.261     3.605
n11461.in[0] (.names)                                            1.014     4.619
n11461.out[0] (.names)                                           0.261     4.880
n3367.in[0] (.names)                                             1.014     5.894
n3367.out[0] (.names)                                            0.261     6.155
n11463.in[0] (.names)                                            1.014     7.169
n11463.out[0] (.names)                                           0.261     7.430
n11499.in[0] (.names)                                            1.014     8.444
n11499.out[0] (.names)                                           0.261     8.705
n11477.in[0] (.names)                                            1.014     9.719
n11477.out[0] (.names)                                           0.261     9.980
n11478.in[0] (.names)                                            1.014    10.993
n11478.out[0] (.names)                                           0.261    11.254
n11479.in[0] (.names)                                            1.014    12.268
n11479.out[0] (.names)                                           0.261    12.529
n3046.in[1] (.names)                                             1.014    13.543
n3046.out[0] (.names)                                            0.261    13.804
n11484.in[0] (.names)                                            1.014    14.818
n11484.out[0] (.names)                                           0.261    15.079
n11485.in[0] (.names)                                            1.014    16.093
n11485.out[0] (.names)                                           0.261    16.354
n11487.in[0] (.names)                                            1.014    17.367
n11487.out[0] (.names)                                           0.261    17.628
n9184.in[3] (.names)                                             1.014    18.642
n9184.out[0] (.names)                                            0.261    18.903
n11494.in[0] (.names)                                            1.014    19.917
n11494.out[0] (.names)                                           0.261    20.178
n12383.in[1] (.names)                                            1.014    21.192
n12383.out[0] (.names)                                           0.261    21.453
n12385.in[0] (.names)                                            1.014    22.467
n12385.out[0] (.names)                                           0.261    22.728
n12389.in[2] (.names)                                            1.014    23.742
n12389.out[0] (.names)                                           0.261    24.003
n12390.in[2] (.names)                                            1.014    25.016
n12390.out[0] (.names)                                           0.261    25.277
n12380.in[0] (.names)                                            1.014    26.291
n12380.out[0] (.names)                                           0.261    26.552
n12382.in[0] (.names)                                            1.014    27.566
n12382.out[0] (.names)                                           0.261    27.827
n3914.in[2] (.names)                                             1.014    28.841
n3914.out[0] (.names)                                            0.261    29.102
n12401.in[1] (.names)                                            1.014    30.116
n12401.out[0] (.names)                                           0.261    30.377
n12471.in[1] (.names)                                            1.014    31.390
n12471.out[0] (.names)                                           0.261    31.651
n12472.in[0] (.names)                                            1.014    32.665
n12472.out[0] (.names)                                           0.261    32.926
n11778.in[0] (.names)                                            1.014    33.940
n11778.out[0] (.names)                                           0.261    34.201
n12430.in[0] (.names)                                            1.014    35.215
n12430.out[0] (.names)                                           0.261    35.476
n12473.in[0] (.names)                                            1.014    36.490
n12473.out[0] (.names)                                           0.261    36.751
n12478.in[3] (.names)                                            1.014    37.765
n12478.out[0] (.names)                                           0.261    38.026
n12481.in[0] (.names)                                            1.014    39.039
n12481.out[0] (.names)                                           0.261    39.300
n12284.in[1] (.names)                                            1.014    40.314
n12284.out[0] (.names)                                           0.261    40.575
n12063.in[1] (.names)                                            1.014    41.589
n12063.out[0] (.names)                                           0.261    41.850
n12066.in[0] (.names)                                            1.014    42.864
n12066.out[0] (.names)                                           0.261    43.125
n11860.in[0] (.names)                                            1.014    44.139
n11860.out[0] (.names)                                           0.261    44.400
n11862.in[1] (.names)                                            1.014    45.413
n11862.out[0] (.names)                                           0.261    45.674
n11863.in[0] (.names)                                            1.014    46.688
n11863.out[0] (.names)                                           0.261    46.949
n8744.in[0] (.names)                                             1.014    47.963
n8744.out[0] (.names)                                            0.261    48.224
n12446.in[0] (.names)                                            1.014    49.238
n12446.out[0] (.names)                                           0.261    49.499
n11580.in[2] (.names)                                            1.014    50.513
n11580.out[0] (.names)                                           0.261    50.774
n11504.in[0] (.names)                                            1.014    51.787
n11504.out[0] (.names)                                           0.261    52.048
n3335.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3335.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n11501.Q[0] (.latch clocked by pclk)
Endpoint  : n12037.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11501.clk[0] (.latch)                                           1.014     1.014
n11501.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11459.in[0] (.names)                                            1.014     2.070
n11459.out[0] (.names)                                           0.261     2.331
n11460.in[1] (.names)                                            1.014     3.344
n11460.out[0] (.names)                                           0.261     3.605
n11461.in[0] (.names)                                            1.014     4.619
n11461.out[0] (.names)                                           0.261     4.880
n3367.in[0] (.names)                                             1.014     5.894
n3367.out[0] (.names)                                            0.261     6.155
n11463.in[0] (.names)                                            1.014     7.169
n11463.out[0] (.names)                                           0.261     7.430
n11499.in[0] (.names)                                            1.014     8.444
n11499.out[0] (.names)                                           0.261     8.705
n11477.in[0] (.names)                                            1.014     9.719
n11477.out[0] (.names)                                           0.261     9.980
n11478.in[0] (.names)                                            1.014    10.993
n11478.out[0] (.names)                                           0.261    11.254
n11479.in[0] (.names)                                            1.014    12.268
n11479.out[0] (.names)                                           0.261    12.529
n3046.in[1] (.names)                                             1.014    13.543
n3046.out[0] (.names)                                            0.261    13.804
n11484.in[0] (.names)                                            1.014    14.818
n11484.out[0] (.names)                                           0.261    15.079
n11485.in[0] (.names)                                            1.014    16.093
n11485.out[0] (.names)                                           0.261    16.354
n11487.in[0] (.names)                                            1.014    17.367
n11487.out[0] (.names)                                           0.261    17.628
n9184.in[3] (.names)                                             1.014    18.642
n9184.out[0] (.names)                                            0.261    18.903
n11494.in[0] (.names)                                            1.014    19.917
n11494.out[0] (.names)                                           0.261    20.178
n12383.in[1] (.names)                                            1.014    21.192
n12383.out[0] (.names)                                           0.261    21.453
n12385.in[0] (.names)                                            1.014    22.467
n12385.out[0] (.names)                                           0.261    22.728
n12389.in[2] (.names)                                            1.014    23.742
n12389.out[0] (.names)                                           0.261    24.003
n12390.in[2] (.names)                                            1.014    25.016
n12390.out[0] (.names)                                           0.261    25.277
n12380.in[0] (.names)                                            1.014    26.291
n12380.out[0] (.names)                                           0.261    26.552
n12382.in[0] (.names)                                            1.014    27.566
n12382.out[0] (.names)                                           0.261    27.827
n3914.in[2] (.names)                                             1.014    28.841
n3914.out[0] (.names)                                            0.261    29.102
n12401.in[1] (.names)                                            1.014    30.116
n12401.out[0] (.names)                                           0.261    30.377
n12471.in[1] (.names)                                            1.014    31.390
n12471.out[0] (.names)                                           0.261    31.651
n12472.in[0] (.names)                                            1.014    32.665
n12472.out[0] (.names)                                           0.261    32.926
n11778.in[0] (.names)                                            1.014    33.940
n11778.out[0] (.names)                                           0.261    34.201
n12430.in[0] (.names)                                            1.014    35.215
n12430.out[0] (.names)                                           0.261    35.476
n12473.in[0] (.names)                                            1.014    36.490
n12473.out[0] (.names)                                           0.261    36.751
n12478.in[3] (.names)                                            1.014    37.765
n12478.out[0] (.names)                                           0.261    38.026
n12481.in[0] (.names)                                            1.014    39.039
n12481.out[0] (.names)                                           0.261    39.300
n12284.in[1] (.names)                                            1.014    40.314
n12284.out[0] (.names)                                           0.261    40.575
n12063.in[1] (.names)                                            1.014    41.589
n12063.out[0] (.names)                                           0.261    41.850
n12066.in[0] (.names)                                            1.014    42.864
n12066.out[0] (.names)                                           0.261    43.125
n11860.in[0] (.names)                                            1.014    44.139
n11860.out[0] (.names)                                           0.261    44.400
n11862.in[1] (.names)                                            1.014    45.413
n11862.out[0] (.names)                                           0.261    45.674
n11863.in[0] (.names)                                            1.014    46.688
n11863.out[0] (.names)                                           0.261    46.949
n8744.in[0] (.names)                                             1.014    47.963
n8744.out[0] (.names)                                            0.261    48.224
n12446.in[0] (.names)                                            1.014    49.238
n12446.out[0] (.names)                                           0.261    49.499
n11580.in[2] (.names)                                            1.014    50.513
n11580.out[0] (.names)                                           0.261    50.774
n11504.in[0] (.names)                                            1.014    51.787
n11504.out[0] (.names)                                           0.261    52.048
n12037.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12037.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n11574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12641.in[1] (.names)                                            1.014    32.665
n12641.out[0] (.names)                                           0.261    32.926
n3430.in[0] (.names)                                             1.014    33.940
n3430.out[0] (.names)                                            0.261    34.201
n4204.in[0] (.names)                                             1.014    35.215
n4204.out[0] (.names)                                            0.261    35.476
n12679.in[1] (.names)                                            1.014    36.490
n12679.out[0] (.names)                                           0.261    36.751
n12682.in[0] (.names)                                            1.014    37.765
n12682.out[0] (.names)                                           0.261    38.026
n11674.in[2] (.names)                                            1.014    39.039
n11674.out[0] (.names)                                           0.261    39.300
n12686.in[2] (.names)                                            1.014    40.314
n12686.out[0] (.names)                                           0.261    40.575
n3173.in[1] (.names)                                             1.014    41.589
n3173.out[0] (.names)                                            0.261    41.850
n3247.in[2] (.names)                                             1.014    42.864
n3247.out[0] (.names)                                            0.261    43.125
n3761.in[0] (.names)                                             1.014    44.139
n3761.out[0] (.names)                                            0.261    44.400
n12692.in[0] (.names)                                            1.014    45.413
n12692.out[0] (.names)                                           0.261    45.674
n12700.in[1] (.names)                                            1.014    46.688
n12700.out[0] (.names)                                           0.261    46.949
n12701.in[1] (.names)                                            1.014    47.963
n12701.out[0] (.names)                                           0.261    48.224
n12677.in[1] (.names)                                            1.014    49.238
n12677.out[0] (.names)                                           0.261    49.499
n3452.in[0] (.names)                                             1.014    50.513
n3452.out[0] (.names)                                            0.261    50.774
n11573.in[0] (.names)                                            1.014    51.787
n11573.out[0] (.names)                                           0.261    52.048
n11574.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11574.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n3422.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7719.in[0] (.names)                                             1.014    32.665
n7719.out[0] (.names)                                            0.261    32.926
n7721.in[1] (.names)                                             1.014    33.940
n7721.out[0] (.names)                                            0.261    34.201
n7724.in[2] (.names)                                             1.014    35.215
n7724.out[0] (.names)                                            0.261    35.476
n7980.in[1] (.names)                                             1.014    36.490
n7980.out[0] (.names)                                            0.261    36.751
n7982.in[1] (.names)                                             1.014    37.765
n7982.out[0] (.names)                                            0.261    38.026
n7984.in[2] (.names)                                             1.014    39.039
n7984.out[0] (.names)                                            0.261    39.300
n7985.in[1] (.names)                                             1.014    40.314
n7985.out[0] (.names)                                            0.261    40.575
n7986.in[2] (.names)                                             1.014    41.589
n7986.out[0] (.names)                                            0.261    41.850
n3894.in[0] (.names)                                             1.014    42.864
n3894.out[0] (.names)                                            0.261    43.125
n10046.in[1] (.names)                                            1.014    44.139
n10046.out[0] (.names)                                           0.261    44.400
n4422.in[0] (.names)                                             1.014    45.413
n4422.out[0] (.names)                                            0.261    45.674
n4564.in[1] (.names)                                             1.014    46.688
n4564.out[0] (.names)                                            0.261    46.949
n10201.in[0] (.names)                                            1.014    47.963
n10201.out[0] (.names)                                           0.261    48.224
n4010.in[1] (.names)                                             1.014    49.238
n4010.out[0] (.names)                                            0.261    49.499
n10202.in[0] (.names)                                            1.014    50.513
n10202.out[0] (.names)                                           0.261    50.774
n10205.in[1] (.names)                                            1.014    51.787
n10205.out[0] (.names)                                           0.261    52.048
n3422.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3422.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n11501.Q[0] (.latch clocked by pclk)
Endpoint  : n11795.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11501.clk[0] (.latch)                                           1.014     1.014
n11501.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11459.in[0] (.names)                                            1.014     2.070
n11459.out[0] (.names)                                           0.261     2.331
n11460.in[1] (.names)                                            1.014     3.344
n11460.out[0] (.names)                                           0.261     3.605
n11461.in[0] (.names)                                            1.014     4.619
n11461.out[0] (.names)                                           0.261     4.880
n3367.in[0] (.names)                                             1.014     5.894
n3367.out[0] (.names)                                            0.261     6.155
n11463.in[0] (.names)                                            1.014     7.169
n11463.out[0] (.names)                                           0.261     7.430
n11499.in[0] (.names)                                            1.014     8.444
n11499.out[0] (.names)                                           0.261     8.705
n11477.in[0] (.names)                                            1.014     9.719
n11477.out[0] (.names)                                           0.261     9.980
n11478.in[0] (.names)                                            1.014    10.993
n11478.out[0] (.names)                                           0.261    11.254
n11479.in[0] (.names)                                            1.014    12.268
n11479.out[0] (.names)                                           0.261    12.529
n3046.in[1] (.names)                                             1.014    13.543
n3046.out[0] (.names)                                            0.261    13.804
n11484.in[0] (.names)                                            1.014    14.818
n11484.out[0] (.names)                                           0.261    15.079
n11485.in[0] (.names)                                            1.014    16.093
n11485.out[0] (.names)                                           0.261    16.354
n11487.in[0] (.names)                                            1.014    17.367
n11487.out[0] (.names)                                           0.261    17.628
n9184.in[3] (.names)                                             1.014    18.642
n9184.out[0] (.names)                                            0.261    18.903
n11494.in[0] (.names)                                            1.014    19.917
n11494.out[0] (.names)                                           0.261    20.178
n12383.in[1] (.names)                                            1.014    21.192
n12383.out[0] (.names)                                           0.261    21.453
n12385.in[0] (.names)                                            1.014    22.467
n12385.out[0] (.names)                                           0.261    22.728
n12389.in[2] (.names)                                            1.014    23.742
n12389.out[0] (.names)                                           0.261    24.003
n12390.in[2] (.names)                                            1.014    25.016
n12390.out[0] (.names)                                           0.261    25.277
n12380.in[0] (.names)                                            1.014    26.291
n12380.out[0] (.names)                                           0.261    26.552
n12382.in[0] (.names)                                            1.014    27.566
n12382.out[0] (.names)                                           0.261    27.827
n3914.in[2] (.names)                                             1.014    28.841
n3914.out[0] (.names)                                            0.261    29.102
n12401.in[1] (.names)                                            1.014    30.116
n12401.out[0] (.names)                                           0.261    30.377
n12471.in[1] (.names)                                            1.014    31.390
n12471.out[0] (.names)                                           0.261    31.651
n12472.in[0] (.names)                                            1.014    32.665
n12472.out[0] (.names)                                           0.261    32.926
n11778.in[0] (.names)                                            1.014    33.940
n11778.out[0] (.names)                                           0.261    34.201
n12430.in[0] (.names)                                            1.014    35.215
n12430.out[0] (.names)                                           0.261    35.476
n12473.in[0] (.names)                                            1.014    36.490
n12473.out[0] (.names)                                           0.261    36.751
n12478.in[3] (.names)                                            1.014    37.765
n12478.out[0] (.names)                                           0.261    38.026
n12481.in[0] (.names)                                            1.014    39.039
n12481.out[0] (.names)                                           0.261    39.300
n12284.in[1] (.names)                                            1.014    40.314
n12284.out[0] (.names)                                           0.261    40.575
n12063.in[1] (.names)                                            1.014    41.589
n12063.out[0] (.names)                                           0.261    41.850
n11957.in[0] (.names)                                            1.014    42.864
n11957.out[0] (.names)                                           0.261    43.125
n11780.in[1] (.names)                                            1.014    44.139
n11780.out[0] (.names)                                           0.261    44.400
n11960.in[0] (.names)                                            1.014    45.413
n11960.out[0] (.names)                                           0.261    45.674
n12199.in[1] (.names)                                            1.014    46.688
n12199.out[0] (.names)                                           0.261    46.949
n4040.in[1] (.names)                                             1.014    47.963
n4040.out[0] (.names)                                            0.261    48.224
n12203.in[0] (.names)                                            1.014    49.238
n12203.out[0] (.names)                                           0.261    49.499
n3378.in[1] (.names)                                             1.014    50.513
n3378.out[0] (.names)                                            0.261    50.774
n11794.in[0] (.names)                                            1.014    51.787
n11794.out[0] (.names)                                           0.261    52.048
n11795.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11795.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n7450.Q[0] (.latch clocked by pclk)
Endpoint  : n3037.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7450.clk[0] (.latch)                                            1.014     1.014
n7450.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5929.in[0] (.names)                                             1.014     2.070
n5929.out[0] (.names)                                            0.261     2.331
n7452.in[0] (.names)                                             1.014     3.344
n7452.out[0] (.names)                                            0.261     3.605
n7976.in[0] (.names)                                             1.014     4.619
n7976.out[0] (.names)                                            0.261     4.880
n7977.in[0] (.names)                                             1.014     5.894
n7977.out[0] (.names)                                            0.261     6.155
n3165.in[1] (.names)                                             1.014     7.169
n3165.out[0] (.names)                                            0.261     7.430
n7978.in[2] (.names)                                             1.014     8.444
n7978.out[0] (.names)                                            0.261     8.705
n7804.in[0] (.names)                                             1.014     9.719
n7804.out[0] (.names)                                            0.261     9.980
n7805.in[0] (.names)                                             1.014    10.993
n7805.out[0] (.names)                                            0.261    11.254
n7807.in[1] (.names)                                             1.014    12.268
n7807.out[0] (.names)                                            0.261    12.529
n7808.in[0] (.names)                                             1.014    13.543
n7808.out[0] (.names)                                            0.261    13.804
n7777.in[0] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[1] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7762.in[1] (.names)                                             1.014    17.367
n7762.out[0] (.names)                                            0.261    17.628
n7747.in[1] (.names)                                             1.014    18.642
n7747.out[0] (.names)                                            0.261    18.903
n7748.in[0] (.names)                                             1.014    19.917
n7748.out[0] (.names)                                            0.261    20.178
n7749.in[0] (.names)                                             1.014    21.192
n7749.out[0] (.names)                                            0.261    21.453
n7750.in[0] (.names)                                             1.014    22.467
n7750.out[0] (.names)                                            0.261    22.728
n7751.in[2] (.names)                                             1.014    23.742
n7751.out[0] (.names)                                            0.261    24.003
n7754.in[0] (.names)                                             1.014    25.016
n7754.out[0] (.names)                                            0.261    25.277
n7752.in[1] (.names)                                             1.014    26.291
n7752.out[0] (.names)                                            0.261    26.552
n7744.in[1] (.names)                                             1.014    27.566
n7744.out[0] (.names)                                            0.261    27.827
n7745.in[2] (.names)                                             1.014    28.841
n7745.out[0] (.names)                                            0.261    29.102
n7746.in[0] (.names)                                             1.014    30.116
n7746.out[0] (.names)                                            0.261    30.377
n7819.in[0] (.names)                                             1.014    31.390
n7819.out[0] (.names)                                            0.261    31.651
n7736.in[1] (.names)                                             1.014    32.665
n7736.out[0] (.names)                                            0.261    32.926
n7827.in[0] (.names)                                             1.014    33.940
n7827.out[0] (.names)                                            0.261    34.201
n7828.in[0] (.names)                                             1.014    35.215
n7828.out[0] (.names)                                            0.261    35.476
n7878.in[2] (.names)                                             1.014    36.490
n7878.out[0] (.names)                                            0.261    36.751
n7885.in[0] (.names)                                             1.014    37.765
n7885.out[0] (.names)                                            0.261    38.026
n7886.in[0] (.names)                                             1.014    39.039
n7886.out[0] (.names)                                            0.261    39.300
n7887.in[0] (.names)                                             1.014    40.314
n7887.out[0] (.names)                                            0.261    40.575
n3186.in[3] (.names)                                             1.014    41.589
n3186.out[0] (.names)                                            0.261    41.850
n7897.in[0] (.names)                                             1.014    42.864
n7897.out[0] (.names)                                            0.261    43.125
n7921.in[1] (.names)                                             1.014    44.139
n7921.out[0] (.names)                                            0.261    44.400
n7922.in[0] (.names)                                             1.014    45.413
n7922.out[0] (.names)                                            0.261    45.674
n7888.in[1] (.names)                                             1.014    46.688
n7888.out[0] (.names)                                            0.261    46.949
n3998.in[0] (.names)                                             1.014    47.963
n3998.out[0] (.names)                                            0.261    48.224
n7901.in[0] (.names)                                             1.014    49.238
n7901.out[0] (.names)                                            0.261    49.499
n7558.in[1] (.names)                                             1.014    50.513
n7558.out[0] (.names)                                            0.261    50.774
n7376.in[0] (.names)                                             1.014    51.787
n7376.out[0] (.names)                                            0.261    52.048
n3037.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3037.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n7450.Q[0] (.latch clocked by pclk)
Endpoint  : n7903.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7450.clk[0] (.latch)                                            1.014     1.014
n7450.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5929.in[0] (.names)                                             1.014     2.070
n5929.out[0] (.names)                                            0.261     2.331
n7452.in[0] (.names)                                             1.014     3.344
n7452.out[0] (.names)                                            0.261     3.605
n7976.in[0] (.names)                                             1.014     4.619
n7976.out[0] (.names)                                            0.261     4.880
n7977.in[0] (.names)                                             1.014     5.894
n7977.out[0] (.names)                                            0.261     6.155
n3165.in[1] (.names)                                             1.014     7.169
n3165.out[0] (.names)                                            0.261     7.430
n7978.in[2] (.names)                                             1.014     8.444
n7978.out[0] (.names)                                            0.261     8.705
n7804.in[0] (.names)                                             1.014     9.719
n7804.out[0] (.names)                                            0.261     9.980
n7805.in[0] (.names)                                             1.014    10.993
n7805.out[0] (.names)                                            0.261    11.254
n7807.in[1] (.names)                                             1.014    12.268
n7807.out[0] (.names)                                            0.261    12.529
n7808.in[0] (.names)                                             1.014    13.543
n7808.out[0] (.names)                                            0.261    13.804
n7777.in[0] (.names)                                             1.014    14.818
n7777.out[0] (.names)                                            0.261    15.079
n7778.in[1] (.names)                                             1.014    16.093
n7778.out[0] (.names)                                            0.261    16.354
n7762.in[1] (.names)                                             1.014    17.367
n7762.out[0] (.names)                                            0.261    17.628
n7747.in[1] (.names)                                             1.014    18.642
n7747.out[0] (.names)                                            0.261    18.903
n7748.in[0] (.names)                                             1.014    19.917
n7748.out[0] (.names)                                            0.261    20.178
n7749.in[0] (.names)                                             1.014    21.192
n7749.out[0] (.names)                                            0.261    21.453
n7750.in[0] (.names)                                             1.014    22.467
n7750.out[0] (.names)                                            0.261    22.728
n7751.in[2] (.names)                                             1.014    23.742
n7751.out[0] (.names)                                            0.261    24.003
n7754.in[0] (.names)                                             1.014    25.016
n7754.out[0] (.names)                                            0.261    25.277
n7752.in[1] (.names)                                             1.014    26.291
n7752.out[0] (.names)                                            0.261    26.552
n7744.in[1] (.names)                                             1.014    27.566
n7744.out[0] (.names)                                            0.261    27.827
n7745.in[2] (.names)                                             1.014    28.841
n7745.out[0] (.names)                                            0.261    29.102
n7746.in[0] (.names)                                             1.014    30.116
n7746.out[0] (.names)                                            0.261    30.377
n7819.in[0] (.names)                                             1.014    31.390
n7819.out[0] (.names)                                            0.261    31.651
n7736.in[1] (.names)                                             1.014    32.665
n7736.out[0] (.names)                                            0.261    32.926
n7827.in[0] (.names)                                             1.014    33.940
n7827.out[0] (.names)                                            0.261    34.201
n7828.in[0] (.names)                                             1.014    35.215
n7828.out[0] (.names)                                            0.261    35.476
n7878.in[2] (.names)                                             1.014    36.490
n7878.out[0] (.names)                                            0.261    36.751
n7885.in[0] (.names)                                             1.014    37.765
n7885.out[0] (.names)                                            0.261    38.026
n7886.in[0] (.names)                                             1.014    39.039
n7886.out[0] (.names)                                            0.261    39.300
n7887.in[0] (.names)                                             1.014    40.314
n7887.out[0] (.names)                                            0.261    40.575
n3186.in[3] (.names)                                             1.014    41.589
n3186.out[0] (.names)                                            0.261    41.850
n7897.in[0] (.names)                                             1.014    42.864
n7897.out[0] (.names)                                            0.261    43.125
n7921.in[1] (.names)                                             1.014    44.139
n7921.out[0] (.names)                                            0.261    44.400
n7922.in[0] (.names)                                             1.014    45.413
n7922.out[0] (.names)                                            0.261    45.674
n7888.in[1] (.names)                                             1.014    46.688
n7888.out[0] (.names)                                            0.261    46.949
n3998.in[0] (.names)                                             1.014    47.963
n3998.out[0] (.names)                                            0.261    48.224
n7901.in[0] (.names)                                             1.014    49.238
n7901.out[0] (.names)                                            0.261    49.499
n7558.in[1] (.names)                                             1.014    50.513
n7558.out[0] (.names)                                            0.261    50.774
n7376.in[0] (.names)                                             1.014    51.787
n7376.out[0] (.names)                                            0.261    52.048
n7903.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7903.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n13155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12593.in[0] (.names)                                            1.014    30.116
n12593.out[0] (.names)                                           0.261    30.377
n12596.in[0] (.names)                                            1.014    31.390
n12596.out[0] (.names)                                           0.261    31.651
n12584.in[0] (.names)                                            1.014    32.665
n12584.out[0] (.names)                                           0.261    32.926
n12585.in[2] (.names)                                            1.014    33.940
n12585.out[0] (.names)                                           0.261    34.201
n12644.in[1] (.names)                                            1.014    35.215
n12644.out[0] (.names)                                           0.261    35.476
n12571.in[3] (.names)                                            1.014    36.490
n12571.out[0] (.names)                                           0.261    36.751
n13350.in[0] (.names)                                            1.014    37.765
n13350.out[0] (.names)                                           0.261    38.026
n12946.in[1] (.names)                                            1.014    39.039
n12946.out[0] (.names)                                           0.261    39.300
n12948.in[1] (.names)                                            1.014    40.314
n12948.out[0] (.names)                                           0.261    40.575
n12957.in[2] (.names)                                            1.014    41.589
n12957.out[0] (.names)                                           0.261    41.850
n12960.in[2] (.names)                                            1.014    42.864
n12960.out[0] (.names)                                           0.261    43.125
n12929.in[0] (.names)                                            1.014    44.139
n12929.out[0] (.names)                                           0.261    44.400
n12930.in[1] (.names)                                            1.014    45.413
n12930.out[0] (.names)                                           0.261    45.674
n12967.in[1] (.names)                                            1.014    46.688
n12967.out[0] (.names)                                           0.261    46.949
n3816.in[1] (.names)                                             1.014    47.963
n3816.out[0] (.names)                                            0.261    48.224
n3126.in[0] (.names)                                             1.014    49.238
n3126.out[0] (.names)                                            0.261    49.499
n4215.in[0] (.names)                                             1.014    50.513
n4215.out[0] (.names)                                            0.261    50.774
n12968.in[0] (.names)                                            1.014    51.787
n12968.out[0] (.names)                                           0.261    52.048
n13155.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13155.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n11602.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12527.in[0] (.names)                                            1.014    31.390
n12527.out[0] (.names)                                           0.261    31.651
n12528.in[1] (.names)                                            1.014    32.665
n12528.out[0] (.names)                                           0.261    32.926
n12529.in[1] (.names)                                            1.014    33.940
n12529.out[0] (.names)                                           0.261    34.201
n12560.in[2] (.names)                                            1.014    35.215
n12560.out[0] (.names)                                           0.261    35.476
n12563.in[2] (.names)                                            1.014    36.490
n12563.out[0] (.names)                                           0.261    36.751
n12564.in[0] (.names)                                            1.014    37.765
n12564.out[0] (.names)                                           0.261    38.026
n12568.in[3] (.names)                                            1.014    39.039
n12568.out[0] (.names)                                           0.261    39.300
n4187.in[1] (.names)                                             1.014    40.314
n4187.out[0] (.names)                                            0.261    40.575
n12570.in[0] (.names)                                            1.014    41.589
n12570.out[0] (.names)                                           0.261    41.850
n12506.in[2] (.names)                                            1.014    42.864
n12506.out[0] (.names)                                           0.261    43.125
n12575.in[3] (.names)                                            1.014    44.139
n12575.out[0] (.names)                                           0.261    44.400
n11541.in[1] (.names)                                            1.014    45.413
n11541.out[0] (.names)                                           0.261    45.674
n9714.in[0] (.names)                                             1.014    46.688
n9714.out[0] (.names)                                            0.261    46.949
n11738.in[0] (.names)                                            1.014    47.963
n11738.out[0] (.names)                                           0.261    48.224
n11732.in[0] (.names)                                            1.014    49.238
n11732.out[0] (.names)                                           0.261    49.499
n3177.in[1] (.names)                                             1.014    50.513
n3177.out[0] (.names)                                            0.261    50.774
n11601.in[1] (.names)                                            1.014    51.787
n11601.out[0] (.names)                                           0.261    52.048
n11602.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11602.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n11568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12593.in[0] (.names)                                            1.014    30.116
n12593.out[0] (.names)                                           0.261    30.377
n12596.in[0] (.names)                                            1.014    31.390
n12596.out[0] (.names)                                           0.261    31.651
n12584.in[0] (.names)                                            1.014    32.665
n12584.out[0] (.names)                                           0.261    32.926
n12585.in[2] (.names)                                            1.014    33.940
n12585.out[0] (.names)                                           0.261    34.201
n12644.in[1] (.names)                                            1.014    35.215
n12644.out[0] (.names)                                           0.261    35.476
n12571.in[3] (.names)                                            1.014    36.490
n12571.out[0] (.names)                                           0.261    36.751
n13350.in[0] (.names)                                            1.014    37.765
n13350.out[0] (.names)                                           0.261    38.026
n12946.in[1] (.names)                                            1.014    39.039
n12946.out[0] (.names)                                           0.261    39.300
n12948.in[1] (.names)                                            1.014    40.314
n12948.out[0] (.names)                                           0.261    40.575
n12957.in[2] (.names)                                            1.014    41.589
n12957.out[0] (.names)                                           0.261    41.850
n12960.in[2] (.names)                                            1.014    42.864
n12960.out[0] (.names)                                           0.261    43.125
n12929.in[0] (.names)                                            1.014    44.139
n12929.out[0] (.names)                                           0.261    44.400
n12206.in[0] (.names)                                            1.014    45.413
n12206.out[0] (.names)                                           0.261    45.674
n6842.in[1] (.names)                                             1.014    46.688
n6842.out[0] (.names)                                            0.261    46.949
n4049.in[0] (.names)                                             1.014    47.963
n4049.out[0] (.names)                                            0.261    48.224
n12209.in[0] (.names)                                            1.014    49.238
n12209.out[0] (.names)                                           0.261    49.499
n4429.in[1] (.names)                                             1.014    50.513
n4429.out[0] (.names)                                            0.261    50.774
n11567.in[0] (.names)                                            1.014    51.787
n11567.out[0] (.names)                                           0.261    52.048
n11568.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11568.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n11453.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12593.in[0] (.names)                                            1.014    30.116
n12593.out[0] (.names)                                           0.261    30.377
n12596.in[0] (.names)                                            1.014    31.390
n12596.out[0] (.names)                                           0.261    31.651
n12584.in[0] (.names)                                            1.014    32.665
n12584.out[0] (.names)                                           0.261    32.926
n12585.in[2] (.names)                                            1.014    33.940
n12585.out[0] (.names)                                           0.261    34.201
n12644.in[1] (.names)                                            1.014    35.215
n12644.out[0] (.names)                                           0.261    35.476
n12571.in[3] (.names)                                            1.014    36.490
n12571.out[0] (.names)                                           0.261    36.751
n13350.in[0] (.names)                                            1.014    37.765
n13350.out[0] (.names)                                           0.261    38.026
n12946.in[1] (.names)                                            1.014    39.039
n12946.out[0] (.names)                                           0.261    39.300
n12948.in[1] (.names)                                            1.014    40.314
n12948.out[0] (.names)                                           0.261    40.575
n12957.in[2] (.names)                                            1.014    41.589
n12957.out[0] (.names)                                           0.261    41.850
n12960.in[2] (.names)                                            1.014    42.864
n12960.out[0] (.names)                                           0.261    43.125
n12929.in[0] (.names)                                            1.014    44.139
n12929.out[0] (.names)                                           0.261    44.400
n12206.in[0] (.names)                                            1.014    45.413
n12206.out[0] (.names)                                           0.261    45.674
n6842.in[1] (.names)                                             1.014    46.688
n6842.out[0] (.names)                                            0.261    46.949
n4049.in[0] (.names)                                             1.014    47.963
n4049.out[0] (.names)                                            0.261    48.224
n12209.in[0] (.names)                                            1.014    49.238
n12209.out[0] (.names)                                           0.261    49.499
n4429.in[1] (.names)                                             1.014    50.513
n4429.out[0] (.names)                                            0.261    50.774
n11567.in[0] (.names)                                            1.014    51.787
n11567.out[0] (.names)                                           0.261    52.048
n11453.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11453.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n13393.Q[0] (.latch clocked by pclk)
Endpoint  : n13395.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13393.clk[0] (.latch)                                           1.014     1.014
n13393.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13394.in[0] (.names)                                            1.014     2.070
n13394.out[0] (.names)                                           0.261     2.331
n13396.in[0] (.names)                                            1.014     3.344
n13396.out[0] (.names)                                           0.261     3.605
n13397.in[0] (.names)                                            1.014     4.619
n13397.out[0] (.names)                                           0.261     4.880
n3983.in[0] (.names)                                             1.014     5.894
n3983.out[0] (.names)                                            0.261     6.155
n12975.in[0] (.names)                                            1.014     7.169
n12975.out[0] (.names)                                           0.261     7.430
n13359.in[0] (.names)                                            1.014     8.444
n13359.out[0] (.names)                                           0.261     8.705
n13381.in[0] (.names)                                            1.014     9.719
n13381.out[0] (.names)                                           0.261     9.980
n13382.in[0] (.names)                                            1.014    10.993
n13382.out[0] (.names)                                           0.261    11.254
n13383.in[1] (.names)                                            1.014    12.268
n13383.out[0] (.names)                                           0.261    12.529
n12498.in[1] (.names)                                            1.014    13.543
n12498.out[0] (.names)                                           0.261    13.804
n12499.in[3] (.names)                                            1.014    14.818
n12499.out[0] (.names)                                           0.261    15.079
n12500.in[0] (.names)                                            1.014    16.093
n12500.out[0] (.names)                                           0.261    16.354
n7533.in[0] (.names)                                             1.014    17.367
n7533.out[0] (.names)                                            0.261    17.628
n12598.in[2] (.names)                                            1.014    18.642
n12598.out[0] (.names)                                           0.261    18.903
n12599.in[0] (.names)                                            1.014    19.917
n12599.out[0] (.names)                                           0.261    20.178
n12601.in[1] (.names)                                            1.014    21.192
n12601.out[0] (.names)                                           0.261    21.453
n4396.in[1] (.names)                                             1.014    22.467
n4396.out[0] (.names)                                            0.261    22.728
n12606.in[0] (.names)                                            1.014    23.742
n12606.out[0] (.names)                                           0.261    24.003
n12655.in[3] (.names)                                            1.014    25.016
n12655.out[0] (.names)                                           0.261    25.277
n7588.in[1] (.names)                                             1.014    26.291
n7588.out[0] (.names)                                            0.261    26.552
n12591.in[0] (.names)                                            1.014    27.566
n12591.out[0] (.names)                                           0.261    27.827
n12592.in[1] (.names)                                            1.014    28.841
n12592.out[0] (.names)                                           0.261    29.102
n12643.in[0] (.names)                                            1.014    30.116
n12643.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12641.in[1] (.names)                                            1.014    32.665
n12641.out[0] (.names)                                           0.261    32.926
n3430.in[0] (.names)                                             1.014    33.940
n3430.out[0] (.names)                                            0.261    34.201
n4204.in[0] (.names)                                             1.014    35.215
n4204.out[0] (.names)                                            0.261    35.476
n12679.in[1] (.names)                                            1.014    36.490
n12679.out[0] (.names)                                           0.261    36.751
n12682.in[0] (.names)                                            1.014    37.765
n12682.out[0] (.names)                                           0.261    38.026
n11674.in[2] (.names)                                            1.014    39.039
n11674.out[0] (.names)                                           0.261    39.300
n12555.in[1] (.names)                                            1.014    40.314
n12555.out[0] (.names)                                           0.261    40.575
n12556.in[0] (.names)                                            1.014    41.589
n12556.out[0] (.names)                                           0.261    41.850
n11519.in[0] (.names)                                            1.014    42.864
n11519.out[0] (.names)                                           0.261    43.125
n4486.in[0] (.names)                                             1.014    44.139
n4486.out[0] (.names)                                            0.261    44.400
n4437.in[0] (.names)                                             1.014    45.413
n4437.out[0] (.names)                                            0.261    45.674
n13384.in[0] (.names)                                            1.014    46.688
n13384.out[0] (.names)                                           0.261    46.949
n11517.in[0] (.names)                                            1.014    47.963
n11517.out[0] (.names)                                           0.261    48.224
n3414.in[1] (.names)                                             1.014    49.238
n3414.out[0] (.names)                                            0.261    49.499
n3322.in[0] (.names)                                             1.014    50.513
n3322.out[0] (.names)                                            0.261    50.774
n13386.in[0] (.names)                                            1.014    51.787
n13386.out[0] (.names)                                           0.261    52.048
n13395.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13395.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n10285.Q[0] (.latch clocked by pclk)
Endpoint  : n3930.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10285.clk[0] (.latch)                                           1.014     1.014
n10285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10287.in[0] (.names)                                            1.014     2.070
n10287.out[0] (.names)                                           0.261     2.331
n10288.in[0] (.names)                                            1.014     3.344
n10288.out[0] (.names)                                           0.261     3.605
n10255.in[0] (.names)                                            1.014     4.619
n10255.out[0] (.names)                                           0.261     4.880
n10289.in[1] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n3354.in[1] (.names)                                             1.014     7.169
n3354.out[0] (.names)                                            0.261     7.430
n10297.in[0] (.names)                                            1.014     8.444
n10297.out[0] (.names)                                           0.261     8.705
n10260.in[0] (.names)                                            1.014     9.719
n10260.out[0] (.names)                                           0.261     9.980
n10763.in[1] (.names)                                            1.014    10.993
n10763.out[0] (.names)                                           0.261    11.254
n10764.in[0] (.names)                                            1.014    12.268
n10764.out[0] (.names)                                           0.261    12.529
n10765.in[1] (.names)                                            1.014    13.543
n10765.out[0] (.names)                                           0.261    13.804
n10164.in[1] (.names)                                            1.014    14.818
n10164.out[0] (.names)                                           0.261    15.079
n10731.in[0] (.names)                                            1.014    16.093
n10731.out[0] (.names)                                           0.261    16.354
n10732.in[0] (.names)                                            1.014    17.367
n10732.out[0] (.names)                                           0.261    17.628
n10721.in[0] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10722.in[0] (.names)                                            1.014    19.917
n10722.out[0] (.names)                                           0.261    20.178
n10718.in[1] (.names)                                            1.014    21.192
n10718.out[0] (.names)                                           0.261    21.453
n10725.in[1] (.names)                                            1.014    22.467
n10725.out[0] (.names)                                           0.261    22.728
n10726.in[0] (.names)                                            1.014    23.742
n10726.out[0] (.names)                                           0.261    24.003
n3236.in[1] (.names)                                             1.014    25.016
n3236.out[0] (.names)                                            0.261    25.277
n11349.in[0] (.names)                                            1.014    26.291
n11349.out[0] (.names)                                           0.261    26.552
n11350.in[2] (.names)                                            1.014    27.566
n11350.out[0] (.names)                                           0.261    27.827
n11351.in[1] (.names)                                            1.014    28.841
n11351.out[0] (.names)                                           0.261    29.102
n11352.in[0] (.names)                                            1.014    30.116
n11352.out[0] (.names)                                           0.261    30.377
n11363.in[0] (.names)                                            1.014    31.390
n11363.out[0] (.names)                                           0.261    31.651
n11360.in[2] (.names)                                            1.014    32.665
n11360.out[0] (.names)                                           0.261    32.926
n11362.in[0] (.names)                                            1.014    33.940
n11362.out[0] (.names)                                           0.261    34.201
n11370.in[1] (.names)                                            1.014    35.215
n11370.out[0] (.names)                                           0.261    35.476
n11356.in[1] (.names)                                            1.014    36.490
n11356.out[0] (.names)                                           0.261    36.751
n11074.in[1] (.names)                                            1.014    37.765
n11074.out[0] (.names)                                           0.261    38.026
n11357.in[0] (.names)                                            1.014    39.039
n11357.out[0] (.names)                                           0.261    39.300
n11377.in[0] (.names)                                            1.014    40.314
n11377.out[0] (.names)                                           0.261    40.575
n11365.in[0] (.names)                                            1.014    41.589
n11365.out[0] (.names)                                           0.261    41.850
n4094.in[2] (.names)                                             1.014    42.864
n4094.out[0] (.names)                                            0.261    43.125
n11367.in[0] (.names)                                            1.014    44.139
n11367.out[0] (.names)                                           0.261    44.400
n9841.in[0] (.names)                                             1.014    45.413
n9841.out[0] (.names)                                            0.261    45.674
n11371.in[0] (.names)                                            1.014    46.688
n11371.out[0] (.names)                                           0.261    46.949
n11372.in[0] (.names)                                            1.014    47.963
n11372.out[0] (.names)                                           0.261    48.224
n11381.in[0] (.names)                                            1.014    49.238
n11381.out[0] (.names)                                           0.261    49.499
n9728.in[2] (.names)                                             1.014    50.513
n9728.out[0] (.names)                                            0.261    50.774
n9808.in[1] (.names)                                             1.014    51.787
n9808.out[0] (.names)                                            0.261    52.048
n3930.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3930.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n10285.Q[0] (.latch clocked by pclk)
Endpoint  : n9825.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10285.clk[0] (.latch)                                           1.014     1.014
n10285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10287.in[0] (.names)                                            1.014     2.070
n10287.out[0] (.names)                                           0.261     2.331
n10288.in[0] (.names)                                            1.014     3.344
n10288.out[0] (.names)                                           0.261     3.605
n10255.in[0] (.names)                                            1.014     4.619
n10255.out[0] (.names)                                           0.261     4.880
n10289.in[1] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n3354.in[1] (.names)                                             1.014     7.169
n3354.out[0] (.names)                                            0.261     7.430
n10297.in[0] (.names)                                            1.014     8.444
n10297.out[0] (.names)                                           0.261     8.705
n10260.in[0] (.names)                                            1.014     9.719
n10260.out[0] (.names)                                           0.261     9.980
n10763.in[1] (.names)                                            1.014    10.993
n10763.out[0] (.names)                                           0.261    11.254
n10764.in[0] (.names)                                            1.014    12.268
n10764.out[0] (.names)                                           0.261    12.529
n10765.in[1] (.names)                                            1.014    13.543
n10765.out[0] (.names)                                           0.261    13.804
n10164.in[1] (.names)                                            1.014    14.818
n10164.out[0] (.names)                                           0.261    15.079
n10731.in[0] (.names)                                            1.014    16.093
n10731.out[0] (.names)                                           0.261    16.354
n10732.in[0] (.names)                                            1.014    17.367
n10732.out[0] (.names)                                           0.261    17.628
n10838.in[0] (.names)                                            1.014    18.642
n10838.out[0] (.names)                                           0.261    18.903
n10839.in[1] (.names)                                            1.014    19.917
n10839.out[0] (.names)                                           0.261    20.178
n10841.in[1] (.names)                                            1.014    21.192
n10841.out[0] (.names)                                           0.261    21.453
n10842.in[0] (.names)                                            1.014    22.467
n10842.out[0] (.names)                                           0.261    22.728
n10759.in[1] (.names)                                            1.014    23.742
n10759.out[0] (.names)                                           0.261    24.003
n10760.in[0] (.names)                                            1.014    25.016
n10760.out[0] (.names)                                           0.261    25.277
n10755.in[1] (.names)                                            1.014    26.291
n10755.out[0] (.names)                                           0.261    26.552
n10750.in[1] (.names)                                            1.014    27.566
n10750.out[0] (.names)                                           0.261    27.827
n10739.in[0] (.names)                                            1.014    28.841
n10739.out[0] (.names)                                           0.261    29.102
n10757.in[0] (.names)                                            1.014    30.116
n10757.out[0] (.names)                                           0.261    30.377
n10740.in[0] (.names)                                            1.014    31.390
n10740.out[0] (.names)                                           0.261    31.651
n10741.in[1] (.names)                                            1.014    32.665
n10741.out[0] (.names)                                           0.261    32.926
n10812.in[1] (.names)                                            1.014    33.940
n10812.out[0] (.names)                                           0.261    34.201
n10198.in[0] (.names)                                            1.014    35.215
n10198.out[0] (.names)                                           0.261    35.476
n4077.in[2] (.names)                                             1.014    36.490
n4077.out[0] (.names)                                            0.261    36.751
n10199.in[1] (.names)                                            1.014    37.765
n10199.out[0] (.names)                                           0.261    38.026
n10042.in[1] (.names)                                            1.014    39.039
n10042.out[0] (.names)                                           0.261    39.300
n3200.in[0] (.names)                                             1.014    40.314
n3200.out[0] (.names)                                            0.261    40.575
n11234.in[2] (.names)                                            1.014    41.589
n11234.out[0] (.names)                                           0.261    41.850
n11230.in[0] (.names)                                            1.014    42.864
n11230.out[0] (.names)                                           0.261    43.125
n11212.in[2] (.names)                                            1.014    44.139
n11212.out[0] (.names)                                           0.261    44.400
n11311.in[0] (.names)                                            1.014    45.413
n11311.out[0] (.names)                                           0.261    45.674
n4128.in[0] (.names)                                             1.014    46.688
n4128.out[0] (.names)                                            0.261    46.949
n11312.in[0] (.names)                                            1.014    47.963
n11312.out[0] (.names)                                           0.261    48.224
n3457.in[0] (.names)                                             1.014    49.238
n3457.out[0] (.names)                                            0.261    49.499
n4517.in[0] (.names)                                             1.014    50.513
n4517.out[0] (.names)                                            0.261    50.774
n9824.in[0] (.names)                                             1.014    51.787
n9824.out[0] (.names)                                            0.261    52.048
n9825.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9825.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n9945.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7719.in[0] (.names)                                             1.014    32.665
n7719.out[0] (.names)                                            0.261    32.926
n7721.in[1] (.names)                                             1.014    33.940
n7721.out[0] (.names)                                            0.261    34.201
n7724.in[2] (.names)                                             1.014    35.215
n7724.out[0] (.names)                                            0.261    35.476
n7980.in[1] (.names)                                             1.014    36.490
n7980.out[0] (.names)                                            0.261    36.751
n7982.in[1] (.names)                                             1.014    37.765
n7982.out[0] (.names)                                            0.261    38.026
n7984.in[2] (.names)                                             1.014    39.039
n7984.out[0] (.names)                                            0.261    39.300
n7985.in[1] (.names)                                             1.014    40.314
n7985.out[0] (.names)                                            0.261    40.575
n7986.in[2] (.names)                                             1.014    41.589
n7986.out[0] (.names)                                            0.261    41.850
n3894.in[0] (.names)                                             1.014    42.864
n3894.out[0] (.names)                                            0.261    43.125
n10046.in[1] (.names)                                            1.014    44.139
n10046.out[0] (.names)                                           0.261    44.400
n4422.in[0] (.names)                                             1.014    45.413
n4422.out[0] (.names)                                            0.261    45.674
n4564.in[1] (.names)                                             1.014    46.688
n4564.out[0] (.names)                                            0.261    46.949
n10201.in[0] (.names)                                            1.014    47.963
n10201.out[0] (.names)                                           0.261    48.224
n4010.in[1] (.names)                                             1.014    49.238
n4010.out[0] (.names)                                            0.261    49.499
n10202.in[0] (.names)                                            1.014    50.513
n10202.out[0] (.names)                                           0.261    50.774
n9944.in[1] (.names)                                             1.014    51.787
n9944.out[0] (.names)                                            0.261    52.048
n9945.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9945.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n9814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7719.in[0] (.names)                                             1.014    32.665
n7719.out[0] (.names)                                            0.261    32.926
n7721.in[1] (.names)                                             1.014    33.940
n7721.out[0] (.names)                                            0.261    34.201
n7724.in[2] (.names)                                             1.014    35.215
n7724.out[0] (.names)                                            0.261    35.476
n7980.in[1] (.names)                                             1.014    36.490
n7980.out[0] (.names)                                            0.261    36.751
n7982.in[1] (.names)                                             1.014    37.765
n7982.out[0] (.names)                                            0.261    38.026
n7984.in[2] (.names)                                             1.014    39.039
n7984.out[0] (.names)                                            0.261    39.300
n7985.in[1] (.names)                                             1.014    40.314
n7985.out[0] (.names)                                            0.261    40.575
n7986.in[2] (.names)                                             1.014    41.589
n7986.out[0] (.names)                                            0.261    41.850
n3894.in[0] (.names)                                             1.014    42.864
n3894.out[0] (.names)                                            0.261    43.125
n10046.in[1] (.names)                                            1.014    44.139
n10046.out[0] (.names)                                           0.261    44.400
n4422.in[0] (.names)                                             1.014    45.413
n4422.out[0] (.names)                                            0.261    45.674
n4564.in[1] (.names)                                             1.014    46.688
n4564.out[0] (.names)                                            0.261    46.949
n10201.in[0] (.names)                                            1.014    47.963
n10201.out[0] (.names)                                           0.261    48.224
n4398.in[1] (.names)                                             1.014    49.238
n4398.out[0] (.names)                                            0.261    49.499
n9796.in[0] (.names)                                             1.014    50.513
n9796.out[0] (.names)                                            0.261    50.774
n9813.in[0] (.names)                                             1.014    51.787
n9813.out[0] (.names)                                            0.261    52.048
n9814.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9814.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n8562.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7719.in[0] (.names)                                             1.014    32.665
n7719.out[0] (.names)                                            0.261    32.926
n7721.in[1] (.names)                                             1.014    33.940
n7721.out[0] (.names)                                            0.261    34.201
n7724.in[2] (.names)                                             1.014    35.215
n7724.out[0] (.names)                                            0.261    35.476
n7980.in[1] (.names)                                             1.014    36.490
n7980.out[0] (.names)                                            0.261    36.751
n7982.in[1] (.names)                                             1.014    37.765
n7982.out[0] (.names)                                            0.261    38.026
n7984.in[2] (.names)                                             1.014    39.039
n7984.out[0] (.names)                                            0.261    39.300
n7985.in[1] (.names)                                             1.014    40.314
n7985.out[0] (.names)                                            0.261    40.575
n7986.in[2] (.names)                                             1.014    41.589
n7986.out[0] (.names)                                            0.261    41.850
n3894.in[0] (.names)                                             1.014    42.864
n3894.out[0] (.names)                                            0.261    43.125
n10046.in[1] (.names)                                            1.014    44.139
n10046.out[0] (.names)                                           0.261    44.400
n4422.in[0] (.names)                                             1.014    45.413
n4422.out[0] (.names)                                            0.261    45.674
n4564.in[1] (.names)                                             1.014    46.688
n4564.out[0] (.names)                                            0.261    46.949
n11233.in[0] (.names)                                            1.014    47.963
n11233.out[0] (.names)                                           0.261    48.224
n11243.in[1] (.names)                                            1.014    49.238
n11243.out[0] (.names)                                           0.261    49.499
n9828.in[0] (.names)                                             1.014    50.513
n9828.out[0] (.names)                                            0.261    50.774
n9713.in[0] (.names)                                             1.014    51.787
n9713.out[0] (.names)                                            0.261    52.048
n8562.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8562.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n11246.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7719.in[0] (.names)                                             1.014    32.665
n7719.out[0] (.names)                                            0.261    32.926
n7721.in[1] (.names)                                             1.014    33.940
n7721.out[0] (.names)                                            0.261    34.201
n7724.in[2] (.names)                                             1.014    35.215
n7724.out[0] (.names)                                            0.261    35.476
n7980.in[1] (.names)                                             1.014    36.490
n7980.out[0] (.names)                                            0.261    36.751
n7982.in[1] (.names)                                             1.014    37.765
n7982.out[0] (.names)                                            0.261    38.026
n7984.in[2] (.names)                                             1.014    39.039
n7984.out[0] (.names)                                            0.261    39.300
n7985.in[1] (.names)                                             1.014    40.314
n7985.out[0] (.names)                                            0.261    40.575
n7986.in[2] (.names)                                             1.014    41.589
n7986.out[0] (.names)                                            0.261    41.850
n3894.in[0] (.names)                                             1.014    42.864
n3894.out[0] (.names)                                            0.261    43.125
n10046.in[1] (.names)                                            1.014    44.139
n10046.out[0] (.names)                                           0.261    44.400
n4422.in[0] (.names)                                             1.014    45.413
n4422.out[0] (.names)                                            0.261    45.674
n4564.in[1] (.names)                                             1.014    46.688
n4564.out[0] (.names)                                            0.261    46.949
n11233.in[0] (.names)                                            1.014    47.963
n11233.out[0] (.names)                                           0.261    48.224
n11243.in[1] (.names)                                            1.014    49.238
n11243.out[0] (.names)                                           0.261    49.499
n9828.in[0] (.names)                                             1.014    50.513
n9828.out[0] (.names)                                            0.261    50.774
n9713.in[0] (.names)                                             1.014    51.787
n9713.out[0] (.names)                                            0.261    52.048
n11246.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11246.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n5078.Q[0] (.latch clocked by pclk)
Endpoint  : n4861.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
n5078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[0] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5076.in[0] (.names)                                             1.014     4.619
n5076.out[0] (.names)                                            0.261     4.880
n5226.in[0] (.names)                                             1.014     5.894
n5226.out[0] (.names)                                            0.261     6.155
n5234.in[1] (.names)                                             1.014     7.169
n5234.out[0] (.names)                                            0.261     7.430
n5222.in[0] (.names)                                             1.014     8.444
n5222.out[0] (.names)                                            0.261     8.705
n5235.in[2] (.names)                                             1.014     9.719
n5235.out[0] (.names)                                            0.261     9.980
n5238.in[0] (.names)                                             1.014    10.993
n5238.out[0] (.names)                                            0.261    11.254
n5228.in[0] (.names)                                             1.014    12.268
n5228.out[0] (.names)                                            0.261    12.529
n5241.in[0] (.names)                                             1.014    13.543
n5241.out[0] (.names)                                            0.261    13.804
n5270.in[0] (.names)                                             1.014    14.818
n5270.out[0] (.names)                                            0.261    15.079
n5271.in[0] (.names)                                             1.014    16.093
n5271.out[0] (.names)                                            0.261    16.354
n5275.in[1] (.names)                                             1.014    17.367
n5275.out[0] (.names)                                            0.261    17.628
n5316.in[3] (.names)                                             1.014    18.642
n5316.out[0] (.names)                                            0.261    18.903
n5318.in[2] (.names)                                             1.014    19.917
n5318.out[0] (.names)                                            0.261    20.178
n5322.in[1] (.names)                                             1.014    21.192
n5322.out[0] (.names)                                            0.261    21.453
n3302.in[0] (.names)                                             1.014    22.467
n3302.out[0] (.names)                                            0.261    22.728
n5365.in[0] (.names)                                             1.014    23.742
n5365.out[0] (.names)                                            0.261    24.003
n5366.in[0] (.names)                                             1.014    25.016
n5366.out[0] (.names)                                            0.261    25.277
n5367.in[0] (.names)                                             1.014    26.291
n5367.out[0] (.names)                                            0.261    26.552
n5507.in[0] (.names)                                             1.014    27.566
n5507.out[0] (.names)                                            0.261    27.827
n5493.in[1] (.names)                                             1.014    28.841
n5493.out[0] (.names)                                            0.261    29.102
n5494.in[0] (.names)                                             1.014    30.116
n5494.out[0] (.names)                                            0.261    30.377
n3368.in[0] (.names)                                             1.014    31.390
n3368.out[0] (.names)                                            0.261    31.651
n5325.in[1] (.names)                                             1.014    32.665
n5325.out[0] (.names)                                            0.261    32.926
n3771.in[0] (.names)                                             1.014    33.940
n3771.out[0] (.names)                                            0.261    34.201
n5402.in[0] (.names)                                             1.014    35.215
n5402.out[0] (.names)                                            0.261    35.476
n4788.in[0] (.names)                                             1.014    36.490
n4788.out[0] (.names)                                            0.261    36.751
n5404.in[0] (.names)                                             1.014    37.765
n5404.out[0] (.names)                                            0.261    38.026
n5405.in[0] (.names)                                             1.014    39.039
n5405.out[0] (.names)                                            0.261    39.300
n5444.in[1] (.names)                                             1.014    40.314
n5444.out[0] (.names)                                            0.261    40.575
n4876.in[0] (.names)                                             1.014    41.589
n4876.out[0] (.names)                                            0.261    41.850
n4640.in[0] (.names)                                             1.014    42.864
n4640.out[0] (.names)                                            0.261    43.125
n3124.in[0] (.names)                                             1.014    44.139
n3124.out[0] (.names)                                            0.261    44.400
n4835.in[0] (.names)                                             1.014    45.413
n4835.out[0] (.names)                                            0.261    45.674
n4836.in[1] (.names)                                             1.014    46.688
n4836.out[0] (.names)                                            0.261    46.949
n4829.in[0] (.names)                                             1.014    47.963
n4829.out[0] (.names)                                            0.261    48.224
n4599.in[2] (.names)                                             1.014    49.238
n4599.out[0] (.names)                                            0.261    49.499
n4831.in[1] (.names)                                             1.014    50.513
n4831.out[0] (.names)                                            0.261    50.774
n4858.in[1] (.names)                                             1.014    51.787
n4858.out[0] (.names)                                            0.261    52.048
n4861.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4861.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n5078.Q[0] (.latch clocked by pclk)
Endpoint  : n4757.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
n5078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[0] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5076.in[0] (.names)                                             1.014     4.619
n5076.out[0] (.names)                                            0.261     4.880
n5226.in[0] (.names)                                             1.014     5.894
n5226.out[0] (.names)                                            0.261     6.155
n5234.in[1] (.names)                                             1.014     7.169
n5234.out[0] (.names)                                            0.261     7.430
n5222.in[0] (.names)                                             1.014     8.444
n5222.out[0] (.names)                                            0.261     8.705
n5235.in[2] (.names)                                             1.014     9.719
n5235.out[0] (.names)                                            0.261     9.980
n5238.in[0] (.names)                                             1.014    10.993
n5238.out[0] (.names)                                            0.261    11.254
n5228.in[0] (.names)                                             1.014    12.268
n5228.out[0] (.names)                                            0.261    12.529
n5241.in[0] (.names)                                             1.014    13.543
n5241.out[0] (.names)                                            0.261    13.804
n5270.in[0] (.names)                                             1.014    14.818
n5270.out[0] (.names)                                            0.261    15.079
n5271.in[0] (.names)                                             1.014    16.093
n5271.out[0] (.names)                                            0.261    16.354
n5275.in[1] (.names)                                             1.014    17.367
n5275.out[0] (.names)                                            0.261    17.628
n5316.in[3] (.names)                                             1.014    18.642
n5316.out[0] (.names)                                            0.261    18.903
n5318.in[2] (.names)                                             1.014    19.917
n5318.out[0] (.names)                                            0.261    20.178
n5322.in[1] (.names)                                             1.014    21.192
n5322.out[0] (.names)                                            0.261    21.453
n3302.in[0] (.names)                                             1.014    22.467
n3302.out[0] (.names)                                            0.261    22.728
n5365.in[0] (.names)                                             1.014    23.742
n5365.out[0] (.names)                                            0.261    24.003
n5366.in[0] (.names)                                             1.014    25.016
n5366.out[0] (.names)                                            0.261    25.277
n5367.in[0] (.names)                                             1.014    26.291
n5367.out[0] (.names)                                            0.261    26.552
n5507.in[0] (.names)                                             1.014    27.566
n5507.out[0] (.names)                                            0.261    27.827
n5493.in[1] (.names)                                             1.014    28.841
n5493.out[0] (.names)                                            0.261    29.102
n5494.in[0] (.names)                                             1.014    30.116
n5494.out[0] (.names)                                            0.261    30.377
n3368.in[0] (.names)                                             1.014    31.390
n3368.out[0] (.names)                                            0.261    31.651
n5325.in[1] (.names)                                             1.014    32.665
n5325.out[0] (.names)                                            0.261    32.926
n3771.in[0] (.names)                                             1.014    33.940
n3771.out[0] (.names)                                            0.261    34.201
n5402.in[0] (.names)                                             1.014    35.215
n5402.out[0] (.names)                                            0.261    35.476
n4788.in[0] (.names)                                             1.014    36.490
n4788.out[0] (.names)                                            0.261    36.751
n5404.in[0] (.names)                                             1.014    37.765
n5404.out[0] (.names)                                            0.261    38.026
n5407.in[3] (.names)                                             1.014    39.039
n5407.out[0] (.names)                                            0.261    39.300
n4818.in[1] (.names)                                             1.014    40.314
n4818.out[0] (.names)                                            0.261    40.575
n5418.in[0] (.names)                                             1.014    41.589
n5418.out[0] (.names)                                            0.261    41.850
n5429.in[1] (.names)                                             1.014    42.864
n5429.out[0] (.names)                                            0.261    43.125
n5431.in[1] (.names)                                             1.014    44.139
n5431.out[0] (.names)                                            0.261    44.400
n5253.in[1] (.names)                                             1.014    45.413
n5253.out[0] (.names)                                            0.261    45.674
n5432.in[0] (.names)                                             1.014    46.688
n5432.out[0] (.names)                                            0.261    46.949
n5526.in[2] (.names)                                             1.014    47.963
n5526.out[0] (.names)                                            0.261    48.224
n5531.in[0] (.names)                                             1.014    49.238
n5531.out[0] (.names)                                            0.261    49.499
n5554.in[2] (.names)                                             1.014    50.513
n5554.out[0] (.names)                                            0.261    50.774
n4756.in[1] (.names)                                             1.014    51.787
n4756.out[0] (.names)                                            0.261    52.048
n4757.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4757.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n5078.Q[0] (.latch clocked by pclk)
Endpoint  : n6415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
n5078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[0] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5076.in[0] (.names)                                             1.014     4.619
n5076.out[0] (.names)                                            0.261     4.880
n5226.in[0] (.names)                                             1.014     5.894
n5226.out[0] (.names)                                            0.261     6.155
n5234.in[1] (.names)                                             1.014     7.169
n5234.out[0] (.names)                                            0.261     7.430
n5222.in[0] (.names)                                             1.014     8.444
n5222.out[0] (.names)                                            0.261     8.705
n5235.in[2] (.names)                                             1.014     9.719
n5235.out[0] (.names)                                            0.261     9.980
n5238.in[0] (.names)                                             1.014    10.993
n5238.out[0] (.names)                                            0.261    11.254
n5228.in[0] (.names)                                             1.014    12.268
n5228.out[0] (.names)                                            0.261    12.529
n5241.in[0] (.names)                                             1.014    13.543
n5241.out[0] (.names)                                            0.261    13.804
n5270.in[0] (.names)                                             1.014    14.818
n5270.out[0] (.names)                                            0.261    15.079
n5271.in[0] (.names)                                             1.014    16.093
n5271.out[0] (.names)                                            0.261    16.354
n5275.in[1] (.names)                                             1.014    17.367
n5275.out[0] (.names)                                            0.261    17.628
n5316.in[3] (.names)                                             1.014    18.642
n5316.out[0] (.names)                                            0.261    18.903
n5318.in[2] (.names)                                             1.014    19.917
n5318.out[0] (.names)                                            0.261    20.178
n5322.in[1] (.names)                                             1.014    21.192
n5322.out[0] (.names)                                            0.261    21.453
n3302.in[0] (.names)                                             1.014    22.467
n3302.out[0] (.names)                                            0.261    22.728
n5365.in[0] (.names)                                             1.014    23.742
n5365.out[0] (.names)                                            0.261    24.003
n5366.in[0] (.names)                                             1.014    25.016
n5366.out[0] (.names)                                            0.261    25.277
n5367.in[0] (.names)                                             1.014    26.291
n5367.out[0] (.names)                                            0.261    26.552
n5507.in[0] (.names)                                             1.014    27.566
n5507.out[0] (.names)                                            0.261    27.827
n5493.in[1] (.names)                                             1.014    28.841
n5493.out[0] (.names)                                            0.261    29.102
n5494.in[0] (.names)                                             1.014    30.116
n5494.out[0] (.names)                                            0.261    30.377
n3368.in[0] (.names)                                             1.014    31.390
n3368.out[0] (.names)                                            0.261    31.651
n5325.in[1] (.names)                                             1.014    32.665
n5325.out[0] (.names)                                            0.261    32.926
n3771.in[0] (.names)                                             1.014    33.940
n3771.out[0] (.names)                                            0.261    34.201
n5402.in[0] (.names)                                             1.014    35.215
n5402.out[0] (.names)                                            0.261    35.476
n4788.in[0] (.names)                                             1.014    36.490
n4788.out[0] (.names)                                            0.261    36.751
n5404.in[0] (.names)                                             1.014    37.765
n5404.out[0] (.names)                                            0.261    38.026
n5407.in[3] (.names)                                             1.014    39.039
n5407.out[0] (.names)                                            0.261    39.300
n4818.in[1] (.names)                                             1.014    40.314
n4818.out[0] (.names)                                            0.261    40.575
n5418.in[0] (.names)                                             1.014    41.589
n5418.out[0] (.names)                                            0.261    41.850
n5429.in[1] (.names)                                             1.014    42.864
n5429.out[0] (.names)                                            0.261    43.125
n5431.in[1] (.names)                                             1.014    44.139
n5431.out[0] (.names)                                            0.261    44.400
n5460.in[1] (.names)                                             1.014    45.413
n5460.out[0] (.names)                                            0.261    45.674
n5461.in[0] (.names)                                             1.014    46.688
n5461.out[0] (.names)                                            0.261    46.949
n4023.in[0] (.names)                                             1.014    47.963
n4023.out[0] (.names)                                            0.261    48.224
n3394.in[0] (.names)                                             1.014    49.238
n3394.out[0] (.names)                                            0.261    49.499
n6238.in[1] (.names)                                             1.014    50.513
n6238.out[0] (.names)                                            0.261    50.774
n6414.in[1] (.names)                                             1.014    51.787
n6414.out[0] (.names)                                            0.261    52.048
n6415.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6415.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n9394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10349.in[0] (.names)                                            1.014    31.390
n10349.out[0] (.names)                                           0.261    31.651
n10358.in[1] (.names)                                            1.014    32.665
n10358.out[0] (.names)                                           0.261    32.926
n10359.in[2] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n3406.in[0] (.names)                                             1.014    35.215
n3406.out[0] (.names)                                            0.261    35.476
n10360.in[0] (.names)                                            1.014    36.490
n10360.out[0] (.names)                                           0.261    36.751
n9582.in[1] (.names)                                             1.014    37.765
n9582.out[0] (.names)                                            0.261    38.026
n9583.in[1] (.names)                                             1.014    39.039
n9583.out[0] (.names)                                            0.261    39.300
n9365.in[0] (.names)                                             1.014    40.314
n9365.out[0] (.names)                                            0.261    40.575
n9366.in[0] (.names)                                             1.014    41.589
n9366.out[0] (.names)                                            0.261    41.850
n9367.in[0] (.names)                                             1.014    42.864
n9367.out[0] (.names)                                            0.261    43.125
n6917.in[0] (.names)                                             1.014    44.139
n6917.out[0] (.names)                                            0.261    44.400
n9368.in[0] (.names)                                             1.014    45.413
n9368.out[0] (.names)                                            0.261    45.674
n9331.in[1] (.names)                                             1.014    46.688
n9331.out[0] (.names)                                            0.261    46.949
n4262.in[0] (.names)                                             1.014    47.963
n4262.out[0] (.names)                                            0.261    48.224
n9373.in[0] (.names)                                             1.014    49.238
n9373.out[0] (.names)                                            0.261    49.499
n6915.in[0] (.names)                                             1.014    50.513
n6915.out[0] (.names)                                            0.261    50.774
n9402.in[0] (.names)                                             1.014    51.787
n9402.out[0] (.names)                                            0.261    52.048
n9394.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9394.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n5277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10563.in[1] (.names)                                            1.014    31.390
n10563.out[0] (.names)                                           0.261    31.651
n10579.in[2] (.names)                                            1.014    32.665
n10579.out[0] (.names)                                           0.261    32.926
n10537.in[1] (.names)                                            1.014    33.940
n10537.out[0] (.names)                                           0.261    34.201
n10538.in[1] (.names)                                            1.014    35.215
n10538.out[0] (.names)                                           0.261    35.476
n10540.in[1] (.names)                                            1.014    36.490
n10540.out[0] (.names)                                           0.261    36.751
n10245.in[2] (.names)                                            1.014    37.765
n10245.out[0] (.names)                                           0.261    38.026
n5593.in[1] (.names)                                             1.014    39.039
n5593.out[0] (.names)                                            0.261    39.300
n5594.in[0] (.names)                                             1.014    40.314
n5594.out[0] (.names)                                            0.261    40.575
n5595.in[0] (.names)                                             1.014    41.589
n5595.out[0] (.names)                                            0.261    41.850
n5583.in[3] (.names)                                             1.014    42.864
n5583.out[0] (.names)                                            0.261    43.125
n5584.in[0] (.names)                                             1.014    44.139
n5584.out[0] (.names)                                            0.261    44.400
n5293.in[0] (.names)                                             1.014    45.413
n5293.out[0] (.names)                                            0.261    45.674
n5295.in[0] (.names)                                             1.014    46.688
n5295.out[0] (.names)                                            0.261    46.949
n5297.in[1] (.names)                                             1.014    47.963
n5297.out[0] (.names)                                            0.261    48.224
n5298.in[0] (.names)                                             1.014    49.238
n5298.out[0] (.names)                                            0.261    49.499
n5291.in[0] (.names)                                             1.014    50.513
n5291.out[0] (.names)                                            0.261    50.774
n5276.in[0] (.names)                                             1.014    51.787
n5276.out[0] (.names)                                            0.261    52.048
n5277.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5277.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n5292.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10563.in[1] (.names)                                            1.014    31.390
n10563.out[0] (.names)                                           0.261    31.651
n10579.in[2] (.names)                                            1.014    32.665
n10579.out[0] (.names)                                           0.261    32.926
n10537.in[1] (.names)                                            1.014    33.940
n10537.out[0] (.names)                                           0.261    34.201
n10538.in[1] (.names)                                            1.014    35.215
n10538.out[0] (.names)                                           0.261    35.476
n10540.in[1] (.names)                                            1.014    36.490
n10540.out[0] (.names)                                           0.261    36.751
n10245.in[2] (.names)                                            1.014    37.765
n10245.out[0] (.names)                                           0.261    38.026
n5593.in[1] (.names)                                             1.014    39.039
n5593.out[0] (.names)                                            0.261    39.300
n5594.in[0] (.names)                                             1.014    40.314
n5594.out[0] (.names)                                            0.261    40.575
n5595.in[0] (.names)                                             1.014    41.589
n5595.out[0] (.names)                                            0.261    41.850
n5583.in[3] (.names)                                             1.014    42.864
n5583.out[0] (.names)                                            0.261    43.125
n5584.in[0] (.names)                                             1.014    44.139
n5584.out[0] (.names)                                            0.261    44.400
n5293.in[0] (.names)                                             1.014    45.413
n5293.out[0] (.names)                                            0.261    45.674
n5295.in[0] (.names)                                             1.014    46.688
n5295.out[0] (.names)                                            0.261    46.949
n5297.in[1] (.names)                                             1.014    47.963
n5297.out[0] (.names)                                            0.261    48.224
n5298.in[0] (.names)                                             1.014    49.238
n5298.out[0] (.names)                                            0.261    49.499
n5291.in[0] (.names)                                             1.014    50.513
n5291.out[0] (.names)                                            0.261    50.774
n5276.in[0] (.names)                                             1.014    51.787
n5276.out[0] (.names)                                            0.261    52.048
n5292.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5292.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n4823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10563.in[1] (.names)                                            1.014    31.390
n10563.out[0] (.names)                                           0.261    31.651
n10579.in[2] (.names)                                            1.014    32.665
n10579.out[0] (.names)                                           0.261    32.926
n10537.in[1] (.names)                                            1.014    33.940
n10537.out[0] (.names)                                           0.261    34.201
n10538.in[1] (.names)                                            1.014    35.215
n10538.out[0] (.names)                                           0.261    35.476
n10540.in[1] (.names)                                            1.014    36.490
n10540.out[0] (.names)                                           0.261    36.751
n10245.in[2] (.names)                                            1.014    37.765
n10245.out[0] (.names)                                           0.261    38.026
n5593.in[1] (.names)                                             1.014    39.039
n5593.out[0] (.names)                                            0.261    39.300
n5594.in[0] (.names)                                             1.014    40.314
n5594.out[0] (.names)                                            0.261    40.575
n5595.in[0] (.names)                                             1.014    41.589
n5595.out[0] (.names)                                            0.261    41.850
n5583.in[3] (.names)                                             1.014    42.864
n5583.out[0] (.names)                                            0.261    43.125
n5584.in[0] (.names)                                             1.014    44.139
n5584.out[0] (.names)                                            0.261    44.400
n5293.in[0] (.names)                                             1.014    45.413
n5293.out[0] (.names)                                            0.261    45.674
n5295.in[0] (.names)                                             1.014    46.688
n5295.out[0] (.names)                                            0.261    46.949
n5297.in[1] (.names)                                             1.014    47.963
n5297.out[0] (.names)                                            0.261    48.224
n5298.in[0] (.names)                                             1.014    49.238
n5298.out[0] (.names)                                            0.261    49.499
n5291.in[0] (.names)                                             1.014    50.513
n5291.out[0] (.names)                                            0.261    50.774
n4822.in[0] (.names)                                             1.014    51.787
n4822.out[0] (.names)                                            0.261    52.048
n4823.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4823.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n7225.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7641.in[0] (.names)                                             1.014    32.665
n7641.out[0] (.names)                                            0.261    32.926
n7643.in[1] (.names)                                             1.014    33.940
n7643.out[0] (.names)                                            0.261    34.201
n7645.in[1] (.names)                                             1.014    35.215
n7645.out[0] (.names)                                            0.261    35.476
n6965.in[1] (.names)                                             1.014    36.490
n6965.out[0] (.names)                                            0.261    36.751
n4701.in[1] (.names)                                             1.014    37.765
n4701.out[0] (.names)                                            0.261    38.026
n7647.in[0] (.names)                                             1.014    39.039
n7647.out[0] (.names)                                            0.261    39.300
n6981.in[1] (.names)                                             1.014    40.314
n6981.out[0] (.names)                                            0.261    40.575
n7650.in[1] (.names)                                             1.014    41.589
n7650.out[0] (.names)                                            0.261    41.850
n7651.in[0] (.names)                                             1.014    42.864
n7651.out[0] (.names)                                            0.261    43.125
n7652.in[0] (.names)                                             1.014    44.139
n7652.out[0] (.names)                                            0.261    44.400
n7575.in[0] (.names)                                             1.014    45.413
n7575.out[0] (.names)                                            0.261    45.674
n7576.in[0] (.names)                                             1.014    46.688
n7576.out[0] (.names)                                            0.261    46.949
n7221.in[0] (.names)                                             1.014    47.963
n7221.out[0] (.names)                                            0.261    48.224
n7222.in[2] (.names)                                             1.014    49.238
n7222.out[0] (.names)                                            0.261    49.499
n7224.in[0] (.names)                                             1.014    50.513
n7224.out[0] (.names)                                            0.261    50.774
n6198.in[0] (.names)                                             1.014    51.787
n6198.out[0] (.names)                                            0.261    52.048
n7225.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7225.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n4729.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10563.in[1] (.names)                                            1.014    31.390
n10563.out[0] (.names)                                           0.261    31.651
n10579.in[2] (.names)                                            1.014    32.665
n10579.out[0] (.names)                                           0.261    32.926
n10537.in[1] (.names)                                            1.014    33.940
n10537.out[0] (.names)                                           0.261    34.201
n10538.in[1] (.names)                                            1.014    35.215
n10538.out[0] (.names)                                           0.261    35.476
n10540.in[1] (.names)                                            1.014    36.490
n10540.out[0] (.names)                                           0.261    36.751
n10245.in[2] (.names)                                            1.014    37.765
n10245.out[0] (.names)                                           0.261    38.026
n5593.in[1] (.names)                                             1.014    39.039
n5593.out[0] (.names)                                            0.261    39.300
n5594.in[0] (.names)                                             1.014    40.314
n5594.out[0] (.names)                                            0.261    40.575
n5595.in[0] (.names)                                             1.014    41.589
n5595.out[0] (.names)                                            0.261    41.850
n5583.in[3] (.names)                                             1.014    42.864
n5583.out[0] (.names)                                            0.261    43.125
n5584.in[0] (.names)                                             1.014    44.139
n5584.out[0] (.names)                                            0.261    44.400
n5293.in[0] (.names)                                             1.014    45.413
n5293.out[0] (.names)                                            0.261    45.674
n5295.in[0] (.names)                                             1.014    46.688
n5295.out[0] (.names)                                            0.261    46.949
n5305.in[0] (.names)                                             1.014    47.963
n5305.out[0] (.names)                                            0.261    48.224
n5306.in[0] (.names)                                             1.014    49.238
n5306.out[0] (.names)                                            0.261    49.499
n5372.in[0] (.names)                                             1.014    50.513
n5372.out[0] (.names)                                            0.261    50.774
n4728.in[1] (.names)                                             1.014    51.787
n4728.out[0] (.names)                                            0.261    52.048
n4729.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4729.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n7013.Q[0] (.latch clocked by pclk)
Endpoint  : n6199.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7013.clk[0] (.latch)                                            1.014     1.014
n7013.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8105.in[0] (.names)                                             1.014     2.070
n8105.out[0] (.names)                                            0.261     2.331
n8758.in[2] (.names)                                             1.014     3.344
n8758.out[0] (.names)                                            0.261     3.605
n8774.in[0] (.names)                                             1.014     4.619
n8774.out[0] (.names)                                            0.261     4.880
n8776.in[0] (.names)                                             1.014     5.894
n8776.out[0] (.names)                                            0.261     6.155
n8781.in[1] (.names)                                             1.014     7.169
n8781.out[0] (.names)                                            0.261     7.430
n8786.in[1] (.names)                                             1.014     8.444
n8786.out[0] (.names)                                            0.261     8.705
n8787.in[1] (.names)                                             1.014     9.719
n8787.out[0] (.names)                                            0.261     9.980
n8788.in[0] (.names)                                             1.014    10.993
n8788.out[0] (.names)                                            0.261    11.254
n8789.in[0] (.names)                                             1.014    12.268
n8789.out[0] (.names)                                            0.261    12.529
n8857.in[0] (.names)                                             1.014    13.543
n8857.out[0] (.names)                                            0.261    13.804
n8859.in[0] (.names)                                             1.014    14.818
n8859.out[0] (.names)                                            0.261    15.079
n8860.in[0] (.names)                                             1.014    16.093
n8860.out[0] (.names)                                            0.261    16.354
n8870.in[2] (.names)                                             1.014    17.367
n8870.out[0] (.names)                                            0.261    17.628
n8877.in[0] (.names)                                             1.014    18.642
n8877.out[0] (.names)                                            0.261    18.903
n5735.in[0] (.names)                                             1.014    19.917
n5735.out[0] (.names)                                            0.261    20.178
n7937.in[0] (.names)                                             1.014    21.192
n7937.out[0] (.names)                                            0.261    21.453
n3060.in[1] (.names)                                             1.014    22.467
n3060.out[0] (.names)                                            0.261    22.728
n7942.in[0] (.names)                                             1.014    23.742
n7942.out[0] (.names)                                            0.261    24.003
n8061.in[0] (.names)                                             1.014    25.016
n8061.out[0] (.names)                                            0.261    25.277
n8063.in[1] (.names)                                             1.014    26.291
n8063.out[0] (.names)                                            0.261    26.552
n8064.in[0] (.names)                                             1.014    27.566
n8064.out[0] (.names)                                            0.261    27.827
n3066.in[2] (.names)                                             1.014    28.841
n3066.out[0] (.names)                                            0.261    29.102
n3979.in[0] (.names)                                             1.014    30.116
n3979.out[0] (.names)                                            0.261    30.377
n8035.in[1] (.names)                                             1.014    31.390
n8035.out[0] (.names)                                            0.261    31.651
n7641.in[0] (.names)                                             1.014    32.665
n7641.out[0] (.names)                                            0.261    32.926
n7643.in[1] (.names)                                             1.014    33.940
n7643.out[0] (.names)                                            0.261    34.201
n7645.in[1] (.names)                                             1.014    35.215
n7645.out[0] (.names)                                            0.261    35.476
n6965.in[1] (.names)                                             1.014    36.490
n6965.out[0] (.names)                                            0.261    36.751
n4701.in[1] (.names)                                             1.014    37.765
n4701.out[0] (.names)                                            0.261    38.026
n7647.in[0] (.names)                                             1.014    39.039
n7647.out[0] (.names)                                            0.261    39.300
n6981.in[1] (.names)                                             1.014    40.314
n6981.out[0] (.names)                                            0.261    40.575
n7650.in[1] (.names)                                             1.014    41.589
n7650.out[0] (.names)                                            0.261    41.850
n7651.in[0] (.names)                                             1.014    42.864
n7651.out[0] (.names)                                            0.261    43.125
n7652.in[0] (.names)                                             1.014    44.139
n7652.out[0] (.names)                                            0.261    44.400
n7575.in[0] (.names)                                             1.014    45.413
n7575.out[0] (.names)                                            0.261    45.674
n7576.in[0] (.names)                                             1.014    46.688
n7576.out[0] (.names)                                            0.261    46.949
n7221.in[0] (.names)                                             1.014    47.963
n7221.out[0] (.names)                                            0.261    48.224
n7222.in[2] (.names)                                             1.014    49.238
n7222.out[0] (.names)                                            0.261    49.499
n7224.in[0] (.names)                                             1.014    50.513
n7224.out[0] (.names)                                            0.261    50.774
n6198.in[0] (.names)                                             1.014    51.787
n6198.out[0] (.names)                                            0.261    52.048
n6199.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6199.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n11258.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10563.in[1] (.names)                                            1.014    31.390
n10563.out[0] (.names)                                           0.261    31.651
n10579.in[2] (.names)                                            1.014    32.665
n10579.out[0] (.names)                                           0.261    32.926
n10537.in[1] (.names)                                            1.014    33.940
n10537.out[0] (.names)                                           0.261    34.201
n10538.in[1] (.names)                                            1.014    35.215
n10538.out[0] (.names)                                           0.261    35.476
n10540.in[1] (.names)                                            1.014    36.490
n10540.out[0] (.names)                                           0.261    36.751
n10245.in[2] (.names)                                            1.014    37.765
n10245.out[0] (.names)                                           0.261    38.026
n5593.in[1] (.names)                                             1.014    39.039
n5593.out[0] (.names)                                            0.261    39.300
n10568.in[1] (.names)                                            1.014    40.314
n10568.out[0] (.names)                                           0.261    40.575
n10569.in[0] (.names)                                            1.014    41.589
n10569.out[0] (.names)                                           0.261    41.850
n10571.in[0] (.names)                                            1.014    42.864
n10571.out[0] (.names)                                           0.261    43.125
n10572.in[1] (.names)                                            1.014    44.139
n10572.out[0] (.names)                                           0.261    44.400
n10856.in[1] (.names)                                            1.014    45.413
n10856.out[0] (.names)                                           0.261    45.674
n10203.in[1] (.names)                                            1.014    46.688
n10203.out[0] (.names)                                           0.261    46.949
n9940.in[1] (.names)                                             1.014    47.963
n9940.out[0] (.names)                                            0.261    48.224
n10831.in[0] (.names)                                            1.014    49.238
n10831.out[0] (.names)                                           0.261    49.499
n10368.in[0] (.names)                                            1.014    50.513
n10368.out[0] (.names)                                           0.261    50.774
n10832.in[1] (.names)                                            1.014    51.787
n10832.out[0] (.names)                                           0.261    52.048
n11258.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11258.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n10285.Q[0] (.latch clocked by pclk)
Endpoint  : n9833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10285.clk[0] (.latch)                                           1.014     1.014
n10285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10287.in[0] (.names)                                            1.014     2.070
n10287.out[0] (.names)                                           0.261     2.331
n10288.in[0] (.names)                                            1.014     3.344
n10288.out[0] (.names)                                           0.261     3.605
n10255.in[0] (.names)                                            1.014     4.619
n10255.out[0] (.names)                                           0.261     4.880
n10289.in[1] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n3354.in[1] (.names)                                             1.014     7.169
n3354.out[0] (.names)                                            0.261     7.430
n10297.in[0] (.names)                                            1.014     8.444
n10297.out[0] (.names)                                           0.261     8.705
n10260.in[0] (.names)                                            1.014     9.719
n10260.out[0] (.names)                                           0.261     9.980
n10763.in[1] (.names)                                            1.014    10.993
n10763.out[0] (.names)                                           0.261    11.254
n10764.in[0] (.names)                                            1.014    12.268
n10764.out[0] (.names)                                           0.261    12.529
n10765.in[1] (.names)                                            1.014    13.543
n10765.out[0] (.names)                                           0.261    13.804
n10164.in[1] (.names)                                            1.014    14.818
n10164.out[0] (.names)                                           0.261    15.079
n10731.in[0] (.names)                                            1.014    16.093
n10731.out[0] (.names)                                           0.261    16.354
n10732.in[0] (.names)                                            1.014    17.367
n10732.out[0] (.names)                                           0.261    17.628
n10721.in[0] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10722.in[0] (.names)                                            1.014    19.917
n10722.out[0] (.names)                                           0.261    20.178
n10718.in[1] (.names)                                            1.014    21.192
n10718.out[0] (.names)                                           0.261    21.453
n10725.in[1] (.names)                                            1.014    22.467
n10725.out[0] (.names)                                           0.261    22.728
n10726.in[0] (.names)                                            1.014    23.742
n10726.out[0] (.names)                                           0.261    24.003
n3236.in[1] (.names)                                             1.014    25.016
n3236.out[0] (.names)                                            0.261    25.277
n11349.in[0] (.names)                                            1.014    26.291
n11349.out[0] (.names)                                           0.261    26.552
n11350.in[2] (.names)                                            1.014    27.566
n11350.out[0] (.names)                                           0.261    27.827
n11351.in[1] (.names)                                            1.014    28.841
n11351.out[0] (.names)                                           0.261    29.102
n11352.in[0] (.names)                                            1.014    30.116
n11352.out[0] (.names)                                           0.261    30.377
n11363.in[0] (.names)                                            1.014    31.390
n11363.out[0] (.names)                                           0.261    31.651
n11360.in[2] (.names)                                            1.014    32.665
n11360.out[0] (.names)                                           0.261    32.926
n11362.in[0] (.names)                                            1.014    33.940
n11362.out[0] (.names)                                           0.261    34.201
n11370.in[1] (.names)                                            1.014    35.215
n11370.out[0] (.names)                                           0.261    35.476
n11356.in[1] (.names)                                            1.014    36.490
n11356.out[0] (.names)                                           0.261    36.751
n11074.in[1] (.names)                                            1.014    37.765
n11074.out[0] (.names)                                           0.261    38.026
n11357.in[0] (.names)                                            1.014    39.039
n11357.out[0] (.names)                                           0.261    39.300
n11377.in[0] (.names)                                            1.014    40.314
n11377.out[0] (.names)                                           0.261    40.575
n11365.in[0] (.names)                                            1.014    41.589
n11365.out[0] (.names)                                           0.261    41.850
n4094.in[2] (.names)                                             1.014    42.864
n4094.out[0] (.names)                                            0.261    43.125
n11367.in[0] (.names)                                            1.014    44.139
n11367.out[0] (.names)                                           0.261    44.400
n9841.in[0] (.names)                                             1.014    45.413
n9841.out[0] (.names)                                            0.261    45.674
n9842.in[2] (.names)                                             1.014    46.688
n9842.out[0] (.names)                                            0.261    46.949
n9757.in[1] (.names)                                             1.014    47.963
n9757.out[0] (.names)                                            0.261    48.224
n3957.in[0] (.names)                                             1.014    49.238
n3957.out[0] (.names)                                            0.261    49.499
n3349.in[0] (.names)                                             1.014    50.513
n3349.out[0] (.names)                                            0.261    50.774
n9832.in[0] (.names)                                             1.014    51.787
n9832.out[0] (.names)                                            0.261    52.048
n9833.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9833.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n10803.Q[0] (.latch clocked by pclk)
Endpoint  : n5312.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10803.clk[0] (.latch)                                           1.014     1.014
n10803.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11031.in[0] (.names)                                            1.014     2.070
n11031.out[0] (.names)                                           0.261     2.331
n3417.in[1] (.names)                                             1.014     3.344
n3417.out[0] (.names)                                            0.261     3.605
n11036.in[0] (.names)                                            1.014     4.619
n11036.out[0] (.names)                                           0.261     4.880
n11037.in[0] (.names)                                            1.014     5.894
n11037.out[0] (.names)                                           0.261     6.155
n10988.in[1] (.names)                                            1.014     7.169
n10988.out[0] (.names)                                           0.261     7.430
n10989.in[2] (.names)                                            1.014     8.444
n10989.out[0] (.names)                                           0.261     8.705
n3732.in[0] (.names)                                             1.014     9.719
n3732.out[0] (.names)                                            0.261     9.980
n10990.in[0] (.names)                                            1.014    10.993
n10990.out[0] (.names)                                           0.261    11.254
n10991.in[0] (.names)                                            1.014    12.268
n10991.out[0] (.names)                                           0.261    12.529
n10992.in[2] (.names)                                            1.014    13.543
n10992.out[0] (.names)                                           0.261    13.804
n10994.in[2] (.names)                                            1.014    14.818
n10994.out[0] (.names)                                           0.261    15.079
n10995.in[1] (.names)                                            1.014    16.093
n10995.out[0] (.names)                                           0.261    16.354
n10996.in[0] (.names)                                            1.014    17.367
n10996.out[0] (.names)                                           0.261    17.628
n10356.in[0] (.names)                                            1.014    18.642
n10356.out[0] (.names)                                           0.261    18.903
n10343.in[0] (.names)                                            1.014    19.917
n10343.out[0] (.names)                                           0.261    20.178
n10344.in[1] (.names)                                            1.014    21.192
n10344.out[0] (.names)                                           0.261    21.453
n10347.in[1] (.names)                                            1.014    22.467
n10347.out[0] (.names)                                           0.261    22.728
n10338.in[0] (.names)                                            1.014    23.742
n10338.out[0] (.names)                                           0.261    24.003
n10480.in[0] (.names)                                            1.014    25.016
n10480.out[0] (.names)                                           0.261    25.277
n10357.in[0] (.names)                                            1.014    26.291
n10357.out[0] (.names)                                           0.261    26.552
n10339.in[1] (.names)                                            1.014    27.566
n10339.out[0] (.names)                                           0.261    27.827
n10340.in[1] (.names)                                            1.014    28.841
n10340.out[0] (.names)                                           0.261    29.102
n10348.in[1] (.names)                                            1.014    30.116
n10348.out[0] (.names)                                           0.261    30.377
n10349.in[0] (.names)                                            1.014    31.390
n10349.out[0] (.names)                                           0.261    31.651
n10358.in[1] (.names)                                            1.014    32.665
n10358.out[0] (.names)                                           0.261    32.926
n10359.in[2] (.names)                                            1.014    33.940
n10359.out[0] (.names)                                           0.261    34.201
n3406.in[0] (.names)                                             1.014    35.215
n3406.out[0] (.names)                                            0.261    35.476
n10360.in[0] (.names)                                            1.014    36.490
n10360.out[0] (.names)                                           0.261    36.751
n9582.in[1] (.names)                                             1.014    37.765
n9582.out[0] (.names)                                            0.261    38.026
n9583.in[1] (.names)                                             1.014    39.039
n9583.out[0] (.names)                                            0.261    39.300
n9365.in[0] (.names)                                             1.014    40.314
n9365.out[0] (.names)                                            0.261    40.575
n8236.in[0] (.names)                                             1.014    41.589
n8236.out[0] (.names)                                            0.261    41.850
n8238.in[1] (.names)                                             1.014    42.864
n8238.out[0] (.names)                                            0.261    43.125
n3615.in[2] (.names)                                             1.014    44.139
n3615.out[0] (.names)                                            0.261    44.400
n8047.in[2] (.names)                                             1.014    45.413
n8047.out[0] (.names)                                            0.261    45.674
n4027.in[0] (.names)                                             1.014    46.688
n4027.out[0] (.names)                                            0.261    46.949
n8254.in[0] (.names)                                             1.014    47.963
n8254.out[0] (.names)                                            0.261    48.224
n3710.in[0] (.names)                                             1.014    49.238
n3710.out[0] (.names)                                            0.261    49.499
n8255.in[1] (.names)                                             1.014    50.513
n8255.out[0] (.names)                                            0.261    50.774
n7022.in[0] (.names)                                             1.014    51.787
n7022.out[0] (.names)                                            0.261    52.048
n5312.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5312.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n9795.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3629.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9795.clk[0] (.latch)                                            1.014     1.014
n9795.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11389.in[1] (.names)                                            1.014     2.070
n11389.out[0] (.names)                                           0.261     2.331
n11161.in[1] (.names)                                            1.014     3.344
n11161.out[0] (.names)                                           0.261     3.605
n11390.in[0] (.names)                                            1.014     4.619
n11390.out[0] (.names)                                           0.261     4.880
n13415.in[0] (.names)                                            1.014     5.894
n13415.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13418.in[1] (.names)                                            1.014     8.444
n13418.out[0] (.names)                                           0.261     8.705
n3086.in[0] (.names)                                             1.014     9.719
n3086.out[0] (.names)                                            0.261     9.980
n13420.in[0] (.names)                                            1.014    10.993
n13420.out[0] (.names)                                           0.261    11.254
n13498.in[0] (.names)                                            1.014    12.268
n13498.out[0] (.names)                                           0.261    12.529
n13499.in[0] (.names)                                            1.014    13.543
n13499.out[0] (.names)                                           0.261    13.804
n13464.in[0] (.names)                                            1.014    14.818
n13464.out[0] (.names)                                           0.261    15.079
n13500.in[0] (.names)                                            1.014    16.093
n13500.out[0] (.names)                                           0.261    16.354
n13504.in[2] (.names)                                            1.014    17.367
n13504.out[0] (.names)                                           0.261    17.628
n8150.in[0] (.names)                                             1.014    18.642
n8150.out[0] (.names)                                            0.261    18.903
n13483.in[1] (.names)                                            1.014    19.917
n13483.out[0] (.names)                                           0.261    20.178
n13506.in[0] (.names)                                            1.014    21.192
n13506.out[0] (.names)                                           0.261    21.453
n3412.in[1] (.names)                                             1.014    22.467
n3412.out[0] (.names)                                            0.261    22.728
n13660.in[0] (.names)                                            1.014    23.742
n13660.out[0] (.names)                                           0.261    24.003
n13507.in[0] (.names)                                            1.014    25.016
n13507.out[0] (.names)                                           0.261    25.277
n13485.in[0] (.names)                                            1.014    26.291
n13485.out[0] (.names)                                           0.261    26.552
n13486.in[0] (.names)                                            1.014    27.566
n13486.out[0] (.names)                                           0.261    27.827
n13487.in[0] (.names)                                            1.014    28.841
n13487.out[0] (.names)                                           0.261    29.102
n3445.in[0] (.names)                                             1.014    30.116
n3445.out[0] (.names)                                            0.261    30.377
n13432.in[1] (.names)                                            1.014    31.390
n13432.out[0] (.names)                                           0.261    31.651
n13433.in[2] (.names)                                            1.014    32.665
n13433.out[0] (.names)                                           0.261    32.926
n13437.in[1] (.names)                                            1.014    33.940
n13437.out[0] (.names)                                           0.261    34.201
n13438.in[1] (.names)                                            1.014    35.215
n13438.out[0] (.names)                                           0.261    35.476
n13490.in[0] (.names)                                            1.014    36.490
n13490.out[0] (.names)                                           0.261    36.751
n4523.in[0] (.names)                                             1.014    37.765
n4523.out[0] (.names)                                            0.261    38.026
n13493.in[1] (.names)                                            1.014    39.039
n13493.out[0] (.names)                                           0.261    39.300
n9650.in[0] (.names)                                             1.014    40.314
n9650.out[0] (.names)                                            0.261    40.575
n13445.in[0] (.names)                                            1.014    41.589
n13445.out[0] (.names)                                           0.261    41.850
n13446.in[1] (.names)                                            1.014    42.864
n13446.out[0] (.names)                                           0.261    43.125
n13447.in[0] (.names)                                            1.014    44.139
n13447.out[0] (.names)                                           0.261    44.400
n13463.in[1] (.names)                                            1.014    45.413
n13463.out[0] (.names)                                           0.261    45.674
n13465.in[1] (.names)                                            1.014    46.688
n13465.out[0] (.names)                                           0.261    46.949
n13467.in[1] (.names)                                            1.014    47.963
n13467.out[0] (.names)                                           0.261    48.224
n9689.in[0] (.names)                                             1.014    49.238
n9689.out[0] (.names)                                            0.261    49.499
n3629.in[0] (.names)                                             1.014    50.513
n3629.out[0] (.names)                                            0.261    50.774
out:n3629.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 97
Startpoint: n9795.Q[0] (.latch clocked by pclk)
Endpoint  : out:n4323.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9795.clk[0] (.latch)                                            1.014     1.014
n9795.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11389.in[1] (.names)                                            1.014     2.070
n11389.out[0] (.names)                                           0.261     2.331
n11161.in[1] (.names)                                            1.014     3.344
n11161.out[0] (.names)                                           0.261     3.605
n11390.in[0] (.names)                                            1.014     4.619
n11390.out[0] (.names)                                           0.261     4.880
n13415.in[0] (.names)                                            1.014     5.894
n13415.out[0] (.names)                                           0.261     6.155
n13416.in[0] (.names)                                            1.014     7.169
n13416.out[0] (.names)                                           0.261     7.430
n13418.in[1] (.names)                                            1.014     8.444
n13418.out[0] (.names)                                           0.261     8.705
n3086.in[0] (.names)                                             1.014     9.719
n3086.out[0] (.names)                                            0.261     9.980
n13420.in[0] (.names)                                            1.014    10.993
n13420.out[0] (.names)                                           0.261    11.254
n13498.in[0] (.names)                                            1.014    12.268
n13498.out[0] (.names)                                           0.261    12.529
n13499.in[0] (.names)                                            1.014    13.543
n13499.out[0] (.names)                                           0.261    13.804
n13464.in[0] (.names)                                            1.014    14.818
n13464.out[0] (.names)                                           0.261    15.079
n13500.in[0] (.names)                                            1.014    16.093
n13500.out[0] (.names)                                           0.261    16.354
n13504.in[2] (.names)                                            1.014    17.367
n13504.out[0] (.names)                                           0.261    17.628
n8150.in[0] (.names)                                             1.014    18.642
n8150.out[0] (.names)                                            0.261    18.903
n13483.in[1] (.names)                                            1.014    19.917
n13483.out[0] (.names)                                           0.261    20.178
n13506.in[0] (.names)                                            1.014    21.192
n13506.out[0] (.names)                                           0.261    21.453
n3412.in[1] (.names)                                             1.014    22.467
n3412.out[0] (.names)                                            0.261    22.728
n13660.in[0] (.names)                                            1.014    23.742
n13660.out[0] (.names)                                           0.261    24.003
n13507.in[0] (.names)                                            1.014    25.016
n13507.out[0] (.names)                                           0.261    25.277
n13485.in[0] (.names)                                            1.014    26.291
n13485.out[0] (.names)                                           0.261    26.552
n13486.in[0] (.names)                                            1.014    27.566
n13486.out[0] (.names)                                           0.261    27.827
n13487.in[0] (.names)                                            1.014    28.841
n13487.out[0] (.names)                                           0.261    29.102
n3445.in[0] (.names)                                             1.014    30.116
n3445.out[0] (.names)                                            0.261    30.377
n13432.in[1] (.names)                                            1.014    31.390
n13432.out[0] (.names)                                           0.261    31.651
n13433.in[2] (.names)                                            1.014    32.665
n13433.out[0] (.names)                                           0.261    32.926
n13437.in[1] (.names)                                            1.014    33.940
n13437.out[0] (.names)                                           0.261    34.201
n13438.in[1] (.names)                                            1.014    35.215
n13438.out[0] (.names)                                           0.261    35.476
n13441.in[1] (.names)                                            1.014    36.490
n13441.out[0] (.names)                                           0.261    36.751
n13456.in[0] (.names)                                            1.014    37.765
n13456.out[0] (.names)                                           0.261    38.026
n13461.in[1] (.names)                                            1.014    39.039
n13461.out[0] (.names)                                           0.261    39.300
n13619.in[0] (.names)                                            1.014    40.314
n13619.out[0] (.names)                                           0.261    40.575
n3040.in[0] (.names)                                             1.014    41.589
n3040.out[0] (.names)                                            0.261    41.850
n13496.in[0] (.names)                                            1.014    42.864
n13496.out[0] (.names)                                           0.261    43.125
n13621.in[0] (.names)                                            1.014    44.139
n13621.out[0] (.names)                                           0.261    44.400
n13622.in[0] (.names)                                            1.014    45.413
n13622.out[0] (.names)                                           0.261    45.674
n13623.in[0] (.names)                                            1.014    46.688
n13623.out[0] (.names)                                           0.261    46.949
n11283.in[0] (.names)                                            1.014    47.963
n11283.out[0] (.names)                                           0.261    48.224
n3482.in[0] (.names)                                             1.014    49.238
n3482.out[0] (.names)                                            0.261    49.499
n4323.in[0] (.names)                                             1.014    50.513
n4323.out[0] (.names)                                            0.261    50.774
out:n4323.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 98
Startpoint: n5078.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3945.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5078.clk[0] (.latch)                                            1.014     1.014
n5078.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5073.in[0] (.names)                                             1.014     2.070
n5073.out[0] (.names)                                            0.261     2.331
n5074.in[0] (.names)                                             1.014     3.344
n5074.out[0] (.names)                                            0.261     3.605
n5076.in[0] (.names)                                             1.014     4.619
n5076.out[0] (.names)                                            0.261     4.880
n5226.in[0] (.names)                                             1.014     5.894
n5226.out[0] (.names)                                            0.261     6.155
n5234.in[1] (.names)                                             1.014     7.169
n5234.out[0] (.names)                                            0.261     7.430
n5222.in[0] (.names)                                             1.014     8.444
n5222.out[0] (.names)                                            0.261     8.705
n5235.in[2] (.names)                                             1.014     9.719
n5235.out[0] (.names)                                            0.261     9.980
n5238.in[0] (.names)                                             1.014    10.993
n5238.out[0] (.names)                                            0.261    11.254
n5228.in[0] (.names)                                             1.014    12.268
n5228.out[0] (.names)                                            0.261    12.529
n5191.in[1] (.names)                                             1.014    13.543
n5191.out[0] (.names)                                            0.261    13.804
n3390.in[1] (.names)                                             1.014    14.818
n3390.out[0] (.names)                                            0.261    15.079
n5158.in[2] (.names)                                             1.014    16.093
n5158.out[0] (.names)                                            0.261    16.354
n5159.in[0] (.names)                                             1.014    17.367
n5159.out[0] (.names)                                            0.261    17.628
n5160.in[0] (.names)                                             1.014    18.642
n5160.out[0] (.names)                                            0.261    18.903
n5161.in[0] (.names)                                             1.014    19.917
n5161.out[0] (.names)                                            0.261    20.178
n5197.in[0] (.names)                                             1.014    21.192
n5197.out[0] (.names)                                            0.261    21.453
n5200.in[0] (.names)                                             1.014    22.467
n5200.out[0] (.names)                                            0.261    22.728
n5172.in[1] (.names)                                             1.014    23.742
n5172.out[0] (.names)                                            0.261    24.003
n5153.in[0] (.names)                                             1.014    25.016
n5153.out[0] (.names)                                            0.261    25.277
n5154.in[1] (.names)                                             1.014    26.291
n5154.out[0] (.names)                                            0.261    26.552
n5141.in[1] (.names)                                             1.014    27.566
n5141.out[0] (.names)                                            0.261    27.827
n5142.in[1] (.names)                                             1.014    28.841
n5142.out[0] (.names)                                            0.261    29.102
n5223.in[1] (.names)                                             1.014    30.116
n5223.out[0] (.names)                                            0.261    30.377
n5227.in[0] (.names)                                             1.014    31.390
n5227.out[0] (.names)                                            0.261    31.651
n5229.in[3] (.names)                                             1.014    32.665
n5229.out[0] (.names)                                            0.261    32.926
n3058.in[0] (.names)                                             1.014    33.940
n3058.out[0] (.names)                                            0.261    34.201
n12799.in[2] (.names)                                            1.014    35.215
n12799.out[0] (.names)                                           0.261    35.476
n12613.in[0] (.names)                                            1.014    36.490
n12613.out[0] (.names)                                           0.261    36.751
n12773.in[0] (.names)                                            1.014    37.765
n12773.out[0] (.names)                                           0.261    38.026
n12774.in[1] (.names)                                            1.014    39.039
n12774.out[0] (.names)                                           0.261    39.300
n3036.in[2] (.names)                                             1.014    40.314
n3036.out[0] (.names)                                            0.261    40.575
n12776.in[0] (.names)                                            1.014    41.589
n12776.out[0] (.names)                                           0.261    41.850
n12777.in[0] (.names)                                            1.014    42.864
n12777.out[0] (.names)                                           0.261    43.125
n12782.in[0] (.names)                                            1.014    44.139
n12782.out[0] (.names)                                           0.261    44.400
n4119.in[1] (.names)                                             1.014    45.413
n4119.out[0] (.names)                                            0.261    45.674
n12764.in[0] (.names)                                            1.014    46.688
n12764.out[0] (.names)                                           0.261    46.949
n12788.in[0] (.names)                                            1.014    47.963
n12788.out[0] (.names)                                           0.261    48.224
n11543.in[1] (.names)                                            1.014    49.238
n11543.out[0] (.names)                                           0.261    49.499
n3945.in[1] (.names)                                             1.014    50.513
n3945.out[0] (.names)                                            0.261    50.774
out:n3945.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 99
Startpoint: n10285.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3349.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10285.clk[0] (.latch)                                           1.014     1.014
n10285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10287.in[0] (.names)                                            1.014     2.070
n10287.out[0] (.names)                                           0.261     2.331
n10288.in[0] (.names)                                            1.014     3.344
n10288.out[0] (.names)                                           0.261     3.605
n10255.in[0] (.names)                                            1.014     4.619
n10255.out[0] (.names)                                           0.261     4.880
n10289.in[1] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n3354.in[1] (.names)                                             1.014     7.169
n3354.out[0] (.names)                                            0.261     7.430
n10297.in[0] (.names)                                            1.014     8.444
n10297.out[0] (.names)                                           0.261     8.705
n10260.in[0] (.names)                                            1.014     9.719
n10260.out[0] (.names)                                           0.261     9.980
n10763.in[1] (.names)                                            1.014    10.993
n10763.out[0] (.names)                                           0.261    11.254
n10764.in[0] (.names)                                            1.014    12.268
n10764.out[0] (.names)                                           0.261    12.529
n10765.in[1] (.names)                                            1.014    13.543
n10765.out[0] (.names)                                           0.261    13.804
n10164.in[1] (.names)                                            1.014    14.818
n10164.out[0] (.names)                                           0.261    15.079
n10731.in[0] (.names)                                            1.014    16.093
n10731.out[0] (.names)                                           0.261    16.354
n10732.in[0] (.names)                                            1.014    17.367
n10732.out[0] (.names)                                           0.261    17.628
n10721.in[0] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10722.in[0] (.names)                                            1.014    19.917
n10722.out[0] (.names)                                           0.261    20.178
n10718.in[1] (.names)                                            1.014    21.192
n10718.out[0] (.names)                                           0.261    21.453
n10725.in[1] (.names)                                            1.014    22.467
n10725.out[0] (.names)                                           0.261    22.728
n10726.in[0] (.names)                                            1.014    23.742
n10726.out[0] (.names)                                           0.261    24.003
n3236.in[1] (.names)                                             1.014    25.016
n3236.out[0] (.names)                                            0.261    25.277
n11349.in[0] (.names)                                            1.014    26.291
n11349.out[0] (.names)                                           0.261    26.552
n11350.in[2] (.names)                                            1.014    27.566
n11350.out[0] (.names)                                           0.261    27.827
n11351.in[1] (.names)                                            1.014    28.841
n11351.out[0] (.names)                                           0.261    29.102
n11352.in[0] (.names)                                            1.014    30.116
n11352.out[0] (.names)                                           0.261    30.377
n11363.in[0] (.names)                                            1.014    31.390
n11363.out[0] (.names)                                           0.261    31.651
n11360.in[2] (.names)                                            1.014    32.665
n11360.out[0] (.names)                                           0.261    32.926
n11362.in[0] (.names)                                            1.014    33.940
n11362.out[0] (.names)                                           0.261    34.201
n11370.in[1] (.names)                                            1.014    35.215
n11370.out[0] (.names)                                           0.261    35.476
n11356.in[1] (.names)                                            1.014    36.490
n11356.out[0] (.names)                                           0.261    36.751
n11074.in[1] (.names)                                            1.014    37.765
n11074.out[0] (.names)                                           0.261    38.026
n11357.in[0] (.names)                                            1.014    39.039
n11357.out[0] (.names)                                           0.261    39.300
n11377.in[0] (.names)                                            1.014    40.314
n11377.out[0] (.names)                                           0.261    40.575
n11365.in[0] (.names)                                            1.014    41.589
n11365.out[0] (.names)                                           0.261    41.850
n4094.in[2] (.names)                                             1.014    42.864
n4094.out[0] (.names)                                            0.261    43.125
n11367.in[0] (.names)                                            1.014    44.139
n11367.out[0] (.names)                                           0.261    44.400
n9841.in[0] (.names)                                             1.014    45.413
n9841.out[0] (.names)                                            0.261    45.674
n9842.in[2] (.names)                                             1.014    46.688
n9842.out[0] (.names)                                            0.261    46.949
n9757.in[1] (.names)                                             1.014    47.963
n9757.out[0] (.names)                                            0.261    48.224
n3957.in[0] (.names)                                             1.014    49.238
n3957.out[0] (.names)                                            0.261    49.499
n3349.in[0] (.names)                                             1.014    50.513
n3349.out[0] (.names)                                            0.261    50.774
out:n3349.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 100
Startpoint: n10285.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3911.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10285.clk[0] (.latch)                                           1.014     1.014
n10285.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10287.in[0] (.names)                                            1.014     2.070
n10287.out[0] (.names)                                           0.261     2.331
n10288.in[0] (.names)                                            1.014     3.344
n10288.out[0] (.names)                                           0.261     3.605
n10255.in[0] (.names)                                            1.014     4.619
n10255.out[0] (.names)                                           0.261     4.880
n10289.in[1] (.names)                                            1.014     5.894
n10289.out[0] (.names)                                           0.261     6.155
n3354.in[1] (.names)                                             1.014     7.169
n3354.out[0] (.names)                                            0.261     7.430
n10297.in[0] (.names)                                            1.014     8.444
n10297.out[0] (.names)                                           0.261     8.705
n10260.in[0] (.names)                                            1.014     9.719
n10260.out[0] (.names)                                           0.261     9.980
n10763.in[1] (.names)                                            1.014    10.993
n10763.out[0] (.names)                                           0.261    11.254
n10764.in[0] (.names)                                            1.014    12.268
n10764.out[0] (.names)                                           0.261    12.529
n10765.in[1] (.names)                                            1.014    13.543
n10765.out[0] (.names)                                           0.261    13.804
n10164.in[1] (.names)                                            1.014    14.818
n10164.out[0] (.names)                                           0.261    15.079
n10731.in[0] (.names)                                            1.014    16.093
n10731.out[0] (.names)                                           0.261    16.354
n10732.in[0] (.names)                                            1.014    17.367
n10732.out[0] (.names)                                           0.261    17.628
n10838.in[0] (.names)                                            1.014    18.642
n10838.out[0] (.names)                                           0.261    18.903
n10839.in[1] (.names)                                            1.014    19.917
n10839.out[0] (.names)                                           0.261    20.178
n10841.in[1] (.names)                                            1.014    21.192
n10841.out[0] (.names)                                           0.261    21.453
n10842.in[0] (.names)                                            1.014    22.467
n10842.out[0] (.names)                                           0.261    22.728
n10759.in[1] (.names)                                            1.014    23.742
n10759.out[0] (.names)                                           0.261    24.003
n10760.in[0] (.names)                                            1.014    25.016
n10760.out[0] (.names)                                           0.261    25.277
n10755.in[1] (.names)                                            1.014    26.291
n10755.out[0] (.names)                                           0.261    26.552
n10750.in[1] (.names)                                            1.014    27.566
n10750.out[0] (.names)                                           0.261    27.827
n10739.in[0] (.names)                                            1.014    28.841
n10739.out[0] (.names)                                           0.261    29.102
n10757.in[0] (.names)                                            1.014    30.116
n10757.out[0] (.names)                                           0.261    30.377
n10740.in[0] (.names)                                            1.014    31.390
n10740.out[0] (.names)                                           0.261    31.651
n10741.in[1] (.names)                                            1.014    32.665
n10741.out[0] (.names)                                           0.261    32.926
n10812.in[1] (.names)                                            1.014    33.940
n10812.out[0] (.names)                                           0.261    34.201
n10198.in[0] (.names)                                            1.014    35.215
n10198.out[0] (.names)                                           0.261    35.476
n4077.in[2] (.names)                                             1.014    36.490
n4077.out[0] (.names)                                            0.261    36.751
n10199.in[1] (.names)                                            1.014    37.765
n10199.out[0] (.names)                                           0.261    38.026
n10042.in[1] (.names)                                            1.014    39.039
n10042.out[0] (.names)                                           0.261    39.300
n3200.in[0] (.names)                                             1.014    40.314
n3200.out[0] (.names)                                            0.261    40.575
n11234.in[2] (.names)                                            1.014    41.589
n11234.out[0] (.names)                                           0.261    41.850
n11230.in[0] (.names)                                            1.014    42.864
n11230.out[0] (.names)                                           0.261    43.125
n9769.in[1] (.names)                                             1.014    44.139
n9769.out[0] (.names)                                            0.261    44.400
n11229.in[3] (.names)                                            1.014    45.413
n11229.out[0] (.names)                                           0.261    45.674
n11231.in[0] (.names)                                            1.014    46.688
n11231.out[0] (.names)                                           0.261    46.949
n11236.in[0] (.names)                                            1.014    47.963
n11236.out[0] (.names)                                           0.261    48.224
n9662.in[2] (.names)                                             1.014    49.238
n9662.out[0] (.names)                                            0.261    49.499
n3911.in[0] (.names)                                             1.014    50.513
n3911.out[0] (.names)                                            0.261    50.774
out:n3911.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#End of timing report
