#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 24 21:02:00 2024
# Process ID: 9100
# Current directory: /home/abdul_waheed/Music/rv32_for_fyp
# Command line: vivado
# Log file: /home/abdul_waheed/Music/rv32_for_fyp/vivado.log
# Journal file: /home/abdul_waheed/Music/rv32_for_fyp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri May 24 21:03:14 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri May 24 21:04:52 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD322CA
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_csr_pipe_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/ICACHE.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory5.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory8.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory7.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory11.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory14.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory2.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory0.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory4.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory15.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory10.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory13.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory12.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory6.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory9.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory3.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory1.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_csr_pipe_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 16b51a207652433cac6f03342977ae67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_csr_pipe_tb_behav xil_defaultlib.main_csr_pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 384 for port bias [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_datapath.sv:99]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_csr_pipe_tb_behav -key {Behavioral:sim_1:Functional:main_csr_pipe_tb} -tclbatch {main_csr_pipe_tb.tcl} -view {/home/abdul_waheed/Music/rv32_for_fyp/abdul_top_behav.wcfg} -view {/home/abdul_waheed/Music/rv32_for_fyp/uart_look.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/abdul_waheed/Music/rv32_for_fyp/abdul_top_behav.wcfg
WARNING: Simulation object /tb_top/DUT/clk was not found in the design.
WARNING: Simulation object /tb_top/DUT/rst was not found in the design.
WARNING: Simulation object /tb_top/DUT/an was not found in the design.
WARNING: Simulation object /tb_top/DUT/a_to_g was not found in the design.
WARNING: Simulation object /tb_top/DUT/is_gemm_addr_late was not found in the design.
WARNING: Simulation object /tb_top/DUT/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_conf_read was not found in the design.
WARNING: Simulation object /tb_top/DUT/mem_read_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_conf_read_ppl was not found in the design.
WARNING: Simulation object /tb_top/DUT/result was not found in the design.
WARNING: Simulation object /tb_top/DUT/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_control was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/system_bus_mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/interupt was not found in the design.
WARNING: Simulation object /tb_top/DUT/mem_valid was not found in the design.
WARNING: Simulation object /tb_top/DUT/is_gemm_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/en_gemm_conf was not found in the design.
WARNING: Simulation object /tb_top/DUT/en_Dmem was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tileA_addr_buffer/fifo was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tileB_addr_buffer/fifo was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tileC_addr_buffer/fifo was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tileA_stride_buffer/fifo was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tileB_stride_buffer/fifo was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/GEMM_control_buffer/fifo was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/memory_mapped_instance/tile_dimension_buffer/fifo was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/clk was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/reset was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/interupt was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/an was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/a_to_g was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_rd_wr was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/cs was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_write_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_read_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_valid was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/flush_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/stall_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/sel_for_branch was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_to_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_to_inst_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_to_flip_mux was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_from_alu was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_for_jump was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_for_jump_flip_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/data_out_to_reg was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/inst_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/rs1_alu_a was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/rs2_alu_b was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/write_back_data_to_reg_file was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_for_inst_mem_from_csr was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_to_flip_intrupt_mux was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_con was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/reg_wr was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/BR_taken was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/reg_wr_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_read_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_write_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_jump_mux_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/BR_taken_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/rs1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/rs2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/rd was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_result was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_to_alu_mux was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_result_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/rs2_alu_b_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/write_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_address was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_address_muxed was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_address_stalled was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_A was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_B was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/imm_to_alu_mux_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/load_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/inst_out_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/inst_out_flip_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/write_data_stalled was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/write_data_muxed was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/led_display was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_read was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/mem_write was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_mux_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_mux_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_jump_mux was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/wr_bck_mux was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/wr_bck_mux_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/sign_extend was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/func3_to_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/branch_type was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/func3_to_mem_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_reg_rd was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_reg_wr was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/forward_data_to_alu_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/data_out_to_alu_mux_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/forward_data_to_alu_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/data_out_to_alu_mux_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/inst_out_to_flip_muxed was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/forward_sel_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/forward_sel_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_reg_rd_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_reg_wr_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/stall_instruction_for_pc was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/flush_opcode was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_to_inst_mem_through_stall_n_flush was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/pc_to_alu_mux_muxed was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/inst_out_to_rd_flip_muxed was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/store_data_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_result_flip_muxed was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/inst_out_to_rd_flip_muxed_stalled was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/alu_result_flip_muxed_stalled was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/data_out_to_alu_mux_2_muxed_stalled was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/data_out_to_alu_mux_2_muxed was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/inst_out_to_flip_muxed_stalled was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/valid was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_return was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/csr_return_flip was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/interupt_sel was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/A was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/B was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/ALU_CON was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/out_result was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/mul_result was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/a_signed_bit was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/b_signed_bit was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/A_mul was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/calculator/B_mul was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/instruction was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/ALU_CON was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/reg_wr was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/mem_read was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/mem_write was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/alu_mux_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/alu_mux_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/pc_jump_mux was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/wr_bck_mux was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/sign_extend was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/func3_to_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/branch_type was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/csr_reg_rd was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/csr_reg_wr was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/csr_return was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/opcode was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/func3 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/control_unit/func7 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/clk was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/reset was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/write_reg was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/rd was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/rs1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/rs2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/data_in was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/to_alu_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/to_alu_2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/to_leds was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/reg_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/valid_rs1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/valid_rs2 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/register_file/valid_rd was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/ALU_ex_con was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/instruction was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/immediate_to_alu was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/imm_I was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/imm_B was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/imm_S was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/imm_U was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/IMMEDIATE_CREATE/imm_J was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/operand_a was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/operand_b was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/BRA_con was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/branch_tk was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/compare_result was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/compare_not_zero was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/compare_negative was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/COMPARATOR/compare_overflow was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/write_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/read_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/func3 was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/address was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/data_in was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/data_from_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/data_out_to_riscv was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/address_to_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/data_out_to_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/cs was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/mem_read was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/data_to_uart was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/load_uart was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/transfer_byte was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/uart_done was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/uart_busy was not found in the design.
WARNING: Simulation object /tb_top/DUT/UUT/LOAD_STORE/data_from_reg_mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/clk was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_rdwr was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_control was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_addr was not found in the design.
WARNING: Simulation object /tb_top/DUT/interface_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_wr_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_rd_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/mask was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/mask_ppl was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_dina was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_douta was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_addra was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_ena was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_wea was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_doutb was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_addrb was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_dinb was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_dinb_ was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_enb was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_enb_ was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_web was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/bank_web_ was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/interface_addr_ppl was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/system_bus_addr_ppl was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/NUM_RAMS was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/A_WID was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/D_WID was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/meam was not found in the design.
WARNING: Simulation object /tb_top/DUT/memory_instance/banked_memory_instance/\ram_instances[0].bank_inst /mem was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/of_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/if_data_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/wdata_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/A_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/W_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/P_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core1/of_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core1/if_data_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core1/wdata_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core1/A_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core1/W_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core1/P_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/if_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core0/wfetch was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/if_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/A_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/if_data_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/wdata was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data[6] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data[5] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data[4] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data[3] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data[2] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data[1] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/W_data[0] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/wdata_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data[6] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data[5] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data[4] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data[3] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data[2] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data[1] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/P_data[0] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/of_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core3/of_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core3/if_data_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core3/wdata_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core3/A_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core3/W_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core3/P_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /clk was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /rst was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /A_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /A_ready was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /A_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /W_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /W_ready was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /W_in was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /A_in was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /W_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /temp was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /P_in was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /P_out was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /A_BITWIDTH was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /W_BITWIDTH was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/super_sys_instance/core2/\genblk1[0].genblk1[1].genblk1.mac_instance /P_BITWIDTH was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /i_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /din_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /dout_1 was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /o_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/\genblk1[0].acum_buffer_instance /rd_en was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/o_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/o_data[3] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/o_data[2] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/o_data[1] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accumulator_instance/o_data[0] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accum_o_data was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accum_o_data[3] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accum_o_data[2] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accum_o_data[1] was not found in the design.
WARNING: Simulation object /tb_top/DUT/gemm_instance/datapath_instance/accum_o_data[0] was not found in the design.
open_wave_config /home/abdul_waheed/Music/rv32_for_fyp/uart_look.wcfg
source main_csr_pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_csr_pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property is_enabled false [get_files  /home/abdul_waheed/Music/rv32_for_fyp/abdul_top_behav.wcfg]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_csr_pipe_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/ICACHE.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory5.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory8.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory7.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory11.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory14.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory2.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory0.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory4.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory15.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory10.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory13.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory12.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory6.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory9.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory3.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory1.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_csr_pipe_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 16b51a207652433cac6f03342977ae67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_csr_pipe_tb_behav xil_defaultlib.main_csr_pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 384 for port bias [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_datapath.sv:99]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_csr_pipe_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/ICACHE.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory5.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory8.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory7.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory11.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory14.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory2.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory0.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory4.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory15.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory10.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory13.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory12.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory6.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory9.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory3.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory1.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_csr_pipe_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 16b51a207652433cac6f03342977ae67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_csr_pipe_tb_behav xil_defaultlib.main_csr_pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 384 for port bias [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_datapath.sv:99]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_csr_pipe_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/ICACHE.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory5.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory8.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory7.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory11.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory14.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory2.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory0.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory4.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory15.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory10.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory13.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory12.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory6.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory9.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory3.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/memory1.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [SIM-utils-43] Exported '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim/reg_int.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_csr_pipe_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 16b51a207652433cac6f03342977ae67 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_csr_pipe_tb_behav xil_defaultlib.main_csr_pipe_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 384 for port bias [/home/abdul_waheed/Music/rv32_for_fyp/Gemm/Datapath/gemm_datapath.sv:99]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_csr_pipe_tb_behav -key {Behavioral:sim_1:Functional:main_csr_pipe_tb} -tclbatch {main_csr_pipe_tb.tcl} -view {/home/abdul_waheed/Music/rv32_for_fyp/uart_look.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/abdul_waheed/Music/rv32_for_fyp/uart_look.wcfg
source main_csr_pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_csr_pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7192.883 ; gain = 0.000 ; free physical = 5835 ; free virtual = 12889
run 1 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7192.883 ; gain = 0.000 ; free physical = 5722 ; free virtual = 12897
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri May 24 22:09:01 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri May 24 22:11:00 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri May 24 22:16:12 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri May 24 22:19:58 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri May 24 22:27:39 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri May 24 22:30:14 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri May 24 22:35:14 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri May 24 22:37:42 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri May 24 22:50:09 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri May 24 22:51:48 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Fri May 24 23:12:58 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri May 24 23:14:36 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Sat May 25 00:29:02 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat May 25 00:31:17 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Sat May 25 00:44:09 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat May 25 00:45:47 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Sat May 25 01:07:22 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat May 25 01:09:11 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Sat May 25 01:55:34 2024] Launched synth_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Sat May 25 01:57:34 2024] Launched impl_1...
Run output will be captured here: /home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/abdul_waheed/Music/rv32_for_fyp/project_2/project_2.runs/impl_1/soc.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
