
"smart_sources:2025/arqui1/arquitectura del MIPS.md": {"path":"2025/arqui1/arquitectura del MIPS.md","last_embed":{"hash":null},"embeddings":{},"last_read":{"hash":"145rkge","at":1757888045670},"class_name":"SmartSource","last_import":{"mtime":1748896542131,"size":3638,"at":1757888045706,"hash":"145rkge"},"blocks":{"#":[1,8],"##{1}":[2,3],"##{2}":[4,4],"##{3}":[5,5],"##{4}":[6,6],"##{5}":[7,8],"####repaso":[9,23],"####repaso#{1}":[10,10],"####repaso#{2}":[11,11],"####repaso#{3}":[12,12],"####repaso#{4}":[13,13],"####repaso#{5}":[14,14],"####repaso#{6}":[15,17],"####repaso#{7}":[18,18],"####repaso#{8}":[19,19],"####repaso#{9}":[20,20],"####repaso#{10}":[21,23],"###repertorio de instrucciones":[24,56],"###repertorio de instrucciones#{1}":[25,25],"###repertorio de instrucciones#{2}":[26,26],"###repertorio de instrucciones#{3}":[27,56],"###repaso[2]":[57,71],"###repaso[2]#{1}":[58,71],"###diseno del microprocesador MIPS":[72,103],"###diseno del microprocesador MIPS#{1}":[73,75],"###diseno del microprocesador MIPS#{2}":[76,79],"###diseno del microprocesador MIPS#{3}":[80,81],"###diseno del microprocesador MIPS#{4}":[82,84],"###diseno del microprocesador MIPS#{5}":[85,85],"###diseno del microprocesador MIPS#{6}":[86,89],"###diseno del microprocesador MIPS#{7}":[90,101],"###diseno del microprocesador MIPS#{8}":[102,103]},"outlinks":[{"title":"Pasted image 20250602071115.png","target":"Pasted image 20250602071115.png","line":22},{"title":"Pasted image 20250602071158.png","target":"Pasted image 20250602071158.png","line":27},{"title":"Pasted image 20250602071220.png","target":"Pasted image 20250602071220.png","line":30},{"title":"Pasted image 20250602071309.png","target":"Pasted image 20250602071309.png","line":37},{"title":"Pasted image 20250602071323.png","target":"Pasted image 20250602071323.png","line":38},{"title":"Pasted image 20250602071336.png","target":"Pasted image 20250602071336.png","line":41},{"title":"Pasted image 20250602071418.png","target":"Pasted image 20250602071418.png","line":46},{"title":"Pasted image 20250602071429.png","target":"Pasted image 20250602071429.png","line":47},{"title":"Pasted image 20250602071542.png","target":"Pasted image 20250602071542.png","line":47},{"title":"Pasted image 20250602071558.png","target":"Pasted image 20250602071558.png","line":48},{"title":"Pasted image 20250602071608.png","target":"Pasted image 20250602071608.png","line":51},{"title":"Pasted image 20250602071626.png","target":"Pasted image 20250602071626.png","line":54},{"title":"Pasted image 20250602071637.png","target":"Pasted image 20250602071637.png","line":55},{"title":"Pasted image 20250602071830.png","target":"Pasted image 20250602071830.png","line":69},{"title":"Pasted image 20250602072003.png","target":"Pasted image 20250602072003.png","line":81},{"title":"Pasted image 20250602072208.png","target":"Pasted image 20250602072208.png","line":91},{"title":"Pasted image 20250602072214.png","target":"Pasted image 20250602072214.png","line":92},{"title":"Pasted image 20250602072221.png","target":"Pasted image 20250602072221.png","line":93},{"title":"Pasted image 20250602072228.png","target":"Pasted image 20250602072228.png","line":94},{"title":"Pasted image 20250602072303.png","target":"Pasted image 20250602072303.png","line":95},{"title":"Pasted image 20250602073300.png","target":"Pasted image 20250602073300.png","line":96},{"title":"Pasted image 20250602073312.png","target":"Pasted image 20250602073312.png","line":97},{"title":"Pasted image 20250602073320.png","target":"Pasted image 20250602073320.png","line":98},{"title":"Pasted image 20250602073329.png","target":"Pasted image 20250602073329.png","line":99},{"title":"Pasted image 20250602073337.png","target":"Pasted image 20250602073337.png","line":100},{"title":"Pasted image 20250602073346.png","target":"Pasted image 20250602073346.png","line":101},{"title":"Pasted image 20250602074259.png","target":"Pasted image 20250602074259.png","line":103}],"task_lines":[]},