

================================================================
== Vivado HLS Report for 'sqrt_fixed_32_32_s'
================================================================
* Date:           Sat Sep 21 22:26:09 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met
* Solution:       solution_test
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2l-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.196|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|     1369|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|        9|    -|
|Register         |        0|      -|      312|       32|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|      312|     1410|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |res_I_V_fu_1483_p2           |     +    |      0|  0|  23|           1|          16|
    |loc_V_1_10_trunc_fu_1034_p2  |     -    |      0|  0|  20|          13|          13|
    |loc_V_1_11_trunc_fu_1116_p2  |     -    |      0|  0|  21|          14|          14|
    |loc_V_1_12_trunc_fu_1198_p2  |     -    |      0|  0|  22|          15|          15|
    |loc_V_1_13_trunc_fu_1278_p2  |     -    |      0|  0|  23|          16|          16|
    |loc_V_1_14_trunc_fu_1355_p2  |     -    |      0|  0|  24|          17|          17|
    |loc_V_1_15_trunc_fu_1421_p2  |     -    |      0|  0|  25|          18|          18|
    |loc_V_1_1_trunc_fu_310_p2    |     -    |      0|  0|  12|           4|           4|
    |loc_V_1_2_trunc_fu_392_p2    |     -    |      0|  0|  15|           5|           5|
    |loc_V_1_3_trunc_fu_474_p2    |     -    |      0|  0|  15|           6|           6|
    |loc_V_1_4_trunc_fu_556_p2    |     -    |      0|  0|  15|           7|           7|
    |loc_V_1_5_trunc_fu_631_p2    |     -    |      0|  0|  15|           8|           8|
    |loc_V_1_6_trunc_fu_713_p2    |     -    |      0|  0|  16|           9|           9|
    |loc_V_1_7_trunc_fu_795_p2    |     -    |      0|  0|  17|          10|          10|
    |loc_V_1_8_trunc_fu_877_p2    |     -    |      0|  0|  18|          11|          11|
    |loc_V_1_9_trunc_fu_952_p2    |     -    |      0|  0|  19|          12|          12|
    |tmp_13_10_fu_1110_p2         |   icmp   |      0|  0|  13|          14|          14|
    |tmp_13_11_fu_1192_p2         |   icmp   |      0|  0|  13|          15|          15|
    |tmp_13_12_fu_1273_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_13_13_fu_1349_p2         |   icmp   |      0|  0|  20|          17|          17|
    |tmp_13_14_fu_1415_p2         |   icmp   |      0|  0|  20|          18|          18|
    |tmp_13_1_fu_304_p2           |   icmp   |      0|  0|   9|           4|           4|
    |tmp_13_2_fu_386_p2           |   icmp   |      0|  0|  11|           5|           5|
    |tmp_13_3_fu_468_p2           |   icmp   |      0|  0|  11|           6|           6|
    |tmp_13_4_fu_550_p2           |   icmp   |      0|  0|  11|           7|           7|
    |tmp_13_5_fu_625_p2           |   icmp   |      0|  0|  11|           8|           8|
    |tmp_13_6_fu_707_p2           |   icmp   |      0|  0|  13|           9|           9|
    |tmp_13_7_fu_789_p2           |   icmp   |      0|  0|  13|          10|          10|
    |tmp_13_8_fu_871_p2           |   icmp   |      0|  0|  13|          11|          11|
    |tmp_13_9_fu_946_p2           |   icmp   |      0|  0|  13|          12|          12|
    |tmp_13_s_fu_1028_p2          |   icmp   |      0|  0|  13|          13|          13|
    |tmp_16_fu_1477_p2            |   icmp   |      0|  0|  21|          35|          35|
    |agg_result_V_fu_1497_p3      |  select  |      0|  0|  16|           1|           1|
    |loc_V_1_fu_236_p3            |  select  |      0|  0|   2|           1|           2|
    |p_Val2_s_84_fu_1489_p3       |  select  |      0|  0|  16|           1|          16|
    |res_I_1_10_fu_1144_p3        |  select  |      0|  0|  16|           1|          16|
    |res_I_1_11_fu_1226_p3        |  select  |      0|  0|  16|           1|          16|
    |res_I_1_12_fu_1303_p3        |  select  |      0|  0|  16|           1|          16|
    |res_I_1_13_fu_1383_p3        |  select  |      0|  0|  16|           1|          16|
    |res_I_1_14_fu_1449_p3        |  select  |      0|  0|  16|           1|          16|
    |res_I_1_1_fu_338_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_2_fu_420_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_3_fu_502_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_4_fu_581_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_5_fu_659_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_6_fu_741_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_7_fu_823_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_8_fu_902_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_9_fu_980_p3          |  select  |      0|  0|  16|           1|          16|
    |res_I_1_fu_256_p3            |  select  |      0|  0|  17|           1|          17|
    |res_I_1_s_fu_1062_p3         |  select  |      0|  0|  16|           1|          16|
    |x_l_I_1_10_fu_1152_p3        |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_11_fu_1234_p3        |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_12_fu_1310_p3        |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_13_fu_1391_p3        |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_14_fu_1457_p3        |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_1_fu_346_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_2_fu_428_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_3_fu_510_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_4_fu_587_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_5_fu_667_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_6_fu_749_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_7_fu_831_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_8_fu_908_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_9_fu_988_p3          |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_fu_264_p3            |  select  |      0|  0|  35|           1|          35|
    |x_l_I_1_s_fu_1070_p3         |  select  |      0|  0|  35|           1|          35|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|1369|         401|        1217|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_ce_reg                 |   1|   0|    1|          0|
    |ap_return_int_reg         |  16|   0|   16|          0|
    |loc_V_1_4_trunc_reg_1527  |   7|   0|    7|          0|
    |loc_V_1_8_trunc_reg_1550  |  11|   0|   11|          0|
    |p_Result_45_12_reg_1567   |  14|   0|   14|          0|
    |p_Result_49_12_reg_1572   |  16|   0|   16|          0|
    |res_I_1_11_reg_1555       |  16|   0|   16|          0|
    |res_I_1_3_reg_1509        |  16|   0|   16|          0|
    |res_I_1_7_reg_1532        |  16|   0|   16|          0|
    |tmp_13_4_reg_1521         |   1|   0|    1|          0|
    |tmp_13_8_reg_1544         |   1|   0|    1|          0|
    |tmp_reg_1504              |   1|   0|    1|          0|
    |x_V_int_reg               |  27|   0|   27|          0|
    |x_l_I_1_11_reg_1561       |  35|   0|   35|          0|
    |x_l_I_1_3_reg_1515        |  35|   0|   35|          0|
    |x_l_I_1_7_reg_1538        |  35|   0|   35|          0|
    |tmp_reg_1504              |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 312|  32|  249|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sqrt_fixed<32, 32> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sqrt_fixed<32, 32> | return value |
|ap_return  | out |   16| ap_ctrl_hs | sqrt_fixed<32, 32> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | sqrt_fixed<32, 32> | return value |
|x_V        |  in |   27|   ap_none  |         x_V        |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

