
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version Q-2019.12-SP5-5 for linux64 - Mar 21, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# module load syn/syn/2013
# run this file with: dc_shell-xg-t -f dcopt.tcl | tee dcopt.out
# evince /usr/local/packages/SAED32_EDK/lib/stdcell_rvt/doc/SAED32.28nm_Digital_Standard_Cell_Library_b100_01312012.pdf
# or http://esc.inu.ac.kr/~chung/SAED_DOC.pdf
set search_path [list .]
.
set edk_home /soc/vlsi/PDK/SAED32_EDK_01132015/
/soc/vlsi/PDK/SAED32_EDK_01132015/
set io_dir $edk_home/lib/io_std
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std
set pll_dir $edk_home/lib/pll
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll
set stdcell_dir $edk_home/lib/stdcell_hvt
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt
## Setup DB
set io_db_dir $io_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm
set pll_db_dir $pll_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm
set stdcell_db_dir $stdcell_dir/db_nldm
/soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm
set synthetic_library dw_foundation.sldb
dw_foundation.sldb
set link_library "*  $stdcell_db_dir/saed32hvt_ss0p95v125c.db   $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db  $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db     $synthetic_library"
*  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db     dw_foundation.sldb
set target_library "  $stdcell_db_dir/saed32hvt_ss0p95v125c.db  $pll_db_dir/saed32pll_ss0p95v125c_2p25v.db   $io_db_dir/saed32io_fc_ss0p95v125c_2p25v.db  "
  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db  /soc/vlsi/PDK/SAED32_EDK_01132015//lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db   /soc/vlsi/PDK/SAED32_EDK_01132015//lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db  
set abreports_dir ab_reports
ab_reports
if { ! [ file exists $abreports_dir ] } {
         file mkdir $abreports_dir
}
sh rm -rf ./WORK
define_design_lib WORK -path WORK
1
read_file -f ddc  designs/PE.ddc
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/soc/vlsi/PDK/SAED32_EDK_01132015/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/local/packages/synopsys/design_compiler/syn/Q-2019.12-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32io_fc_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Reading ddc file '/home/titan/engrkashif/aisoc/pcpaf_gemmini/dc_pcpaf_synthesis/816/pe/k14/designs/PE.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 3 designs.
Current design is 'PE_64'.
PE_64 r4_mb8 SNPS_CLOCK_GATE_HIGH_PE_64
report_area -hier > $abreports_dir/ab.txt
report_register > $abreports_dir/abreg.txt
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell>  
****************************************
Report : register
Design : PE_64
Version: Q-2019.12-SP5-5
Date   : Fri Apr 30 16:41:27 2021
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
c1_c_reg[0]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_c_reg[1]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_c_reg[2]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_c_reg[3]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_c_reg[4]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_c_reg[5]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_c_reg[6]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_c_reg[7]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[0]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[1]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[2]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[3]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[4]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[5]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[6]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[7]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[8]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[9]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[10]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[11]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[12]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[13]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[14]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c1_s_reg[15]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[0]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[1]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[2]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[3]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[4]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[5]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[6]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_c_reg[7]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[0]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[1]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[2]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[3]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[4]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[5]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[6]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[7]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[8]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[9]               DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[10]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[11]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[12]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[13]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[14]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
c2_s_reg[15]              DFFX1_HVT       saed32hvt_ss0p95v125c
                                                          6.607744  n
--------------------------------------------------------------------------------
Total 48 cells                                            317.171722
1
dc_shell> 
Memory usage for this session 143 Mbytes.
Memory usage for this session including child processes 143 Mbytes.
CPU usage for this session 4 seconds ( 0.00 hours ).
Elapsed time for this session 241416 seconds ( 67.06 hours ).

Thank you...
