// Seed: 3575916818
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  input id_12;
  inout id_11;
  input id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  logic id_13;
  logic id_14;
  always id_6 = 1;
  assign id_4 = (id_12);
  logic id_15;
  assign id_11 = 1;
  assign id_6  = id_14;
  logic id_16;
  logic id_17;
endmodule
`resetall
module module_1 (
    output id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    output id_7
);
  logic id_14, id_15;
  logic id_16 = 1;
  type_1 id_17 (
      .id_0 (1),
      .id_1 (1 - 1),
      .id_2 (id_5),
      .id_3 (id_8),
      .id_4 (id_12),
      .id_5 (1'b0 - 1),
      .id_6 (id_2),
      .id_7 (1),
      .id_8 (1),
      .id_9 ({id_7{0 + id_15}}),
      .id_10({id_0[1], 1, id_2[1]}),
      .id_11((1))
  );
endmodule
