
---------- Begin Simulation Statistics ----------
final_tick                               1453701300500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 818689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729848                       # Number of bytes of host memory used
host_op_rate                                  1445908                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   855.03                       # Real time elapsed on the host
host_tick_rate                             1700183587                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   700000001                       # Number of instructions simulated
sim_ops                                    1236288758                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.453701                       # Number of seconds simulated
sim_ticks                                1453701300500                       # Number of ticks simulated
system.cpu.Branches                         144656029                       # Number of branches fetched
system.cpu.committedInsts                   700000001                       # Number of instructions committed
system.cpu.committedOps                    1236288758                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       2907402601                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 2907402601                       # Number of busy cycles
system.cpu.num_cc_register_reads            808930829                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           452007801                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    137646909                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1233610533                       # Number of integer alu accesses
system.cpu.num_int_insts                   1233610533                       # number of integer instructions
system.cpu.num_int_register_reads          2616961076                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1051893189                       # number of times the integer registers were written
system.cpu.num_load_insts                   215972114                       # Number of load instructions
system.cpu.num_mem_refs                     252875395                       # number of memory refs
system.cpu.num_store_insts                   36903281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1617727      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 981803112     79.41%     79.54% # Class of executed instruction
system.cpu.op_class::IntMult                   129327      0.01%     79.55% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.55% # Class of executed instruction
system.cpu.op_class::MemRead                215678298     17.44%     96.99% # Class of executed instruction
system.cpu.op_class::MemWrite                36610776      2.96%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.02%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1236436247                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1254884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2543028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14431387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          681                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28863778                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            681                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    238288866                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        238288866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    238325217                       # number of overall hits
system.cpu.dcache.overall_hits::total       238325217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14395161                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14395161                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14431186                       # number of overall misses
system.cpu.dcache.overall_misses::total      14431186                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 285799808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 285799808500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 285799808500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 285799808500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    252684027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    252684027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    252756403                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    252756403                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.056969                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056969                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057095                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057095                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19853.880655                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19853.880655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19804.318820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19804.318820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7699345                       # number of writebacks
system.cpu.dcache.writebacks::total           7699345                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     14395160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14395160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     14431154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14431154                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 271404645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 271404645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 272115170500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 272115170500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.056969                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056969                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.057095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057095                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18853.881826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18853.881826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18856.092209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18856.092209                       # average overall mshr miss latency
system.cpu.dcache.replacements               14430642                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    205760303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       205760303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     10167804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10167804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 185099322000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 185099322000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    215928107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    215928107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.047089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047089                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18204.454177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18204.454177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     10167803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10167803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 174931516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 174931516000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17204.455672                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17204.455672                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     32528563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32528563                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4227357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4227357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 100700486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 100700486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36755920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36755920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.115012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.115012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23821.145576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23821.145576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      4227357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4227357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  96473129500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  96473129500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.115012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.115012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22821.145576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22821.145576                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.977402                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           252756371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14431154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.514633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.977402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         519943960                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        519943960                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   216000547                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    36903289                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       5146259                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       3682737                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    929462198                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        929462198                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    929462198                       # number of overall hits
system.cpu.icache.overall_hits::total       929462198                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92605000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    929463435                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    929463435                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    929463435                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    929463435                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          745                       # number of writebacks
system.cpu.icache.writebacks::total               745                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.replacements                    745                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    929462198                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       929462198                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    929463435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    929463435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.201968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           929463435                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          751385.153597                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.201968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1858928107                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1858928107                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   929463484                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1453701300500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             13144145                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13144247                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data            13144145                       # number of overall hits
system.l2.overall_hits::total                13144247                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1287009                       # number of demand (read+write) misses
system.l2.demand_misses::total                1288144                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data           1287009                       # number of overall misses
system.l2.overall_misses::total               1288144                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 112450505500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     112538907000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 112450505500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    112538907000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         14431154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14432391                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        14431154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14432391                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.089183                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.089254                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.089183                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.089254                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87373.519144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87365.160262                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87373.519144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87365.160262                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              871630                       # number of writebacks
system.l2.writebacks::total                    871630                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1287009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1288144                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1287009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1288144                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  99580415500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  99657467000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  99580415500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  99657467000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.089183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.089183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.089254                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77373.519144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77365.160262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77373.519144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77365.160262                       # average overall mshr miss latency
system.l2.replacements                        1255565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7699345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7699345                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7699345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7699345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          745                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           3663453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3663453                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          563904                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              563904                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  51665264500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51665264500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       4227357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4227357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.133394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.133394                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91620.673909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91620.673909                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       563904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         563904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  46026224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46026224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.133394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.133394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81620.673909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81620.673909                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       9480692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9480692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       723105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          723105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  60785241000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60785241000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     10203797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10203797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.070866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.070866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84061.430913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84061.430913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       723105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       723105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  53554191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53554191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74061.430913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74061.430913                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32719.284734                       # Cycle average of tags in use
system.l2.tags.total_refs                    28863777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1288333                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.403972                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.902531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.534769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32677.847435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998513                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        13950                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 232198549                       # Number of tag accesses
system.l2.tags.data_accesses                232198549                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    871630.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1282839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49837                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49837                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3795995                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             822977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1288144                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     871630                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1288144                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   871630                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4170                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1288144                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               871630                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1283632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  37510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  49849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  49849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  49843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        49837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.763128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.265265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.792161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         49727     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      0.21%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.489094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.466766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.867326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12329     24.74%     24.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              992      1.99%     26.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36329     72.90%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49837                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  266880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                82441216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55784320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     56.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1453700996500                       # Total gap between requests
system.mem_ctrls.avgGap                     673080.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     82101696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     55782656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 49968.999804165753                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 56477693.162798412144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 38372845.907762192190                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1287009                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       871630                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30689000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  46885259000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 34882499654250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27038.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36429.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  40019847.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     82368576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      82441216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     55784320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     55784320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1287009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1288144                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       871630                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        871630                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        49969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     56661280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         56711249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        49969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        49969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     38373991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        38373991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     38373991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        49969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     56661280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        95085239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1283974                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              871604                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        69301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        70650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        62925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        70838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        74476                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        78047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        87288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        87449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        86503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        86646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        87840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        84090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        86711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        90932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        86340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        73938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        46407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        46790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        40850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        45597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        49504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        54239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        60598                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        60423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        58161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        59804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        61046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        57752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        58533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        62089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        59626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        50185                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             22841435500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6419870000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        46915948000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17789.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36539.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              446740                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             323867                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            34.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           37.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1384970                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    99.610048                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.629120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    99.182347                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1085481     78.38%     78.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       193135     13.95%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        68140      4.92%     97.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        17713      1.28%     98.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10089      0.73%     99.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         4035      0.29%     99.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1782      0.13%     99.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1510      0.11%     99.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3085      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1384970                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              82174336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           55782656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               56.527662                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               38.372846                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               35.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4477494000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2379844500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     4290954360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2111009760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 114753902640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 251856219120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 346131852000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  726001276380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.415716                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 897487643000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  48542260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 507671397500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      5411198940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2876116650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     4876620000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    2438763120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 114753902640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 256122393240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 342539284320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  729018278910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.491110                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 888128197000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  48542260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 517030843500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             724240                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       871630                       # Transaction distribution
system.membus.trans_dist::CleanEvict           383254                       # Transaction distribution
system.membus.trans_dist::ReadExReq            563904                       # Transaction distribution
system.membus.trans_dist::ReadExResp           563904                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        724240                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3831172                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      3831172                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3831172                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    138225536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    138225536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               138225536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1288144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1288144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1288144                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          6043803000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7039826750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          10205034                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8570975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7115232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4227357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4227357                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10203797                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     43292950                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              43296169                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1416351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1416478784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1255565                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55784320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15687956                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006593                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15687274    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    682      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15687956                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1453701300500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        22131979000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21646731000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
