Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Mon Jun 18 02:16:39 2018
| Host             : DESKTOP-F0JIDD9 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.160        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.063        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.018 |     2779 |       --- |             --- |
|   LUT as Logic           |     0.015 |     1571 |     63400 |            2.48 |
|   LUT as Distributed RAM |     0.001 |      200 |     19000 |            1.05 |
|   Register               |    <0.001 |      432 |    126800 |            0.34 |
|   CARRY4                 |    <0.001 |       66 |     15850 |            0.42 |
|   F7/F8 Muxes            |    <0.001 |      207 |     63400 |            0.33 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       32 |       --- |             --- |
| Signals                  |     0.018 |     2101 |       --- |             --- |
| I/O                      |     0.026 |       48 |       210 |           22.86 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.160 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.037 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.011 |       0.007 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| top                          |     0.063 |
|   c1                         |    <0.001 |
|   c3                         |    <0.001 |
|   dmem                       |     0.001 |
|     RAM_reg_0_127_0_0        |    <0.001 |
|     RAM_reg_0_127_10_10      |    <0.001 |
|     RAM_reg_0_127_11_11      |    <0.001 |
|     RAM_reg_0_127_12_12      |    <0.001 |
|     RAM_reg_0_127_13_13      |    <0.001 |
|     RAM_reg_0_127_14_14      |    <0.001 |
|     RAM_reg_0_127_15_15      |    <0.001 |
|     RAM_reg_0_127_16_16      |    <0.001 |
|     RAM_reg_0_127_17_17      |    <0.001 |
|     RAM_reg_0_127_18_18      |    <0.001 |
|     RAM_reg_0_127_19_19      |    <0.001 |
|     RAM_reg_0_127_1_1        |    <0.001 |
|     RAM_reg_0_127_20_20      |    <0.001 |
|     RAM_reg_0_127_21_21      |    <0.001 |
|     RAM_reg_0_127_22_22      |    <0.001 |
|     RAM_reg_0_127_23_23      |    <0.001 |
|     RAM_reg_0_127_24_24      |    <0.001 |
|     RAM_reg_0_127_25_25      |    <0.001 |
|     RAM_reg_0_127_26_26      |    <0.001 |
|     RAM_reg_0_127_27_27      |    <0.001 |
|     RAM_reg_0_127_28_28      |    <0.001 |
|     RAM_reg_0_127_29_29      |    <0.001 |
|     RAM_reg_0_127_2_2        |    <0.001 |
|     RAM_reg_0_127_30_30      |    <0.001 |
|     RAM_reg_0_127_31_31      |    <0.001 |
|     RAM_reg_0_127_3_3        |    <0.001 |
|     RAM_reg_0_127_4_4        |    <0.001 |
|     RAM_reg_0_127_5_5        |    <0.001 |
|     RAM_reg_0_127_6_6        |    <0.001 |
|     RAM_reg_0_127_7_7        |    <0.001 |
|     RAM_reg_0_127_8_8        |    <0.001 |
|     RAM_reg_0_127_9_9        |    <0.001 |
|   mips                       |     0.032 |
|     c                        |     0.006 |
|       regE                   |     0.006 |
|       regM                   |    <0.001 |
|       regW                   |    <0.001 |
|     dp                       |     0.026 |
|       aluoutMreg             |     0.003 |
|       aluoutWreg             |    <0.001 |
|       forwardaDmux           |    <0.001 |
|       forwardaEmux           |    <0.001 |
|       forwardbDmux           |    <0.001 |
|       forwardbEmux           |    <0.001 |
|       instrDreg              |     0.005 |
|       pcFreg                 |     0.001 |
|       pcaddD                 |    <0.001 |
|       pcaddF                 |    <0.001 |
|       pcmux                  |    <0.001 |
|       pcplus4Dreg            |    <0.001 |
|       pcplus4Ereg            |    <0.001 |
|       rdEreg                 |     0.002 |
|       readdataWreg           |    <0.001 |
|       rf                     |     0.002 |
|         rf_reg_r1_0_31_0_5   |    <0.001 |
|         rf_reg_r1_0_31_12_17 |    <0.001 |
|         rf_reg_r1_0_31_18_23 |    <0.001 |
|         rf_reg_r1_0_31_24_29 |    <0.001 |
|         rf_reg_r1_0_31_30_31 |    <0.001 |
|         rf_reg_r1_0_31_6_11  |    <0.001 |
|         rf_reg_r2_0_31_0_5   |    <0.001 |
|         rf_reg_r2_0_31_12_17 |    <0.001 |
|         rf_reg_r2_0_31_18_23 |    <0.001 |
|         rf_reg_r2_0_31_24_29 |    <0.001 |
|         rf_reg_r2_0_31_30_31 |    <0.001 |
|         rf_reg_r2_0_31_6_11  |    <0.001 |
|         rf_reg_r3_0_31_0_5   |    <0.001 |
|         rf_reg_r3_0_31_12_17 |    <0.001 |
|         rf_reg_r3_0_31_18_23 |    <0.001 |
|         rf_reg_r3_0_31_24_29 |    <0.001 |
|         rf_reg_r3_0_31_30_31 |    <0.001 |
|         rf_reg_r3_0_31_6_11  |    <0.001 |
|       rsEreg                 |    <0.001 |
|       rtEreg                 |    <0.001 |
|       saEreg                 |    <0.001 |
|       signimmEreg            |    <0.001 |
|       srcaEreg               |    <0.001 |
|       srcamux                |     0.002 |
|       srcbEreg               |    <0.001 |
|       srcbmux                |     0.001 |
|       writedataMreg          |    <0.001 |
|       writeregMreg           |    <0.001 |
|       writeregWreg           |    <0.001 |
+------------------------------+-----------+


