TimeQuest Timing Analyzer report for SG_PnR_proj
Wed Apr 24 12:25:11 2013
Quartus II 64-Bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 21. Slow Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 22. Slow Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 25. Slow Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 26. Slow Model Removal: 'fpga_clk'
 27. Slow Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Fast Model Setup Summary
 41. Fast Model Hold Summary
 42. Fast Model Recovery Summary
 43. Fast Model Removal Summary
 44. Fast Model Minimum Pulse Width Summary
 45. Fast Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 46. Fast Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 47. Fast Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 48. Fast Model Setup: 'fpga_clk'
 49. Fast Model Hold: 'fpga_clk'
 50. Fast Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 51. Fast Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 52. Fast Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 53. Fast Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 54. Fast Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 55. Fast Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 56. Fast Model Recovery: 'fpga_clk'
 57. Fast Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 58. Fast Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 59. Fast Model Removal: 'fpga_clk'
 60. Fast Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 61. Fast Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'
 62. Fast Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'
 63. Fast Model Minimum Pulse Width: 'fpga_clk'
 64. Fast Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Multicorner Timing Analysis Summary
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Setup Transfers
 79. Hold Transfers
 80. Recovery Transfers
 81. Removal Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; SG_PnR_proj                                                      ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Wed Apr 24 12:25:06 2013 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                               ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; fpga_clk                                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                      ; { fpga_clk }                                                           ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Generated ; 7.500  ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] } ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] } ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0] ; { global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] } ;
+--------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
; 100.82 MHz ; 100.82 MHz      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;                                                               ;
; 124.75 MHz ; 124.75 MHz      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;                                                               ;
; 172.86 MHz ; 172.86 MHz      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;                                                               ;
; 921.66 MHz ; 420.17 MHz      ; fpga_clk                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                    ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.081  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.232  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.874  ; 0.000         ;
; fpga_clk                                                           ; 18.915 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                    ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; fpga_clk                                                           ; 0.391 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                 ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; -1.366 ; -1.366        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; -1.154 ; -2.308        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.880  ; 0.000         ;
; fpga_clk                                                           ; 17.384 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                 ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 1.039 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.066 ; 0.000         ;
; fpga_clk                                                           ; 2.242 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 3.424 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                                           ; 9.000  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.081 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.976      ;
; 0.084 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.970      ;
; 0.120 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.937      ;
; 0.123 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.931      ;
; 0.162 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.892      ;
; 0.201 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.853      ;
; 0.206 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 9.842      ;
; 0.208 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 9.840      ;
; 0.209 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.838      ;
; 0.248 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.799      ;
; 0.273 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.785      ;
; 0.282 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.776      ;
; 0.286 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 9.776      ;
; 0.289 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 9.770      ;
; 0.290 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.767      ;
; 0.293 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.761      ;
; 0.312 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.746      ;
; 0.321 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.737      ;
; 0.354 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 9.708      ;
; 0.357 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 9.702      ;
; 0.367 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 9.692      ;
; 0.371 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.683      ;
; 0.384 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[1]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.673      ;
; 0.397 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.655      ;
; 0.406 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.646      ;
; 0.408 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.649      ;
; 0.411 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.643      ;
; 0.414 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.638      ;
; 0.416 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 9.646      ;
; 0.418 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.629      ;
; 0.419 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 9.640      ;
; 0.421 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.637      ;
; 0.423 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[1]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.634      ;
; 0.435 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 9.624      ;
; 0.439 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.613      ;
; 0.439 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[2] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.608      ;
; 0.449 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 9.599      ;
; 0.460 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.598      ;
; 0.467 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.590      ;
; 0.470 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.584      ;
; 0.471 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 9.570      ;
; 0.478 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[2] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.569      ;
; 0.478 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.585      ;
; 0.482 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.576      ;
; 0.482 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.570      ;
; 0.487 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.576      ;
; 0.489 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.565      ;
; 0.491 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.567      ;
; 0.497 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.094      ; 9.562      ;
; 0.513 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 9.551      ;
; 0.513 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 9.551      ;
; 0.513 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.028      ; 9.551      ;
; 0.516 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 9.532      ;
; 0.517 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~21                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.032      ; 9.551      ;
; 0.525 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[3] ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.076      ; 9.516      ;
; 0.536 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 9.512      ;
; 0.536 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.511      ;
; 0.544 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.508      ;
; 0.545 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                         ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.507      ;
; 0.546 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.517      ;
; 0.548 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.506      ;
; 0.555 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.508      ;
; 0.560 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.083      ; 9.488      ;
; 0.579 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.475      ;
; 0.581 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[7]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.088      ; 9.472      ;
; 0.589 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[1]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 9.473      ;
; 0.593 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.464      ;
; 0.593 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.464      ;
; 0.593 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[1]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.092      ; 9.464      ;
; 0.595 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.452      ;
; 0.596 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                    ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.086      ; 9.455      ;
; 0.596 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.458      ;
; 0.596 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.458      ;
; 0.600 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.458      ;
; 0.601 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.451      ;
; 0.608 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.455      ;
; 0.609 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.449      ;
; 0.617 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.446      ;
; 0.618 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[1] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.436      ;
; 0.620 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[7]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.088      ; 9.433      ;
; 0.621 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[3] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.426      ;
; 0.626 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.437      ;
; 0.628 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 9.428      ;
; 0.630 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.428      ;
; 0.637 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.091      ; 9.419      ;
; 0.638 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.414      ;
; 0.644 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[2] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.408      ;
; 0.647 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.087      ; 9.405      ;
; 0.648 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[2] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.399      ;
; 0.657 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[1]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.097      ; 9.405      ;
; 0.658 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[5]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.088      ; 9.395      ;
; 0.659 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.399      ;
; 0.660 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[3] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.082      ; 9.387      ;
; 0.668 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[8]                    ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.088      ; 9.385      ;
; 0.668 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg9 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.093      ; 9.390      ;
; 0.674 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg7 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.380      ;
; 0.674 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o      ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.380      ;
; 0.678 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.090      ; 9.377      ;
; 0.678 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[6] ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.089      ; 9.376      ;
; 0.694 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.098      ; 9.369      ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.232 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 2.304      ;
; 0.236 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 2.300      ;
; 0.394 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 2.142      ;
; 0.498 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 2.038      ;
; 0.505 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 2.031      ;
; 0.507 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 2.029      ;
; 0.676 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.863      ;
; 0.725 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.811      ;
; 0.726 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.810      ;
; 0.814 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.725      ;
; 0.847 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.028     ; 1.661      ;
; 0.988 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.551      ;
; 1.001 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.538      ;
; 1.018 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 1.492      ;
; 1.057 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[5]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[5]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.477      ;
; 1.085 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.032      ; 1.483      ;
; 1.113 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.421      ;
; 1.120 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.414      ;
; 1.128 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.406      ;
; 1.143 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 1.367      ;
; 1.164 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.028     ; 1.344      ;
; 1.188 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.351      ;
; 1.204 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.335      ;
; 1.237 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 1.293      ;
; 1.244 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.290      ;
; 1.264 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[1]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[1]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.271      ;
; 1.285 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.252      ;
; 1.286 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.251      ;
; 1.288 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.248      ;
; 1.297 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.240      ;
; 1.299 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 1.211      ;
; 1.431 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 1.106      ;
; 1.432 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.104      ;
; 1.444 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.095      ;
; 1.445 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.094      ;
; 1.481 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.058      ;
; 1.582 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.957      ;
; 1.647 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[4]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[4]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.892      ;
; 1.649 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[3]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[3]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.890      ;
; 1.715 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 5.814      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[3] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[4] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[5] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[6] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[7] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.717 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.832      ;
; 1.747 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.792      ;
; 1.747 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.792      ;
; 1.749 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i        ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.790      ;
; 1.749 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.790      ;
; 1.749 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.790      ;
; 1.750 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.789      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.787      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[3] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[4] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[5] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[6] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[7] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.752 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.797      ;
; 1.753 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.786      ;
; 1.754 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready        ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[6]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[6]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.754 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[7]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[7]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.785      ;
; 1.756 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.783      ;
; 1.758 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.781      ;
; 1.760 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[2]  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[2]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.779      ;
; 1.801 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 5.728      ;
; 1.858 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.007     ; 5.671      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[3] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[4] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[5] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[6] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[7] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.860 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.013      ; 5.689      ;
; 1.907 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.596      ;
; 1.920 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[4] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.583      ;
; 1.921 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[3] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.582      ;
; 1.930 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[3] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.029      ; 5.635      ;
; 1.932 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.600      ;
; 1.933 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.570      ;
; 1.934 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[3] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.569      ;
; 1.944 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[5] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.033     ; 5.559      ;
; 1.945 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.020     ; 5.571      ;
; 1.945 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 5.587      ;
; 1.946 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 5.573      ;
; 1.946 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 5.573      ;
; 1.946 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 5.573      ;
; 1.946 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 5.573      ;
; 1.946 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 5.575      ;
; 1.946 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 5.573      ;
; 1.946 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cyc_internal ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 5.575      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.874  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[0]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 2.133      ;
; 3.014  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.997      ;
; 3.215  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[4]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.004      ; 1.825      ;
; 3.427  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[6]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.029     ; 1.580      ;
; 3.451  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[4]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.579      ;
; 3.561  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[3]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.030      ; 1.505      ;
; 3.564  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[5]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.030      ; 1.502      ;
; 3.648  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[6]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.423      ;
; 3.651  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[2]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.387      ;
; 3.734  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[5]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.296      ;
; 3.750  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[3]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.280      ;
; 3.773  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[1]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.265      ;
; 3.783  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[7]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.255      ;
; 3.837  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[1]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 1.200      ;
; 3.933  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[0]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 1.105      ;
; 4.106  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[7]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.932      ;
; 4.253  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[2]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.785      ;
; 16.984 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 8.059      ;
; 17.043 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 8.000      ;
; 17.324 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.718      ;
; 17.353 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 7.690      ;
; 17.493 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 7.549      ;
; 17.600 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.465      ;
; 17.600 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.465      ;
; 17.600 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.465      ;
; 17.629 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.436      ;
; 17.629 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.436      ;
; 17.629 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.436      ;
; 17.630 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.406      ;
; 17.642 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.424      ;
; 17.642 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.424      ;
; 17.642 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.424      ;
; 17.643 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.426      ;
; 17.658 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.032      ; 7.410      ;
; 17.671 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.395      ;
; 17.671 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.395      ;
; 17.671 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.395      ;
; 17.672 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.397      ;
; 17.681 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.386      ;
; 17.681 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.386      ;
; 17.687 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.378      ;
; 17.687 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.378      ;
; 17.687 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.378      ;
; 17.687 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.032      ; 7.381      ;
; 17.710 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.357      ;
; 17.710 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.357      ;
; 17.729 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.337      ;
; 17.729 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.337      ;
; 17.729 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.337      ;
; 17.730 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.339      ;
; 17.745 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.032      ; 7.323      ;
; 17.748 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.317      ;
; 17.748 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.317      ;
; 17.748 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.317      ;
; 17.753 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[5]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 7.290      ;
; 17.764 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.302      ;
; 17.765 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.301      ;
; 17.768 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.299      ;
; 17.768 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.299      ;
; 17.769 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.297      ;
; 17.769 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.300      ;
; 17.770 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.299      ;
; 17.771 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.295      ;
; 17.775 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.291      ;
; 17.787 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 7.260      ;
; 17.787 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 7.260      ;
; 17.787 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.011      ; 7.260      ;
; 17.790 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.276      ;
; 17.790 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.276      ;
; 17.790 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.276      ;
; 17.791 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.278      ;
; 17.793 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.273      ;
; 17.794 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.272      ;
; 17.798 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.268      ;
; 17.798 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.271      ;
; 17.799 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.270      ;
; 17.800 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.266      ;
; 17.804 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.262      ;
; 17.806 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.032      ; 7.262      ;
; 17.829 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.012      ; 7.219      ;
; 17.829 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.012      ; 7.219      ;
; 17.829 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.012      ; 7.219      ;
; 17.829 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.238      ;
; 17.829 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.031      ; 7.238      ;
; 17.830 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.015      ; 7.221      ;
; 17.845 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.014      ; 7.205      ;
; 17.851 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.215      ;
; 17.852 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.214      ;
; 17.856 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.209      ;
; 17.856 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.210      ;
; 17.856 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.213      ;
; 17.857 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.208      ;
; 17.857 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.033      ; 7.212      ;
; 17.858 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.208      ;
; 17.860 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.205      ;
; 17.862 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 7.204      ;
; 17.864 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.201      ;
; 17.866 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 7.199      ;
; 17.868 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 7.181      ;
; 17.868 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 7.181      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.915 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.121      ;
; 18.919 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.117      ;
; 18.922 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.114      ;
; 18.927 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.109      ;
; 18.928 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.108      ;
; 18.935 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.101      ;
; 18.964 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.072      ;
; 18.971 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.065      ;
; 19.076 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.960      ;
; 19.092 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.944      ;
; 19.096 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.940      ;
; 19.240 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.796      ;
; 19.242 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.794      ;
; 19.242 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.794      ;
; 19.250 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.786      ;
; 19.254 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.782      ;
; 19.379 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
; 19.379 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.657      ;
+--------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.520 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.786      ;
; 0.528 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.796      ;
; 0.674 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.940      ;
; 0.678 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.944      ;
; 0.694 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.960      ;
; 0.799 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.065      ;
; 0.806 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.072      ;
; 0.835 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.101      ;
; 0.842 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.109      ;
; 0.848 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.114      ;
; 0.851 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.117      ;
; 0.855 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.121      ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                        ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                          ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|do_refresh                                                                          ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|do_refresh                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|cyc_i_internal                                                                      ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|cyc_i_internal                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                       ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_done                                                                           ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_done                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r                                                                        ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|stall_r                                                                             ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|stall_r                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oor_r                                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oor_r                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oe_r                                                                                ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oe_r                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wr_bank_val                                                                          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wr_bank_val                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.510 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[2]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[2]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.779      ;
; 0.512 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.781      ;
; 0.514 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.783      ;
; 0.516 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[6]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[6]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[7]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[7]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.517 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.518 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.519 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[18]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[18]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.789      ;
; 0.520 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                            ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.790      ;
; 0.521 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.790      ;
; 0.521 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.790      ;
; 0.522 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.792      ;
; 0.523 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.792      ;
; 0.523 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                            ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                             ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.529 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                             ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[18]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[18]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.534 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[18]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[18]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                   ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                                 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ3_ST                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.541 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[14]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_done                                                                           ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.548 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.814      ;
; 0.551 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.556 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.619 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.885      ;
; 0.620 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.886      ;
; 0.621 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[3]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[3]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.890      ;
; 0.623 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[4]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[4]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.892      ;
; 0.634 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[0]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.900      ;
; 0.636 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.636 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|inc_sum_wr_cnt[1]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.902      ;
; 0.639 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.905      ;
; 0.641 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.907      ;
; 0.645 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[1]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.911      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                                                  ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                                                      ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.crc_st                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.crc_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|crc_err_status                                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|crc_err_status                                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|sbit_err_status                                                                                                                       ; mds_top:mds_top_inst|rx_path:rx_path_inst|sbit_err_status                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|rx_path:rx_path_inst|eof_err_status                                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|eof_err_status                                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_st                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_st                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_end_cyc_st                                                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_end_cyc_st                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.end_cyc_st                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.end_cyc_st                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.idle_st                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.idle_st                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp1_st                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp1_st                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp2_st                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp2_st                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opu_wr_en                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opu_wr_en                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_en_fifo                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_en_fifo                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_mng_1                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_mng_1                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.idle_st                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.idle_st                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[0]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[0]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_col[4]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_col[4]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[2]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[2]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[1]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[1]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[6]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[6]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[7]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[7]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[8]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[8]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[5]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[5]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[4]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[4]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[2] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[5] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[5] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[2]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[2]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[8]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[8]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[7]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[7]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[6]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[6]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[5]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[5]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[4]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[4]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[3]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[3]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[1]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[1]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[11]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[11]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[10]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[10]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[9]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[9]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[0]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[0]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[12]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[12]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[15]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[15]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[14]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[14]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[13]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[13]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[0]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[0]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[0]                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[0]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[2]                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[2]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st                                                        ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st                                              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_done_st                                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_done_st                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[1]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[1]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[1]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[1]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[5]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[5]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                                                               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[2]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[2]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[3]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[3]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[4]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[4]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[5]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[5]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[6]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[6]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[7]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[7]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st                                                        ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_read_b_st                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_read_b_st                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_st                                     ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_st                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_a_write_b_st                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_a_write_b_st                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|fifo_b_rd_en                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|fifo_b_rd_en                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_b_st                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_b_st                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|err_i_status                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|err_i_status                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_adr_st                                                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_adr_st                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|stb_internal                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|stb_internal                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_st                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_st                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_end_cyc_st                                                                     ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_end_cyc_st                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[1]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[2]                                                                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.785      ;
; 0.517 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[1]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.783      ;
; 0.519 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[6]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.523 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_ver_cond1                                                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[7]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.794      ;
; 0.531 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.800      ;
; 0.540 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[3]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[5]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.809      ;
; 0.547 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.814      ;
; 0.549 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[7]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.815      ;
; 0.550 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.816      ;
; 0.553 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.819      ;
; 0.558 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.824      ;
; 0.566 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.832      ;
; 0.656 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                           ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[0]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[4]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[5]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[6]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[4]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[6]                                                                                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[6]                                                                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[0]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[3]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[5]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.661 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[1]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[7]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[7]                                                                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.932      ;
; 0.664 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[2]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[3]                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.935      ;
; 0.676 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.940      ;
; 0.678 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.944      ;
; 0.680 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.946      ;
; 0.683 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.949      ;
; 0.687 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.953      ;
; 0.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.954      ;
; 0.690 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6~porta_address_reg1 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.060      ; 0.984      ;
; 0.692 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6~porta_address_reg3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.060      ; 0.986      ;
; 0.695 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.961      ;
; 0.697 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.963      ;
; 0.698 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6~porta_address_reg2 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.060      ; 0.992      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.366 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.009      ; 3.911      ;
; 2.498  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 2.533      ;
; 2.498  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 2.533      ;
; 4.148  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb                                               ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.376     ; 3.512      ;
; 4.148  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -2.376     ; 3.512      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.807  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 4.231      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[2]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[3]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[4]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[5]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[6]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[7]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 4.192      ;
; 5.873  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.020      ; 4.183      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d2                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d3                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d4                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|rd_addr_reg_wbm[19]                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d1[19]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|rd_addr_reg_wbm[20]                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d1[20]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.878  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|intercon:intercon_y_inst|dbg_bus_taken                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 4.161      ;
; 5.886  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready_sr[2]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.150      ;
; 5.886  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready_sr[1]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.150      ;
; 5.886  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready_sr[0]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.150      ;
; 5.886  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.150      ;
; 5.886  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 4.150      ;
; 5.890  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 4.153      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_1         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 3.836      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_2         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 3.836      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 3.836      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 3.834      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 3.848      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 3.848      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_en                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.841      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[5]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[7]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[8]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d1                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d2                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[2]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[1]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[3]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[9]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[0]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[0]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 3.852      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[4]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[6]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STOPBIT_ST                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 3.853      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[5]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[2]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[7]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[6]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[3]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 3.851      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[0]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[1]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[4]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.sof_st                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.012      ; 3.850      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[0]                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 3.845      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[0]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 3.848      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[1]                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 3.845      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[1]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 3.848      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[2]                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 3.845      ;
; 6.198  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[2]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 3.848      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.154 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb         ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.308      ;
; -1.154 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out         ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.308      ;
; 3.190  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[3]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.166     ; 4.068      ;
; 3.190  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[4]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.166     ; 4.068      ;
; 3.190  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[5]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.166     ; 4.068      ;
; 3.190  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[6]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.166     ; 4.068      ;
; 3.191  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[0]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.156     ; 4.077      ;
; 3.191  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[1]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.156     ; 4.077      ;
; 3.191  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[2]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.156     ; 4.077      ;
; 3.210  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ldqm                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.122     ; 4.092      ;
; 3.210  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ldqm~_Duplicate_1                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.122     ; 4.092      ;
; 3.210  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_we_n_r                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.122     ; 4.092      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[7]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 4.058      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[8]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 4.058      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[9]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 4.058      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[10]                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 4.058      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_bank_r[0]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.118     ; 4.095      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_bank_r[1]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.118     ; 4.095      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_cas_n_r                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.118     ; 4.095      ;
; 3.211  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.118     ; 4.095      ;
; 3.212  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.145     ; 4.067      ;
; 3.309  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.036      ; 4.263      ;
; 3.309  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.036      ; 4.263      ;
; 3.309  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.036      ; 4.263      ;
; 3.309  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.036      ; 4.263      ;
; 3.309  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.036      ; 4.263      ;
; 3.309  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.036      ; 4.263      ;
; 3.315  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.230      ;
; 3.315  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.230      ;
; 3.315  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.230      ;
; 3.315  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 4.230      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 3.915      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 3.900      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[2]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[3]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[4]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[6]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[7]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.038      ; 3.937      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.880      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.880      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.880      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.019     ; 3.880      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.906      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.906      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.007      ; 3.906      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.895      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[1]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[2]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[3]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[4]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[5]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[6]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[7]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[8]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[9]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[10]                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[11]                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[12]                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[13]                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[0]                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.894      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_200us_ST                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.895      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_PRECHARGE_ST                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.895      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.ACT_ST                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.895      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.REFRESH_ST                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|do_refresh                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.IDLE_ST                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|cyc_i_internal                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.WAIT_PRE_ST                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|we_i_r                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ0_ST                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ1_ST                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.898      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.898      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|address_r[1]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|address_r[2]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|address_r[4]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|address_r[5]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|address_r[6]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.010      ; 3.909      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|new_blen_n[0]                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[2]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.908      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[3]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.908      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[4]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.908      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[5]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.908      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.908      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[7]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.908      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ3_ST                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.898      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.898      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ_BST_STOP_ST                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.898      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.895      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.899      ;
; 3.637  ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.895      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                        ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.880 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out                                         ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                     ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.374     ; 1.782      ;
; 0.880 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out                                         ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                     ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -2.374     ; 1.782      ;
; 1.439 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 3.548      ;
; 1.447 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 3.549      ;
; 1.471 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.056      ; 3.550      ;
; 1.473 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 3.523      ;
; 1.490 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 3.522      ;
; 1.494 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 3.495      ;
; 1.497 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.059      ; 3.527      ;
; 1.498 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.062      ; 3.529      ;
; 1.502 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 3.497      ;
; 1.504 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.055      ; 3.516      ;
; 1.506 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.034      ; 3.493      ;
; 1.509 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.060      ; 3.516      ;
; 1.516 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.052      ; 3.501      ;
; 1.530 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.049      ; 3.484      ;
; 1.531 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 3.454      ;
; 1.539 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 3.455      ;
; 1.563 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.054      ; 3.456      ;
; 1.565 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 3.429      ;
; 1.582 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.045      ; 3.428      ;
; 1.586 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 3.401      ;
; 1.589 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.057      ; 3.433      ;
; 1.590 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.060      ; 3.435      ;
; 1.594 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 3.403      ;
; 1.596 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.053      ; 3.422      ;
; 1.598 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 3.399      ;
; 1.601 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.058      ; 3.422      ;
; 1.608 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.050      ; 3.407      ;
; 1.622 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.047      ; 3.390      ;
; 1.775 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 3.229      ;
; 1.783 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 3.224      ;
; 1.867 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 3.135      ;
; 1.875 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 3.130      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.085 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 2.940      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.177 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 2.846      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 2.713      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 2.689      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.403 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.014     ; 2.619      ;
; 2.433 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 2.595      ;
; 2.433 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 2.595      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.384 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.641      ;
; 17.384 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.641      ;
; 17.384 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.641      ;
; 17.384 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.641      ;
; 17.528 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.497      ;
; 17.528 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.497      ;
; 17.528 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.497      ;
; 17.528 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 2.497      ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.039 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.305      ;
; 1.039 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.305      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a3                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.510 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.011      ; 1.787      ;
; 1.736 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 2.016      ;
; 1.817 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.073      ;
; 1.817 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.073      ;
; 1.817 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.073      ;
; 1.817 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.073      ;
; 1.817 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.073      ;
; 1.817 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.073      ;
; 1.966 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.235      ;
; 1.966 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.235      ;
; 1.966 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.235      ;
; 1.966 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.235      ;
; 1.966 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.003      ; 2.235      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.024 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.282      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.054 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.306      ;
; 2.130 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.386      ;
; 2.130 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.386      ;
; 2.130 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.386      ;
; 2.130 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.386      ;
; 2.130 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.386      ;
; 2.130 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.386      ;
; 2.222 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.480      ;
; 2.222 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.480      ;
; 2.222 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.480      ;
; 2.222 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.480      ;
; 2.222 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.480      ;
; 2.222 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.480      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.280 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.013     ; 2.533      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.337 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 2.595      ;
; 2.367 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.619      ;
; 2.367 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.619      ;
; 2.367 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.619      ;
; 2.367 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.619      ;
; 2.367 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.619      ;
; 2.367 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.014     ; 2.619      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity9        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.066 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.332      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a1 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a2 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.234 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.499      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 1.463 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.725      ;
; 2.272 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.533      ;
; 2.272 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.533      ;
; 2.585 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.846      ;
; 2.585 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 2.846      ;
; 2.677 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.940      ;
; 2.677 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 2.940      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_1                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.836      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_2                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.836      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 3.836      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 3.834      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.848      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.848      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_en                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.841      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[5]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[7]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[8]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d1                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d2                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[2]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[1]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[3]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[9]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[0]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 3.852      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[4]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[6]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STOPBIT_ST                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 3.853      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[5]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[2]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[7]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[6]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[3]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.851      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[0]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[1]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[4]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.sof_st                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.012      ; 3.850      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[0]                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 3.845      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[0]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.848      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[1]                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 3.845      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[1]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.848      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[2]                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 3.845      ;
; 3.572 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[2]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 3.848      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.242 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.497      ;
; 2.242 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.497      ;
; 2.242 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.497      ;
; 2.242 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.497      ;
; 2.386 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.641      ;
; 2.386 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.641      ;
; 2.386 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.641      ;
; 2.386 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 2.641      ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                            ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.424 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                        ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 1.308      ;
; 3.424 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                        ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 1.308      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.888      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.888      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.888      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.888      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.888      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.888      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.888      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oe_r                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[3]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[11]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[2]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[10]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[1]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[0]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[8]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[7]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.883      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[15]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[6]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[14]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[5]                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[13]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.611 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[12]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.884      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[1]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[2]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[3]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[4]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[5]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[6]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[7]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[8]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[9]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[10]                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[0]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.889      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.888      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.888      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.888      ;
; 3.612 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 3.888      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|inc_sum_wr_cnt[0]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|inc_sum_wr_cnt[1]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[6]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.631 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.921      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.905      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.905      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.905      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.905      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.905      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.905      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.922      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.922      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.909      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[1]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.922      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.907      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.907      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.907      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.907      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 3.907      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 3.922      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[1]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[2]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[3]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[4]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[7]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[9]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[11]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[1]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.036      ; 3.934      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[1]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[2]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[3]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[4]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[5]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[5]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[6]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[7]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.033      ; 3.931      ;
; 3.632 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 3.893      ;
+-------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_we_reg       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; fpga_rst       ; fpga_clk   ; 4.945 ; 4.945 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 6.764 ; 6.764 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 6.332 ; 6.332 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 6.356 ; 6.356 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 6.545 ; 6.545 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 6.336 ; 6.336 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 6.489 ; 6.489 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 6.204 ; 6.204 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 6.320 ; 6.320 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 6.140 ; 6.140 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 6.468 ; 6.468 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 6.418 ; 6.418 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 6.515 ; 6.515 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 6.383 ; 6.383 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 6.564 ; 6.564 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 6.398 ; 6.398 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 6.348 ; 6.348 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 6.764 ; 6.764 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; 6.497 ; 6.497 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; fpga_rst       ; fpga_clk   ; -4.715 ; -4.715 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -5.910 ; -5.910 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -6.102 ; -6.102 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -6.126 ; -6.126 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -6.315 ; -6.315 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -6.106 ; -6.106 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -6.259 ; -6.259 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -5.974 ; -5.974 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -6.090 ; -6.090 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -5.910 ; -5.910 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -6.238 ; -6.238 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -6.188 ; -6.188 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -6.285 ; -6.285 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -6.153 ; -6.153 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -6.334 ; -6.334 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -6.168 ; -6.168 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -6.118 ; -6.118 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -6.534 ; -6.534 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; -6.267 ; -6.267 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.786 ; 5.786 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 4.655 ; 4.655 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 5.248 ; 5.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 8.165 ; 8.165 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 5.248 ; 5.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.608 ; 2.608 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.618 ; 2.618 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 5.788 ; 5.788 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 5.638 ; 5.638 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 4.882 ; 4.882 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.655 ; 5.655 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 5.672 ; 5.672 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.651 ; 5.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 5.286 ; 5.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 5.091 ; 5.091 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 5.680 ; 5.680 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 4.977 ; 4.977 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.707 ; 5.707 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 5.438 ; 5.438 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 5.736 ; 5.736 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.398 ; 5.398 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 5.788 ; 5.788 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.170 ; 5.170 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 2.642 ; 2.642 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 7.770 ; 7.770 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 6.552 ; 6.552 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 5.731 ; 5.731 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 7.791 ; 7.791 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 7.935 ; 7.935 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 7.725 ; 7.725 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 7.774 ; 7.774 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 7.774 ; 7.774 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 7.756 ; 7.756 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 7.794 ; 7.794 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 7.748 ; 7.748 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 7.935 ; 7.935 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 7.003 ; 7.003 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 6.692 ; 6.692 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 6.679 ; 6.679 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 6.804 ; 6.804 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 6.503 ; 6.503 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 6.744 ; 6.744 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 6.599 ; 6.599 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 7.003 ; 7.003 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 7.559 ; 7.559 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 7.026 ; 7.026 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.889 ; 6.889 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.945 ; 6.945 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 7.559 ; 7.559 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 7.555 ; 7.555 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 6.908 ; 6.908 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 6.844 ; 6.844 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 7.104 ; 7.104 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 6.483 ; 6.483 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 6.496 ; 6.496 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 6.503 ; 6.503 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 6.518 ; 6.518 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 7.104 ; 7.104 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 7.089 ; 7.089 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 7.101 ; 7.101 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 7.907 ; 7.907 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 7.901 ; 7.901 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 7.651 ; 7.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 7.652 ; 7.652 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 7.907 ; 7.907 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 7.707 ; 7.707 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 6.258 ; 6.258 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 7.588 ; 7.588 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 7.483 ; 7.483 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 7.600 ; 7.600 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.325 ; 6.325 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 6.611 ; 6.611 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 7.707 ; 7.707 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 8.318 ; 8.318 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 7.381 ; 7.381 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 8.318 ; 8.318 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 7.171 ; 7.171 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 7.128 ; 7.128 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 7.360 ; 7.360 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 7.030 ; 7.030 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 7.173 ; 7.173 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 6.889 ; 6.889 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 5.679 ; 5.679 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 6.889 ; 6.889 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 6.068 ; 6.068 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 6.825 ; 6.825 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 6.503 ; 6.503 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 6.367 ; 6.367 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 5.701 ; 5.701 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 5.420 ; 5.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.280 ; 4.280 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.270 ; 4.270 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 4.343 ; 4.343 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 4.332 ; 4.332 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.504 ; 4.504 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.299 ; 4.299 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.493 ; 4.493 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 5.335 ; 5.335 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.939 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 4.286 ; 4.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.275 ; 4.275 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.246 ; 4.246 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.286 ; 4.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 4.033 ; 4.033 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 3.991 ; 3.991 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.267 ; 4.267 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.056 ; 4.056 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.021 ; 4.021 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 5.355 ; 5.355 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.509 ; 4.509 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.497 ; 4.497 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.512 ; 4.512 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.484 ; 4.484 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.495 ; 4.495 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.250 ; 4.250 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.475 ; 4.475 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 5.597 ; 5.597 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.939 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.786 ; 5.786 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 4.655 ; 4.655 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 5.248 ; 5.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 7.624 ; 7.624 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 5.248 ; 5.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.608 ; 2.608 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.618 ; 2.618 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 4.882 ; 4.882 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 5.638 ; 5.638 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 4.882 ; 4.882 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.655 ; 5.655 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 5.672 ; 5.672 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.651 ; 5.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 5.286 ; 5.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 5.091 ; 5.091 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 5.680 ; 5.680 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 4.977 ; 4.977 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.707 ; 5.707 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 5.438 ; 5.438 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 5.736 ; 5.736 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.398 ; 5.398 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 5.788 ; 5.788 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.170 ; 5.170 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 2.642 ; 2.642 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 7.385 ; 7.385 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 6.552 ; 6.552 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 5.731 ; 5.731 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 7.006 ; 7.006 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 6.616 ; 6.616 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 6.616 ; 6.616 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 6.670 ; 6.670 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 6.669 ; 6.669 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 6.651 ; 6.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 6.689 ; 6.689 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 6.648 ; 6.648 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 6.862 ; 6.862 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 6.013 ; 6.013 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 6.013 ; 6.013 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 6.375 ; 6.375 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 6.159 ; 6.159 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 6.172 ; 6.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 6.413 ; 6.413 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 6.265 ; 6.265 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 6.353 ; 6.353 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 5.973 ; 5.973 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 6.159 ; 6.159 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.018 ; 6.018 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.073 ; 6.073 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 6.687 ; 6.687 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 6.684 ; 6.684 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 6.035 ; 6.035 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 5.973 ; 5.973 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 5.675 ; 5.675 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 5.675 ; 5.675 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 5.684 ; 5.684 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 5.691 ; 5.691 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 5.706 ; 5.706 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 6.297 ; 6.297 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 6.281 ; 6.281 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 6.289 ; 6.289 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 6.829 ; 6.829 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 7.106 ; 7.106 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 7.104 ; 7.104 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 6.894 ; 6.894 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 6.829 ; 6.829 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 6.899 ; 6.899 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 6.857 ; 6.857 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 7.112 ; 7.112 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 5.765 ; 5.765 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 5.765 ; 5.765 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 6.984 ; 6.984 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 7.155 ; 7.155 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 7.270 ; 7.270 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.023 ; 6.023 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 6.284 ; 6.284 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 7.203 ; 7.203 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 5.753 ; 5.753 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 6.253 ; 6.253 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 7.045 ; 7.045 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 5.963 ; 5.963 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 5.847 ; 5.847 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 6.231 ; 6.231 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 5.753 ; 5.753 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 6.218 ; 6.218 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 5.226 ; 5.226 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 5.226 ; 5.226 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 5.395 ; 5.395 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 6.592 ; 6.592 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 5.382 ; 5.382 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 6.275 ; 6.275 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 6.021 ; 6.021 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 5.909 ; 5.909 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 5.701 ; 5.701 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 5.420 ; 5.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 4.270 ; 4.270 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.280 ; 4.280 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.270 ; 4.270 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 4.343 ; 4.343 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 4.332 ; 4.332 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.504 ; 4.504 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.299 ; 4.299 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.493 ; 4.493 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 5.335 ; 5.335 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.939 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 3.991 ; 3.991 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.275 ; 4.275 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.246 ; 4.246 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.286 ; 4.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 4.033 ; 4.033 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 3.991 ; 3.991 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.267 ; 4.267 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.056 ; 4.056 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.021 ; 4.021 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 5.355 ; 5.355 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 4.250 ; 4.250 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.509 ; 4.509 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.497 ; 4.497 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.512 ; 4.512 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.484 ; 4.484 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.495 ; 4.495 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.250 ; 4.250 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.475 ; 4.475 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 5.597 ; 5.597 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.939 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.286 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.286 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.316 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.316 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.353 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.323 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.353 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.353 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.348 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.348 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.358 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.358 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.612 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.286 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.286 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.316 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.316 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.312 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.353 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.323 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.353 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.353 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.348 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.348 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.358 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.358 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.612 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.286     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.286     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.316     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.316     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.353     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.323     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.353     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.353     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.348     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.348     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.358     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.358     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.612     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 5.286     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 5.286     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.316     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.316     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.312     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.353     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 5.323     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.353     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.353     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 5.348     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 5.348     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.358     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.358     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 5.612     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                    ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.456  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1.887  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 3.926  ; 0.000         ;
; fpga_clk                                                           ; 19.464 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                    ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; fpga_clk                                                           ; 0.215 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                 ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.188  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.284  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.487  ; 0.000         ;
; fpga_clk                                                           ; 18.691 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                 ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.586 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.602 ; 0.000         ;
; fpga_clk                                                           ; 1.153 ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.074 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                                           ; 9.000  ; 0.000         ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.456 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[7]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.075      ;
; 1.458 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.073      ;
; 1.529 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[0]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 1.002      ;
; 1.571 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[3]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.960      ;
; 1.575 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.956      ;
; 1.576 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[1]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.955      ;
; 1.655 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.878      ;
; 1.671 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[4]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.860      ;
; 1.672 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[2]     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.859      ;
; 1.698 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[2]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.835      ;
; 1.715 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[8]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[8]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 0.793      ;
; 1.789 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[5]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[5]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.740      ;
; 1.802 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[1]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.731      ;
; 1.802 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[5]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[5]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 0.707      ;
; 1.813 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[0]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.720      ;
; 1.817 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[18]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.712      ;
; 1.825 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|init_rd                                                                                                                         ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d1                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.704      ;
; 1.853 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[15]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.025      ; 0.704      ;
; 1.861 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[14]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.668      ;
; 1.862 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[4]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[4]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 0.647      ;
; 1.870 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[10]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[10]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 0.637      ;
; 1.894 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|type_reg_wbm[0]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.007     ; 0.631      ;
; 1.896 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[6]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.637      ;
; 1.904 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[11]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.625      ;
; 1.905 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[7]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[7]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.628      ;
; 1.915 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[1]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[1]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.614      ;
; 1.927 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[8]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.604      ;
; 1.928 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[3]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[3]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.023     ; 0.581      ;
; 1.932 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[2]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.599      ;
; 1.935 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[4]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.596      ;
; 1.936 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[13]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.595      ;
; 1.973 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[0]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.558      ;
; 2.005 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[17]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.526      ;
; 2.012 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[20]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.521      ;
; 2.013 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[19]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.520      ;
; 2.026 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[12]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.507      ;
; 2.037 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.496      ;
; 2.064 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[4]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[4]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.469      ;
; 2.066 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[3]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[3]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.467      ;
; 2.140 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.140 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.141 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                                                                       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.142 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                                                                                                       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[6]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[6]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[7]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[7]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                                                                                                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.144 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                                                                                                                    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
; 2.145 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.388      ;
; 2.145 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[2]                                                                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[2]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.388      ;
; 4.786 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                                                                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[3]                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 2.518      ;
; 4.804 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.722      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[14]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.077     ; 2.632      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.823 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[6]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.624      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.824 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.623      ;
; 4.847 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]                                                                                                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.006     ; 2.679      ;
; 4.849 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                                                                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[5]                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 2.455      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[15] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
; 4.851 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_dq_r[15]                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.085     ; 2.596      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.887 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_cnt_zero_d1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.007      ; 0.652      ;
; 1.928 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.012      ; 0.616      ;
; 1.930 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.007      ; 0.609      ;
; 2.135 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy    ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.396      ;
; 3.214 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.845      ;
; 3.227 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.831      ;
; 3.235 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.823      ;
; 3.293 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[6]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.765      ;
; 3.310 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[1]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~21                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.724      ;
; 3.328 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[1]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.732      ;
; 3.331 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.700      ;
; 3.332 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.727      ;
; 3.343 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.716      ;
; 3.388 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[7]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.671      ;
; 3.390 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.640      ;
; 3.396 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.662      ;
; 3.449 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.582      ;
; 3.460 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.571      ;
; 3.486 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.574      ;
; 3.490 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.544      ;
; 3.495 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.563      ;
; 3.495 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.564      ;
; 3.501 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.559      ;
; 3.527 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.507      ;
; 3.535 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.057      ; 1.521      ;
; 3.539 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[7]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.060      ; 1.520      ;
; 3.550 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~21                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.478      ;
; 3.551 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.483      ;
; 3.553 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[7]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.478      ;
; 3.554 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.476      ;
; 3.559 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.471      ;
; 3.561 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.497      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.057      ; 1.494      ;
; 3.568 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.055      ; 1.486      ;
; 3.581 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.450      ;
; 3.585 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[6]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.449      ;
; 3.651 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[1]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.382      ;
; 3.660 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.371      ;
; 3.679 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.349      ;
; 3.695 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.339      ;
; 3.699 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.332      ;
; 3.700 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.328      ;
; 3.704 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[7]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.327      ;
; 3.710 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.321      ;
; 3.722 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[7]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.309      ;
; 3.723 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[4]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.307      ;
; 3.724 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.306      ;
; 3.747 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.020      ; 1.305      ;
; 3.753 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[6]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.281      ;
; 3.764 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.083      ; 1.318      ;
; 3.768 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[0]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.262      ;
; 3.785 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[0]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.061      ; 1.275      ;
; 3.787 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~26                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.247      ;
; 3.793 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 1.268      ;
; 3.812 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.222      ;
; 3.829 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.202      ;
; 3.830 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.001      ; 1.203      ;
; 3.858 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 1.177      ;
; 3.869 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.159      ;
; 3.873 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[7]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~27                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 1.158      ;
; 3.888 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[4]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~24                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.002     ; 1.142      ;
; 3.891 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 1.136      ;
; 3.926 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[2]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~22                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.000      ; 1.106      ;
; 3.929 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                 ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~25                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.004     ; 1.099      ;
; 3.937 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[2]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a0~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.059      ; 1.121      ;
; 3.955 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[6]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.002      ; 1.079      ;
; 4.086 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~20                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.021      ; 0.967      ;
; 4.107 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[0]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~20                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.924      ;
; 4.119 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data~23                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.003      ; 0.916      ;
; 4.196 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_1         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.005     ; 0.831      ;
; 4.266 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[2]                                                ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.001     ; 0.765      ;
; 4.299 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_ln_trig                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|req_in_trg_1                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; 0.034      ; 0.767      ;
; 5.592 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                                                   ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.478      ;
; 5.602 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.466      ;
; 5.610 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                                                   ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.460      ;
; 5.618 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                     ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.450      ;
; 5.620 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.448      ;
; 5.629 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0]                                ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.063      ; 4.433      ;
; 5.636 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                     ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.432      ;
; 5.647 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0]                                ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.063      ; 4.415      ;
; 5.667 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.405      ;
; 5.671 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.401      ;
; 5.682 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                                                   ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.392      ;
; 5.683 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                                                   ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.387      ;
; 5.685 ; mds_top:mds_top_inst|intercon:intercon_z_inst|cur_st                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.387      ;
; 5.689 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[0]                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.383      ;
; 5.692 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.380      ;
; 5.693 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.375      ;
; 5.708 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                     ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.364      ;
; 5.709 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                     ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.359      ;
; 5.711 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.361      ;
; 5.715 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                                                   ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.075      ; 4.359      ;
; 5.719 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[1]                                                   ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.351      ;
; 5.719 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0]                                ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.067      ; 4.347      ;
; 5.720 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0]                                ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.063      ; 4.342      ;
; 5.721 ; mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[2]                                                   ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.071      ; 4.349      ;
; 5.722 ; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tgc_o                                     ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ram_block1a4~porta_datain_reg2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.084      ; 4.361      ;
; 5.725 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a0~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.347      ;
; 5.729 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.073      ; 4.343      ;
; 5.731 ; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ram_block1a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 4.337      ;
+-------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.926  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[0]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 1.078      ;
; 4.022  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.024     ; 0.986      ;
; 4.138  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[4]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.894      ;
; 4.234  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[6]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.028     ; 0.770      ;
; 4.239  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[4]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 0.786      ;
; 4.311  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[3]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 0.745      ;
; 4.316  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[5]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 0.740      ;
; 4.347  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[6]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 0.713      ;
; 4.372  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[5]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 0.653      ;
; 4.381  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[2]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.651      ;
; 4.383  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[3]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.007     ; 0.642      ;
; 4.424  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[1]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.608      ;
; 4.430  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[7]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.602      ;
; 4.458  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[1]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.575      ;
; 4.477  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[0]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.556      ;
; 4.569  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[7]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.464      ;
; 4.622  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[2]                                                  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.411      ;
; 21.588 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.007      ; 3.451      ;
; 21.610 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.428      ;
; 21.621 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.437      ;
; 21.621 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.437      ;
; 21.621 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.437      ;
; 21.627 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.405      ;
; 21.641 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.418      ;
; 21.641 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.418      ;
; 21.641 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.418      ;
; 21.642 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 3.420      ;
; 21.656 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 3.405      ;
; 21.657 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.401      ;
; 21.657 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.401      ;
; 21.657 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.401      ;
; 21.670 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.388      ;
; 21.670 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.388      ;
; 21.670 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.388      ;
; 21.677 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.382      ;
; 21.677 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.382      ;
; 21.677 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.382      ;
; 21.678 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 3.384      ;
; 21.690 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.369      ;
; 21.690 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.369      ;
; 21.690 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.369      ;
; 21.691 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 3.371      ;
; 21.692 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 3.369      ;
; 21.704 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.354      ;
; 21.704 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.354      ;
; 21.704 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.026      ; 3.354      ;
; 21.705 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 3.356      ;
; 21.717 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.028      ; 3.343      ;
; 21.717 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.324      ;
; 21.717 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.324      ;
; 21.717 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.324      ;
; 21.718 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.028      ; 3.342      ;
; 21.724 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.335      ;
; 21.724 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.335      ;
; 21.724 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.335      ;
; 21.725 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 3.337      ;
; 21.736 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.302      ;
; 21.737 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.305      ;
; 21.737 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.305      ;
; 21.737 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.305      ;
; 21.738 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 3.307      ;
; 21.739 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.029      ; 3.322      ;
; 21.746 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.286      ;
; 21.751 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.290      ;
; 21.751 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.290      ;
; 21.751 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.009      ; 3.290      ;
; 21.752 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.012      ; 3.292      ;
; 21.753 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.279      ;
; 21.753 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.028      ; 3.307      ;
; 21.754 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.028      ; 3.306      ;
; 21.756 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[4]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_hor_cond1                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.006      ; 3.282      ;
; 21.759 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 3.290      ;
; 21.759 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 3.290      ;
; 21.759 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 3.290      ;
; 21.766 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.028      ; 3.294      ;
; 21.767 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.028      ; 3.293      ;
; 21.771 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.271      ;
; 21.771 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.271      ;
; 21.771 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.010      ; 3.271      ;
; 21.772 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.287      ;
; 21.772 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 3.277      ;
; 21.772 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 3.277      ;
; 21.772 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.017      ; 3.277      ;
; 21.772 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.013      ; 3.273      ;
; 21.773 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.286      ;
; 21.776 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.283      ;
; 21.776 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 3.286      ;
; 21.777 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.282      ;
; 21.777 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.030      ; 3.285      ;
; 21.779 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 3.271      ;
; 21.779 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 3.271      ;
; 21.779 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 3.271      ;
; 21.780 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.021      ; 3.273      ;
; 21.782 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|b_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.027      ; 3.277      ;
; 21.786 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[0]                                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.012      ; 3.258      ;
; 21.792 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 3.258      ;
; 21.792 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 3.258      ;
; 21.792 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.018      ; 3.258      ;
; 21.793 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.021      ; 3.260      ;
; 21.794 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 25.000       ; 0.020      ; 3.258      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.464 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.568      ;
; 19.476 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.556      ;
; 19.476 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.556      ;
; 19.492 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.540      ;
; 19.502 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.530      ;
; 19.504 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.528      ;
; 19.515 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.517      ;
; 19.521 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.511      ;
; 19.542 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.490      ;
; 19.547 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.485      ;
; 19.566 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.466      ;
; 19.633 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.399      ;
; 19.635 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.397      ;
; 19.635 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.397      ;
; 19.641 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.391      ;
; 19.642 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.390      ;
; 19.665 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
; 19.665 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.245 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.399      ;
; 0.314 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.466      ;
; 0.333 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.485      ;
; 0.338 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.490      ;
; 0.359 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.511      ;
; 0.365 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.517      ;
; 0.376 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2      ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.530      ;
; 0.388 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.540      ;
; 0.404 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1    ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.556      ;
; 0.404 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.556      ;
; 0.416 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.568      ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                                                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_stb_internal                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                        ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                          ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|do_refresh                                                                          ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|do_refresh                                                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|cyc_i_internal                                                                      ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|cyc_i_internal                                                                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                       ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|new_blen_n[0]                                                                                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ5_ST                                                                                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_MODE_REG_ST                                                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_done                                                                           ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_done                                                                                                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r                                                                        ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|data_valid_r                                                                                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|err_i_status                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[2]                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[3]                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|stall_r                                                                             ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|stall_r                                                                                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cyc_internal                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oor_r                                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oor_r                                                                                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oe_r                                                                                ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oe_r                                                                                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wr_bank_val                                                                          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wr_bank_val                                                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[21]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.388      ;
; 0.235 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[2]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[2]                                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.388      ;
; 0.236 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[9]                                   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]                                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.237 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[18]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt[18]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[6]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[6]                                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[7]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[7]                                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[6]                                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[16]                                  ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.239 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                                                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.239 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                            ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                                                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[1]                                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[3]                                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[5]                                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.240 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_num_words_d1[7]                                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.241 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[18]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[18]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1                                                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                            ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]                                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                             ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_d1                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                                                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                          ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[18]                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[18]                                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[14]                                                                                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                   ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[3]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d2                                              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_d3                                                                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|init_rd_flt                                             ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|init_rd_bool                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[9]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[4]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[10]                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[15]                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ2_ST                                                                 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ3_ST                                                                                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                         ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[8]                                                                                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[14]                     ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[14]                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[2]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[1]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_done                                                                           ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_IDLE_ST                                                                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                               ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[1]                                                                                                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[8]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st.wbm_idle_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[7]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_to_rd[6]                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.407      ;
; 0.260 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[0]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_i                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.412      ;
; 0.281 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[0]              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg0 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.485      ;
; 0.283 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[1]              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~porta_address_reg1 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.487      ;
; 0.283 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[2]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.487      ;
; 0.287 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[3]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.491      ;
; 0.289 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready_sr[0]                ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_ready                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[6]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.494      ;
; 0.291 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[5]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.495      ;
; 0.291 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[4]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.495      ;
; 0.292 ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                    ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[8]               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.497      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                                                  ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                                                      ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                                         ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.crc_st                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.crc_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                                                                          ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.eof_st                                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|crc_err_status                                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|crc_err_status                                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|stop_bit_err                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|sbit_err_status                                                                                                                       ; mds_top:mds_top_inst|rx_path:rx_path_inst|sbit_err_status                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|rx_path:rx_path_inst|eof_err_status                                                                                                                        ; mds_top:mds_top_inst|rx_path:rx_path_inst|eof_err_status                                                                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_st                                                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_st                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_end_cyc_st                                                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_type_end_cyc_st                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.end_cyc_st                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.end_cyc_st                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.idle_st                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.idle_st                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp1_st                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp1_st                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp2_st                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm.mp2_st                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opu_wr_en                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opu_wr_en                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_en_fifo                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_en_fifo                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_mng_1                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|rd_mng_1                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.idle_st                                        ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.idle_st                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[0]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[0]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_col[4]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_col[4]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[2]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[2]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[1]                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[1]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[6]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[6]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[7]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[7]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[8]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[8]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[5]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[5]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[4]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[4]                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[2] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[5] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[5] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[2]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[2]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[8]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[8]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[7]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[7]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[6]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[6]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[5]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[5]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[4]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[4]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[3]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[3]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[1]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[1]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[11]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[11]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[10]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[10]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[9]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[9]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[0]                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[0]                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[12]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[12]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[15]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[15]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[14]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[14]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[13]                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[13]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[0]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[0]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[0]                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[0]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[2]                                                                 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[2]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st                                                        ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_rx_st                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st                                              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_wait_end_cyc_st                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_done_st                                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_done_st                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[1]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[1]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[1]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[1]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[5]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[5]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                                                               ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_din_valid                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[2]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[2]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[3]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[3]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[4]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[4]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[5]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[5]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[6]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[6]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[7]                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o[7]                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st                                                        ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_tx_st                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st.wbs_idle_st                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_read_b_st                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_read_b_st                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_st                                     ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.write_a_st                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_a_write_b_st                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_a_write_b_st                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|fifo_b_rd_en                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|fifo_b_rd_en                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_b_st                                      ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm.read_b_st                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|err_i_status                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|err_i_status                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_adr_st                                                                                ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_dbg_adr_st                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|stb_internal                                                                                         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|stb_internal                                                                                         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_st                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_st                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_end_cyc_st                                                                     ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.wbm_undbg_type_end_cyc_st                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[1]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[3]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[5]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[6]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[7]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[8]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[9]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[1]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[1]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[2]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[2]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10]             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11]             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12]             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[6]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data_ver_cond1                                                                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_data                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[8]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13]             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13]                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[7]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[7]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[9]                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[5]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[3]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[2]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[0]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[7]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.258 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[2]                                                                                                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.411      ;
; 0.258 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.410      ;
; 0.263 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.415      ;
; 0.286 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6~porta_address_reg3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.066      ; 0.490      ;
; 0.286 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6~porta_address_reg1 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.066      ; 0.490      ;
; 0.291 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6~porta_address_reg2 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.066      ; 0.496      ;
; 0.296 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6~porta_address_reg4 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.066      ; 0.500      ;
; 0.300 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.452      ;
; 0.307 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.459      ;
; 0.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[7]                                                                                                   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.464      ;
; 0.311 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.463      ;
; 0.313 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d1                                                                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_mux_d2                                                                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.465      ;
; 0.317 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                                                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.468      ;
; 0.319 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                                    ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[5]                                                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|out_address_reg_a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 0.471      ;
; 0.324 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[0]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[4]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[5]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[4]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[0]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[0]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[6]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[6]                                                                                                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[6]                                                                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[3]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[5]                                                                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[6]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[6]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[7]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[7]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[1]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[1]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[2]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[2]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[3]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[3]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[5]                                                                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[5]                                                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                                     ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vsync_i                                                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.485      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_deb                       ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.740      ;
; 0.188 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out                       ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.740      ;
; 4.968 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[0]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.153     ; 2.344      ;
; 4.968 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[1]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.153     ; 2.344      ;
; 4.968 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[2]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.153     ; 2.344      ;
; 4.969 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[3]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 2.335      ;
; 4.969 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[4]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 2.335      ;
; 4.969 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[5]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 2.335      ;
; 4.969 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[6]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 2.335      ;
; 4.986 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_bank_r[0]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.117     ; 2.362      ;
; 4.986 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_bank_r[1]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.117     ; 2.362      ;
; 4.986 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_cas_n_r                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.117     ; 2.362      ;
; 4.986 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.117     ; 2.362      ;
; 4.987 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ldqm                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.120     ; 2.358      ;
; 4.987 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ldqm~_Duplicate_1                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.120     ; 2.358      ;
; 4.987 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_we_n_r                                                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.120     ; 2.358      ;
; 4.989 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[7]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.151     ; 2.325      ;
; 4.989 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[8]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.151     ; 2.325      ;
; 4.989 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[9]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.151     ; 2.325      ;
; 4.989 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[10]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.151     ; 2.325      ;
; 4.989 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.142     ; 2.334      ;
; 5.132 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[9]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 2.411      ;
; 5.132 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[16]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 2.411      ;
; 5.132 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[19]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 2.411      ;
; 5.132 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[20]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.011      ; 2.411      ;
; 5.133 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[0]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.033      ; 2.432      ;
; 5.133 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[1]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.033      ; 2.432      ;
; 5.133 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[2]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.033      ; 2.432      ;
; 5.133 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[6]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.033      ; 2.432      ;
; 5.133 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.033      ; 2.432      ;
; 5.133 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[15]               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.033      ; 2.432      ;
; 5.284 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.READ0_ST                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.247      ;
; 5.284 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_WAIT_PRE_ST                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.247      ;
; 5.284 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_ST                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.247      ;
; 5.284 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.WRITE0_ST                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.247      ;
; 5.284 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.WAIT_ACT_ST                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.247      ;
; 5.284 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oor_r                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 2.247      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 2.247      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.022      ; 2.269      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[1]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.022      ; 2.269      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.022      ; 2.269      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[0]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[1]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.033      ; 2.280      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[2]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[3]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[4]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[6]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[7]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.035      ; 2.282      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[0]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[1]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[2]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[3]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[5]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[6]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[7]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[8]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.021      ; 2.268      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[9]                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[10]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[11]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[12]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[13]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[14]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[15]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[16]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[17]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[18]                    ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.015      ; 2.262      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[0]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.232      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.239      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[1]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.232      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[2]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.232      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[3]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.256      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[4]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; -0.015     ; 2.232      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[5]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.256      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[6]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.256      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[7]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 2.256      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[0]              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_pipe_bool                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[1]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[2]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[3]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[4]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[5]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[6]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[7]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[8]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[0]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[0]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[1]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[2]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[3]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[4]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[4]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[5]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[5]                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.016      ; 2.263      ;
; 5.285 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_samp_dt[6]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 7.500        ; 0.017      ; 2.264      ;
+-------+-------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.284 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_flt                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2.500        ; 0.013      ; 2.261      ;
; 3.719 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.310      ;
; 3.719 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 5.000        ; -0.003     ; 1.310      ;
; 6.641 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_deb                                               ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.599     ; 1.792      ;
; 6.641 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out     ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -1.599     ; 1.792      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|type_reg_wbm[1]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[1]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[2]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[3]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[6]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[7]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[8]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.656 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[0]                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.007      ; 2.383      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d1                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d2                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d3                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_ready_d4                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|rd_addr_reg_wbm[19]                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d1[19]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|rd_addr_reg_wbm[20]                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d1[20]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.689 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|intercon:intercon_y_inst|dbg_bus_taken                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.351      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[2]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[3]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[4]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[5]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[6]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[7]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.029      ; 2.370      ;
; 7.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|rd_addr_reg_wbm_d2[21]                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.021      ; 2.362      ;
; 7.692 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready_sr[2]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.345      ;
; 7.692 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready_sr[1]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.345      ;
; 7.692 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready_sr[0]                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.345      ;
; 7.692 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_ready                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.345      ;
; 7.692 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.345      ;
; 7.694 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.348      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_1         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.189      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_2         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.189      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.002     ; 2.189      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.187      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 2.200      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.009      ; 2.200      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_en                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 2.199      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[5]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[7]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[8]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d1                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d2                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[2]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[1]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[3]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[9]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[0]                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[0]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[4]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.017      ; 2.208      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[6]                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STOPBIT_ST                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.018      ; 2.209      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[5]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[2]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[7]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[6]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[3]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.015      ; 2.206      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[0]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 2.205      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[1]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 2.205      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[4]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 2.205      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.sof_st                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.016      ; 2.207      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[0]                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.201      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[0]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.014      ; 2.205      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[1]                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.201      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[1]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 2.204      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[2]                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 2.201      ;
; 7.841 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out   ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[2]                                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 10.000       ; 0.013      ; 2.204      ;
+-------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                        ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.487 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out                                         ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_deb                                                                                     ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.595     ; 0.950      ;
; 2.487 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out                                         ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst|sync_rst_out                                                                                     ; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -1.595     ; 0.950      ;
; 3.167 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 1.869      ;
; 3.172 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.873      ;
; 3.181 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.853      ;
; 3.186 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.857      ;
; 3.194 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.069      ; 1.874      ;
; 3.194 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.851      ;
; 3.200 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.039      ; 1.838      ;
; 3.204 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.843      ;
; 3.208 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.067      ; 1.858      ;
; 3.208 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.835      ;
; 3.209 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.060      ; 1.850      ;
; 3.210 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.071      ; 1.860      ;
; 3.211 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.074      ; 1.862      ;
; 3.214 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 1.822      ;
; 3.216 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.067      ; 1.850      ;
; 3.216 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.831      ;
; 3.217 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.072      ; 1.854      ;
; 3.218 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.827      ;
; 3.223 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.065      ; 1.841      ;
; 3.223 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.058      ; 1.834      ;
; 3.224 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.069      ; 1.844      ;
; 3.225 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.072      ; 1.846      ;
; 3.230 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.065      ; 1.834      ;
; 3.230 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.815      ;
; 3.231 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.070      ; 1.838      ;
; 3.233 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.062      ; 1.828      ;
; 3.237 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.063      ; 1.825      ;
; 3.247 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.060      ; 1.812      ;
; 3.336 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.054      ; 1.717      ;
; 3.341 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.056      ; 1.714      ;
; 3.350 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.052      ; 1.701      ;
; 3.355 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; 0.054      ; 1.698      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.562 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.010     ; 1.460      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.576 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.012     ; 1.444      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.666 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.011     ; 1.355      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.680 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.013     ; 1.339      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10]           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.688 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 1.338      ;
; 3.702 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.322      ;
; 3.702 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 5.000        ; -0.008     ; 1.322      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.331      ;
; 18.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.331      ;
; 18.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.331      ;
; 18.691 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.331      ;
; 18.727 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.295      ;
; 18.727 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.295      ;
; 18.727 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.295      ;
; 18.727 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.010     ; 1.295      ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.586 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.738      ;
; 0.586 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.738      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a3                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.796 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.010      ; 0.958      ;
; 0.895 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|p0addr                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.014      ; 1.061      ;
; 0.964 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.107      ;
; 0.964 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.107      ;
; 0.964 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.107      ;
; 0.964 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.107      ;
; 0.964 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.107      ;
; 0.964 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.009     ; 1.107      ;
; 0.999 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.153      ;
; 0.999 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.153      ;
; 0.999 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.153      ;
; 0.999 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.153      ;
; 0.999 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 1.153      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.051 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.007     ; 1.196      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[3]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[0]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[2]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[5]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[4]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.073 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[6]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.012     ; 1.213      ;
; 1.091 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.233      ;
; 1.091 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.233      ;
; 1.091 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.233      ;
; 1.091 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.233      ;
; 1.091 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.233      ;
; 1.091 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 1.233      ;
; 1.105 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[11]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.249      ;
; 1.105 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[13]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.249      ;
; 1.105 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[12]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.249      ;
; 1.105 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[9]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.249      ;
; 1.105 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[8]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.249      ;
; 1.105 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.249      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[1]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.177 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.011     ; 1.318      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[7]                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.178 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdptr_g[10]                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.008     ; 1.322      ;
; 1.192 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.338      ;
; 1.192 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.338      ;
; 1.192 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.338      ;
; 1.192 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.338      ;
; 1.192 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.338      ;
; 1.192 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5|dffe7a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000        ; -0.006     ; 1.338      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[0]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[1]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a3 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|parity9        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[1]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[2]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[0]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[2]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[3]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[4]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[6]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[7]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a1 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a2 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[5]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[8]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[5]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[3]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[4]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.673 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[6]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.824      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[9]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[10] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[11] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[13] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[12] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[8]  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[13]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[11]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[9]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[12]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[7]                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 0.778 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|delayed_wrptr_g[10]                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.926      ;
; 1.161 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.310      ;
; 1.161 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|mux_flush                                                                                             ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.310      ;
; 1.288 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.436      ;
; 1.288 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 1.436      ;
; 1.302 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.452      ;
; 1.302 ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3         ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.452      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_1                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.189      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_2                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.189      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 2.189      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 2.187      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[0]                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.200      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_cnt[1]                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.009      ; 2.200      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|vsync_en                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 2.199      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[5]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[7]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[8]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d1                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d2                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[2]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[1]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[3]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[9]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[0]                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[0]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[4]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                                                          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.017      ; 2.208      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[6]                                                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STOPBIT_ST                                                                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|valid                                                                                                   ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.018      ; 2.209      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[5]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[2]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[7]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[6]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[3]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 2.206      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[0]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.205      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[1]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.205      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout[4]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.205      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.addr_st                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.len_st                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.sof_st                                                                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.type_st                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[1]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st.data_st                                                                                             ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 2.207      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[0]                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 2.201      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[0]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.205      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[1]                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 2.201      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[1]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.204      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[2]                                                                                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.010      ; 2.201      ;
; 2.039 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst|sync_rst_out                                               ; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|len_blk[2]                                                                                                 ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.204      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.153 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.295      ;
; 1.153 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.295      ;
; 1.153 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.295      ;
; 1.153 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.295      ;
; 1.189 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.331      ;
; 1.189 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.331      ;
; 1.189 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.331      ;
; 1.189 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db   ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.010     ; 1.331      ;
+-------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                                        ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.074 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[0]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.236      ;
; 2.074 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[1]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.236      ;
; 2.074 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[2]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.236      ;
; 2.074 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|init_pre_cntr[3]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.236      ;
; 2.074 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_AUTO_REF_WAIT_ST                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.236      ;
; 2.074 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state.INIT_MODE_REG_ST                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.236      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state.REFRESH_WAIT_ST                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[1]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[2]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[3]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[4]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[5]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[6]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[7]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[8]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[9]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[10]                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[0]                                                                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.237      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[2]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.236      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[3]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.236      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.236      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 2.236      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|oe_r                                                                            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[3]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[11]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[2]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[10]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[1]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[0]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[8]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[7]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 2.231      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[15]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[6]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[14]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[5]                                                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[13]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.075 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[12]                                                                     ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 2.232      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[0]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.276      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[1]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.276      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[2]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.276      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[3]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.276      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.276      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[5]                ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.276      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[11]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.252      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.252      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[14]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.252      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[17]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.252      ;
; 2.093 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[18]            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.252      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 2.262      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.256      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.256      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.256      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_flt                                      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.256      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_d1              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.256      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|restart_rd_bool            ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.256      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|err_i_status               ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.023      ; 2.269      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d1[1]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 2.259      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d1                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.257      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d2                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.257      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d3                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.257      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_d4                                        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.257      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.257      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.268      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[0]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[1]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[2]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[3]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[4]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[7]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[9]         ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[11]        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[12]        ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[0]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[0]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[1]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[1]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[2]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[2]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[3]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[3]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[4]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[4]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[5]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[5]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[5]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[6]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[6]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[7]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]          ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.031      ; 2.277      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|rd_gnt                                              ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 2.244      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d1[0]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 2.273      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|type_reg_wbm_d2[0]                                  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.027      ; 2.273      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.268      ;
; 2.094 ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst|sync_rst_out ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st      ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.022      ; 2.268      ;
+-------+-------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; Rise       ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ram_block1a4~porta_we_reg       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d1       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d2       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d3       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_d4       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|pll_db       ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d1     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d2     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d3     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_d4     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|reset_db     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d1  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d2  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_d3  ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst|sync_rst_out ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk|combout                                                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk|combout                                                                                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|inclk[0]                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; fpga_clk~clkctrl|outclk                                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d1|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d2|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d3|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_d4|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|pll_db|clk                                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d1|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d2|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d3|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_d4|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|reset_db|clk                                               ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d1|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d2|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_d3|clk                                            ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst|reset_blk_inst|rst_deb_inst|sync_rst_out|clk                                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; fpga_clk ; Rise       ; fpga_clk                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; Rise       ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; fpga_rst       ; fpga_clk   ; 2.711 ; 2.711 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 3.981 ; 3.981 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 3.745 ; 3.745 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 3.787 ; 3.787 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 3.853 ; 3.853 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 3.759 ; 3.759 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 3.864 ; 3.864 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 3.689 ; 3.689 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 3.761 ; 3.761 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 3.704 ; 3.704 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 3.847 ; 3.847 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 3.831 ; 3.831 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 3.901 ; 3.901 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 3.812 ; 3.812 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 3.905 ; 3.905 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 3.808 ; 3.808 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 3.800 ; 3.800 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 3.981 ; 3.981 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; 3.905 ; 3.905 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; fpga_rst       ; fpga_clk   ; -2.591 ; -2.591 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -3.569 ; -3.569 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -3.625 ; -3.625 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -3.667 ; -3.667 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -3.733 ; -3.733 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -3.639 ; -3.639 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -3.744 ; -3.744 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -3.569 ; -3.569 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -3.641 ; -3.641 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -3.584 ; -3.584 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -3.727 ; -3.727 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -3.711 ; -3.711 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -3.781 ; -3.781 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -3.692 ; -3.692 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -3.785 ; -3.785 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -3.688 ; -3.688 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -3.680 ; -3.680 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -3.861 ; -3.861 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; -3.785 ; -3.785 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.355 ; 2.355 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 2.651 ; 2.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 3.947 ; 3.947 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 2.651 ; 2.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 1.205 ; 1.205 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 1.215 ; 1.215 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 1.225 ; 1.225 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.216 ; 1.216 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.847 ; 2.847 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.740 ; 2.740 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.764 ; 2.764 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.766 ; 2.766 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.755 ; 2.755 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.515 ; 2.515 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.775 ; 2.775 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.477 ; 2.477 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.806 ; 2.806 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.702 ; 2.702 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.816 ; 2.816 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.667 ; 2.667 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.847 ; 2.847 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.835 ; 2.835 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.572 ; 2.572 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 1.248 ; 1.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 3.828 ; 3.828 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 3.235 ; 3.235 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 2.949 ; 2.949 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 3.899 ; 3.899 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 3.875 ; 3.875 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 3.751 ; 3.751 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 3.787 ; 3.787 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.787 ; 3.787 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.790 ; 3.790 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.801 ; 3.801 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 3.761 ; 3.761 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 3.875 ; 3.875 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 3.467 ; 3.467 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 3.277 ; 3.277 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 3.373 ; 3.373 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 3.216 ; 3.216 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 3.318 ; 3.318 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 3.246 ; 3.246 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 3.467 ; 3.467 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 3.653 ; 3.653 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 3.422 ; 3.422 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 3.373 ; 3.373 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 3.425 ; 3.425 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 3.623 ; 3.623 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 3.653 ; 3.653 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 3.376 ; 3.376 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 3.357 ; 3.357 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 3.471 ; 3.471 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 3.152 ; 3.152 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 3.161 ; 3.161 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 3.175 ; 3.175 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 3.183 ; 3.183 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 3.467 ; 3.467 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 3.462 ; 3.462 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 3.471 ; 3.471 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 3.807 ; 3.807 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 3.806 ; 3.806 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 3.791 ; 3.791 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 3.720 ; 3.720 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 3.699 ; 3.699 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 3.723 ; 3.723 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 3.703 ; 3.703 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 3.807 ; 3.807 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 3.829 ; 3.829 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 3.102 ; 3.102 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.635 ; 3.635 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 3.597 ; 3.597 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 3.829 ; 3.829 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 3.128 ; 3.128 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 3.277 ; 3.277 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 3.778 ; 3.778 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 4.116 ; 4.116 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 3.557 ; 3.557 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 4.116 ; 4.116 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 3.468 ; 3.468 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 3.508 ; 3.508 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 3.573 ; 3.573 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 3.458 ; 3.458 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 3.513 ; 3.513 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 3.429 ; 3.429 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.874 ; 2.874 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 2.811 ; 2.811 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 3.429 ; 3.429 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.968 ; 2.968 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 3.280 ; 3.280 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 3.189 ; 3.189 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 3.085 ; 3.085 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.726 ; 2.726 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.300 ; 2.300 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.180 ; 2.180 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.172 ; 2.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.242 ; 2.242 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.233 ; 2.233 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.295 ; 2.295 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.204 ; 2.204 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.300 ; 2.300 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.285 ; 2.285 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.474 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.196 ; 2.196 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.168 ; 2.168 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.196 ; 2.196 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.078 ; 2.078 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.037 ; 2.037 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.176 ; 2.176 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.088 ; 2.088 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.068 ; 2.068 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 2.701 ; 2.701 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.283 ; 2.283 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.295 ; 2.295 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.269 ; 2.269 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.162 ; 2.162 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.261 ; 2.261 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.794 ; 2.794 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.474 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.355 ; 2.355 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 2.651 ; 2.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 3.713 ; 3.713 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 2.651 ; 2.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 1.205 ; 1.205 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 1.205 ; 1.205 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 1.215 ; 1.215 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 1.225 ; 1.225 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.216 ; 1.216 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.740 ; 2.740 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.764 ; 2.764 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.766 ; 2.766 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.755 ; 2.755 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.515 ; 2.515 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.775 ; 2.775 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.477 ; 2.477 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.806 ; 2.806 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.702 ; 2.702 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.816 ; 2.816 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.667 ; 2.667 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.847 ; 2.847 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.835 ; 2.835 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.572 ; 2.572 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 1.248 ; 1.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 3.634 ; 3.634 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 3.235 ; 3.235 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 2.949 ; 2.949 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 3.542 ; 3.542 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 3.340 ; 3.340 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.338 ; 3.338 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.340 ; 3.340 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.352 ; 3.352 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 3.315 ; 3.315 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 3.428 ; 3.428 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 3.030 ; 3.030 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 3.030 ; 3.030 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 3.148 ; 3.148 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 3.102 ; 3.102 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 3.072 ; 3.072 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 3.172 ; 3.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 3.103 ; 3.103 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 3.199 ; 3.199 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 2.967 ; 2.967 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 3.035 ; 3.035 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 2.984 ; 2.984 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 3.035 ; 3.035 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 3.236 ; 3.236 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 3.266 ; 3.266 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 2.988 ; 2.988 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 2.967 ; 2.967 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 2.783 ; 2.783 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 2.783 ; 2.783 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 2.790 ; 2.790 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 2.803 ; 2.803 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 2.806 ; 2.806 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 3.097 ; 3.097 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 3.095 ; 3.095 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 3.420 ; 3.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 3.522 ; 3.522 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 3.516 ; 3.516 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 3.445 ; 3.445 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 3.420 ; 3.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 3.445 ; 3.445 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 3.420 ; 3.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 3.523 ; 3.523 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 2.919 ; 2.919 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 2.919 ; 2.919 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.398 ; 3.398 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 3.451 ; 3.451 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 3.692 ; 3.692 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 2.991 ; 2.991 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 3.140 ; 3.140 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 3.580 ; 3.580 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 2.871 ; 2.871 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 3.058 ; 3.058 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 3.532 ; 3.532 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 2.922 ; 2.922 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 2.917 ; 2.917 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 3.073 ; 3.073 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 2.871 ; 2.871 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 3.087 ; 3.087 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 2.646 ; 2.646 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.646 ; 2.646 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 2.689 ; 2.689 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 3.298 ; 3.298 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.669 ; 2.669 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 3.031 ; 3.031 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 2.911 ; 2.911 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.726 ; 2.726 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.172 ; 2.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.180 ; 2.180 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.172 ; 2.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.242 ; 2.242 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.233 ; 2.233 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.295 ; 2.295 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.204 ; 2.204 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.300 ; 2.300 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.285 ; 2.285 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.474 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.037 ; 2.037 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.168 ; 2.168 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.196 ; 2.196 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.078 ; 2.078 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.037 ; 2.037 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.176 ; 2.176 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.088 ; 2.088 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.068 ; 2.068 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 2.701 ; 2.701 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.162 ; 2.162 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.283 ; 2.283 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.295 ; 2.295 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.269 ; 2.269 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.162 ; 2.162 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.261 ; 2.261 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.794 ; 2.794 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.474 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.537 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.537 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.567 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.567 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.602 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.572 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.602 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.602 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.597 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.597 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.607 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.607 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.706 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.537 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.537 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.567 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.567 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.562 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.602 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.572 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.602 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.602 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.597 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.597 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.607 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.607 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.706 ;      ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.537     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.537     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.567     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.567     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.602     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.572     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.602     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.602     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.597     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.597     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.607     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.607     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.706     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.537     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.537     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.567     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.567     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.562     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.602     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.572     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.602     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.602     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.597     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.597     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.607     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.607     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.706     ;           ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                    ; 0.081  ; 0.215 ; -1.366   ; 0.586   ; 1.623               ;
;  fpga_clk                                                           ; 18.915 ; 0.215 ; 17.384   ; 1.153   ; 9.000               ;
;  global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.232  ; 0.215 ; -1.154   ; 2.074   ; 1.623               ;
;  global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.081  ; 0.215 ; -1.366   ; 0.602   ; 2.873               ;
;  global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2.874  ; 0.215 ; 0.880    ; 0.586   ; 10.373              ;
; Design-wide TNS                                                     ; 0.0    ; 0.0   ; -3.674   ; 0.0     ; 0.0                 ;
;  fpga_clk                                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; -2.308   ; 0.000   ; 0.000               ;
;  global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; -1.366   ; 0.000   ; 0.000               ;
;  global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; fpga_rst       ; fpga_clk   ; 4.945 ; 4.945 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 6.764 ; 6.764 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 6.332 ; 6.332 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 6.356 ; 6.356 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 6.545 ; 6.545 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 6.336 ; 6.336 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 6.489 ; 6.489 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 6.204 ; 6.204 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 6.320 ; 6.320 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 6.140 ; 6.140 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 6.468 ; 6.468 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 6.418 ; 6.418 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 6.515 ; 6.515 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 6.383 ; 6.383 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 6.564 ; 6.564 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 6.398 ; 6.398 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 6.348 ; 6.348 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 6.764 ; 6.764 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; 6.497 ; 6.497 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; fpga_rst       ; fpga_clk   ; -2.591 ; -2.591 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -3.569 ; -3.569 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -3.625 ; -3.625 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -3.667 ; -3.667 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -3.733 ; -3.733 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -3.639 ; -3.639 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -3.744 ; -3.744 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -3.569 ; -3.569 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -3.641 ; -3.641 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -3.584 ; -3.584 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -3.727 ; -3.727 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -3.711 ; -3.711 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -3.781 ; -3.781 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -3.692 ; -3.692 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -3.785 ; -3.785 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -3.688 ; -3.688 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -3.680 ; -3.680 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -3.861 ; -3.861 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; uart_serial_in ; fpga_clk   ; -3.785 ; -3.785 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.786 ; 5.786 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 4.655 ; 4.655 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 5.248 ; 5.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 8.165 ; 8.165 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 5.248 ; 5.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.608 ; 2.608 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.618 ; 2.618 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 5.788 ; 5.788 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 5.638 ; 5.638 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 4.882 ; 4.882 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.655 ; 5.655 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 5.672 ; 5.672 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.651 ; 5.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 5.286 ; 5.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 5.091 ; 5.091 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 5.680 ; 5.680 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 4.977 ; 4.977 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.707 ; 5.707 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 5.438 ; 5.438 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 5.736 ; 5.736 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.398 ; 5.398 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 5.788 ; 5.788 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.719 ; 5.719 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.170 ; 5.170 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 2.642 ; 2.642 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 7.770 ; 7.770 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 6.552 ; 6.552 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 5.731 ; 5.731 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 7.791 ; 7.791 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 7.935 ; 7.935 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 7.725 ; 7.725 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 7.774 ; 7.774 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 7.774 ; 7.774 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 7.756 ; 7.756 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 7.794 ; 7.794 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 7.748 ; 7.748 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 7.935 ; 7.935 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 7.003 ; 7.003 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 6.692 ; 6.692 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 6.679 ; 6.679 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 6.804 ; 6.804 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 6.503 ; 6.503 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 6.744 ; 6.744 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 6.599 ; 6.599 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 7.003 ; 7.003 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 7.559 ; 7.559 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 7.026 ; 7.026 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.889 ; 6.889 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.945 ; 6.945 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 7.559 ; 7.559 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 7.555 ; 7.555 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 6.908 ; 6.908 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 6.844 ; 6.844 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 7.104 ; 7.104 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 6.483 ; 6.483 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 6.496 ; 6.496 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 6.503 ; 6.503 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 6.518 ; 6.518 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 7.104 ; 7.104 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 7.089 ; 7.089 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 7.101 ; 7.101 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 7.907 ; 7.907 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 7.892 ; 7.892 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 7.901 ; 7.901 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 7.651 ; 7.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 7.694 ; 7.694 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 7.652 ; 7.652 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 7.907 ; 7.907 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 7.707 ; 7.707 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 6.258 ; 6.258 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 7.588 ; 7.588 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 7.483 ; 7.483 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 7.600 ; 7.600 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.325 ; 6.325 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 6.611 ; 6.611 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 7.707 ; 7.707 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 8.318 ; 8.318 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 7.381 ; 7.381 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 8.318 ; 8.318 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 7.171 ; 7.171 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 7.128 ; 7.128 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 7.360 ; 7.360 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 7.030 ; 7.030 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 7.173 ; 7.173 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 6.889 ; 6.889 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 5.810 ; 5.810 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 5.679 ; 5.679 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 6.889 ; 6.889 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 6.068 ; 6.068 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 6.825 ; 6.825 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 6.503 ; 6.503 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 6.367 ; 6.367 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 5.701 ; 5.701 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 5.420 ; 5.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.280 ; 4.280 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.270 ; 4.270 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 4.343 ; 4.343 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 4.332 ; 4.332 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.504 ; 4.504 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.299 ; 4.299 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 4.522 ; 4.522 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.493 ; 4.493 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 5.335 ; 5.335 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.939 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 4.286 ; 4.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.275 ; 4.275 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.246 ; 4.246 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.286 ; 4.286 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 4.033 ; 4.033 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 3.991 ; 3.991 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.267 ; 4.267 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.056 ; 4.056 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.021 ; 4.021 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 5.355 ; 5.355 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 4.536 ; 4.536 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.509 ; 4.509 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.497 ; 4.497 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.512 ; 4.512 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.484 ; 4.484 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.495 ; 4.495 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.250 ; 4.250 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.475 ; 4.475 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 5.597 ; 5.597 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.939 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.927 ; 2.927 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.355 ; 2.355 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 2.651 ; 2.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 3.713 ; 3.713 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 2.651 ; 2.651 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 1.205 ; 1.205 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 1.205 ; 1.205 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 1.215 ; 1.215 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 1.225 ; 1.225 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.216 ; 1.216 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 1.291 ; 1.291 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.740 ; 2.740 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.437 ; 2.437 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.764 ; 2.764 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.766 ; 2.766 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.755 ; 2.755 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.515 ; 2.515 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.775 ; 2.775 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.477 ; 2.477 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.806 ; 2.806 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.702 ; 2.702 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.816 ; 2.816 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.667 ; 2.667 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.847 ; 2.847 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.835 ; 2.835 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.572 ; 2.572 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 1.248 ; 1.248 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 3.634 ; 3.634 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 3.235 ; 3.235 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 2.949 ; 2.949 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 3.542 ; 3.542 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 3.340 ; 3.340 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.338 ; 3.338 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.340 ; 3.340 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.352 ; 3.352 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 3.315 ; 3.315 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 3.428 ; 3.428 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 3.030 ; 3.030 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 3.030 ; 3.030 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 3.148 ; 3.148 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 3.102 ; 3.102 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 3.072 ; 3.072 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 3.172 ; 3.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 3.103 ; 3.103 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 3.199 ; 3.199 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 2.967 ; 2.967 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 3.035 ; 3.035 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 2.984 ; 2.984 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 3.035 ; 3.035 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 3.236 ; 3.236 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 3.266 ; 3.266 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 2.988 ; 2.988 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 2.967 ; 2.967 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 2.783 ; 2.783 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 2.783 ; 2.783 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 2.790 ; 2.790 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 2.803 ; 2.803 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 2.806 ; 2.806 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 3.097 ; 3.097 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 3.090 ; 3.090 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 3.095 ; 3.095 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 3.420 ; 3.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 3.522 ; 3.522 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 3.516 ; 3.516 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 3.445 ; 3.445 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 3.420 ; 3.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 3.445 ; 3.445 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 3.420 ; 3.420 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 3.523 ; 3.523 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 2.919 ; 2.919 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 2.919 ; 2.919 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.398 ; 3.398 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 3.451 ; 3.451 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 3.692 ; 3.692 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 2.991 ; 2.991 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 3.140 ; 3.140 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 3.580 ; 3.580 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 2.871 ; 2.871 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 3.058 ; 3.058 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 3.532 ; 3.532 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 2.922 ; 2.922 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 2.917 ; 2.917 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 3.073 ; 3.073 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 2.871 ; 2.871 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 3.087 ; 3.087 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 2.646 ; 2.646 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.646 ; 2.646 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 2.689 ; 2.689 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 3.298 ; 3.298 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.669 ; 2.669 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 3.031 ; 3.031 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 3.009 ; 3.009 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 2.911 ; 2.911 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 2.877 ; 2.877 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.726 ; 2.726 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.172 ; 2.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.180 ; 2.180 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.172 ; 2.172 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.242 ; 2.242 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.233 ; 2.233 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.295 ; 2.295 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.204 ; 2.204 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.300 ; 2.300 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.285 ; 2.285 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.686 ; 2.686 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.474 ;       ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.037 ; 2.037 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.168 ; 2.168 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.196 ; 2.196 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.078 ; 2.078 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.037 ; 2.037 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.176 ; 2.176 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.088 ; 2.088 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.068 ; 2.068 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 2.701 ; 2.701 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.162 ; 2.162 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.309 ; 2.309 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.289 ; 2.289 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.283 ; 2.283 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.295 ; 2.295 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.269 ; 2.269 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.162 ; 2.162 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.261 ; 2.261 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.794 ; 2.794 ; Rise       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.474 ; Fall       ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 18       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 14084    ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 53       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 332559   ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 68       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10545    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 18       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 14084    ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 53       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 332559   ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 68       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 10545    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                  ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 562      ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1266     ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 310      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                   ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; 562      ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 1266     ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] ; 310      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 131   ; 131  ;
; Unconstrained Output Port Paths ; 321   ; 321  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Apr 24 12:25:00 2013
Info: Command: quartus_sta SG_PnR_proj -c SG_PnR_proj
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_k3n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_ve9:dffpipe9|dffe10a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]} {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]} {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]} {global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 0.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.081         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.232         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.874         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.915         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case recovery slack is -1.366
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.366        -1.366 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):    -1.154        -2.308 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.880         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    17.384         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.039         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     1.066         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.242         0.000 fpga_clk 
    Info (332119):     3.424         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 1.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.456         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.887         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     3.926         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    19.464         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.188         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.284         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     2.487         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):    18.691         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.586
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.586         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
    Info (332119):     0.602         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     1.153         0.000 fpga_clk 
    Info (332119):     2.074         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 fpga_clk 
    Info (332119):    10.373         0.000 global_nets_inst|clk_blk_inst|pll_inst|altpll_component|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 463 megabytes
    Info: Processing ended: Wed Apr 24 12:25:11 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:04


