
Practica3_ICI_parte2-debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d0d0  08000000  08000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800d0d0  0800d0d0  0001d0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000794  200000c0  0800d0d8  000200c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000072c  20000858  0800d870  00020854  2**3
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
  5 .comment      0000007c  00000000  00000000  0002087c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004f581  00000000  00000000  000208f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000a497  00000000  00000000  0006fe79  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00013c33  00000000  00000000  0007a310  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001c08  00000000  00000000  0008df48  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001f70  00000000  00000000  0008fb50  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000f48b  00000000  00000000  00091ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000dc80  00000000  00000000  000a0f4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00005d2c  00000000  00000000  000aebcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	00 40 00 20 d5 54 00 08 29 55 00 08 29 55 00 08     .@. .T..)U..)U..
	...
 800002c:	29 55 00 08 00 00 00 00 00 00 00 00 29 55 00 08     )U..........)U..
 800003c:	29 55 00 08 29 55 00 08 00 00 00 00 29 55 00 08     )U..)U......)U..
 800004c:	29 55 00 08 29 55 00 08 29 55 00 08 29 55 00 08     )U..)U..)U..)U..
 800005c:	29 55 00 08 00 00 00 00 29 55 00 08 29 55 00 08     )U......)U..)U..
 800006c:	29 55 00 08 29 55 00 08 29 55 00 08 29 55 00 08     )U..)U..)U..)U..
 800007c:	00 00 00 00 29 55 00 08 29 55 00 08 29 55 00 08     ....)U..)U..)U..
 800008c:	29 55 00 08 29 55 00 08 29 55 00 08 29 55 00 08     )U..)U..)U..)U..
 800009c:	29 55 00 08 29 55 00 08 29 55 00 08 29 55 00 08     )U..)U..)U..)U..
 80000ac:	29 55 00 08 29 55 00 08 29 55 00 08 00 00 00 00     )U..)U..)U......
 80000bc:	29 55 00 08                                         )U..

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000858 	.word	0x20000858
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c2c8 	.word	0x0800c2c8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000085c 	.word	0x2000085c
 8000104:	0800c2c8 	.word	0x0800c2c8

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_uhi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5a09      	ldrh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	1c10      	adds	r0, r2, #0
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	1c19      	adds	r1, r3, #0
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 ffa3 	bl	800239c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fefd 	bl	8002260 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 ff95 	bl	800239c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 ff8b 	bl	800239c <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 ff1d 	bl	80022d4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 ff13 	bl	80022d4 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	1c08      	adds	r0, r1, #0
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fcd3 	bl	8000e70 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fc65 	bl	8000da4 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fcc5 	bl	8000e70 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fcbb 	bl	8000e70 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fc71 	bl	8000df0 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fc67 	bl	8000df0 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			; (mov r8, r8)

08000530 <__aeabi_uldivmod>:
 8000530:	2b00      	cmp	r3, #0
 8000532:	d111      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000534:	2a00      	cmp	r2, #0
 8000536:	d10f      	bne.n	8000558 <__aeabi_uldivmod+0x28>
 8000538:	2900      	cmp	r1, #0
 800053a:	d100      	bne.n	800053e <__aeabi_uldivmod+0xe>
 800053c:	2800      	cmp	r0, #0
 800053e:	d002      	beq.n	8000546 <__aeabi_uldivmod+0x16>
 8000540:	2100      	movs	r1, #0
 8000542:	43c9      	mvns	r1, r1
 8000544:	1c08      	adds	r0, r1, #0
 8000546:	b407      	push	{r0, r1, r2}
 8000548:	4802      	ldr	r0, [pc, #8]	; (8000554 <__aeabi_uldivmod+0x24>)
 800054a:	a102      	add	r1, pc, #8	; (adr r1, 8000554 <__aeabi_uldivmod+0x24>)
 800054c:	1840      	adds	r0, r0, r1
 800054e:	9002      	str	r0, [sp, #8]
 8000550:	bd03      	pop	{r0, r1, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	fffffee9 	.word	0xfffffee9
 8000558:	b403      	push	{r0, r1}
 800055a:	4668      	mov	r0, sp
 800055c:	b501      	push	{r0, lr}
 800055e:	9802      	ldr	r0, [sp, #8]
 8000560:	f000 f886 	bl	8000670 <__udivmoddi4>
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	469e      	mov	lr, r3
 8000568:	b002      	add	sp, #8
 800056a:	bc0c      	pop	{r2, r3}
 800056c:	4770      	bx	lr
 800056e:	46c0      	nop			; (mov r8, r8)

08000570 <__aeabi_lmul>:
 8000570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000572:	46ce      	mov	lr, r9
 8000574:	4647      	mov	r7, r8
 8000576:	0415      	lsls	r5, r2, #16
 8000578:	0c2d      	lsrs	r5, r5, #16
 800057a:	002e      	movs	r6, r5
 800057c:	b580      	push	{r7, lr}
 800057e:	0407      	lsls	r7, r0, #16
 8000580:	0c14      	lsrs	r4, r2, #16
 8000582:	0c3f      	lsrs	r7, r7, #16
 8000584:	4699      	mov	r9, r3
 8000586:	0c03      	lsrs	r3, r0, #16
 8000588:	437e      	muls	r6, r7
 800058a:	435d      	muls	r5, r3
 800058c:	4367      	muls	r7, r4
 800058e:	4363      	muls	r3, r4
 8000590:	197f      	adds	r7, r7, r5
 8000592:	0c34      	lsrs	r4, r6, #16
 8000594:	19e4      	adds	r4, r4, r7
 8000596:	469c      	mov	ip, r3
 8000598:	42a5      	cmp	r5, r4
 800059a:	d903      	bls.n	80005a4 <__aeabi_lmul+0x34>
 800059c:	2380      	movs	r3, #128	; 0x80
 800059e:	025b      	lsls	r3, r3, #9
 80005a0:	4698      	mov	r8, r3
 80005a2:	44c4      	add	ip, r8
 80005a4:	464b      	mov	r3, r9
 80005a6:	4351      	muls	r1, r2
 80005a8:	4343      	muls	r3, r0
 80005aa:	0436      	lsls	r6, r6, #16
 80005ac:	0c36      	lsrs	r6, r6, #16
 80005ae:	0c25      	lsrs	r5, r4, #16
 80005b0:	0424      	lsls	r4, r4, #16
 80005b2:	4465      	add	r5, ip
 80005b4:	19a4      	adds	r4, r4, r6
 80005b6:	1859      	adds	r1, r3, r1
 80005b8:	1949      	adds	r1, r1, r5
 80005ba:	0020      	movs	r0, r4
 80005bc:	bc0c      	pop	{r2, r3}
 80005be:	4690      	mov	r8, r2
 80005c0:	4699      	mov	r9, r3
 80005c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005c4 <__aeabi_f2uiz>:
 80005c4:	219e      	movs	r1, #158	; 0x9e
 80005c6:	b510      	push	{r4, lr}
 80005c8:	05c9      	lsls	r1, r1, #23
 80005ca:	1c04      	adds	r4, r0, #0
 80005cc:	f7ff ffa6 	bl	800051c <__aeabi_fcmpge>
 80005d0:	2800      	cmp	r0, #0
 80005d2:	d103      	bne.n	80005dc <__aeabi_f2uiz+0x18>
 80005d4:	1c20      	adds	r0, r4, #0
 80005d6:	f000 ff49 	bl	800146c <__aeabi_f2iz>
 80005da:	bd10      	pop	{r4, pc}
 80005dc:	219e      	movs	r1, #158	; 0x9e
 80005de:	1c20      	adds	r0, r4, #0
 80005e0:	05c9      	lsls	r1, r1, #23
 80005e2:	f000 fda7 	bl	8001134 <__aeabi_fsub>
 80005e6:	f000 ff41 	bl	800146c <__aeabi_f2iz>
 80005ea:	2380      	movs	r3, #128	; 0x80
 80005ec:	061b      	lsls	r3, r3, #24
 80005ee:	469c      	mov	ip, r3
 80005f0:	4460      	add	r0, ip
 80005f2:	e7f2      	b.n	80005da <__aeabi_f2uiz+0x16>

080005f4 <__aeabi_d2uiz>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	2200      	movs	r2, #0
 80005f8:	4b0c      	ldr	r3, [pc, #48]	; (800062c <__aeabi_d2uiz+0x38>)
 80005fa:	0004      	movs	r4, r0
 80005fc:	000d      	movs	r5, r1
 80005fe:	f7ff ff53 	bl	80004a8 <__aeabi_dcmpge>
 8000602:	2800      	cmp	r0, #0
 8000604:	d104      	bne.n	8000610 <__aeabi_d2uiz+0x1c>
 8000606:	0020      	movs	r0, r4
 8000608:	0029      	movs	r1, r5
 800060a:	f002 fcdf 	bl	8002fcc <__aeabi_d2iz>
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <__aeabi_d2uiz+0x38>)
 8000612:	2200      	movs	r2, #0
 8000614:	0020      	movs	r0, r4
 8000616:	0029      	movs	r1, r5
 8000618:	f002 f9a2 	bl	8002960 <__aeabi_dsub>
 800061c:	f002 fcd6 	bl	8002fcc <__aeabi_d2iz>
 8000620:	2380      	movs	r3, #128	; 0x80
 8000622:	061b      	lsls	r3, r3, #24
 8000624:	469c      	mov	ip, r3
 8000626:	4460      	add	r0, ip
 8000628:	e7f1      	b.n	800060e <__aeabi_d2uiz+0x1a>
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	41e00000 	.word	0x41e00000

08000630 <__aeabi_f2ulz>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f002 fd79 	bl	8003128 <__aeabi_f2d>
 8000636:	2200      	movs	r2, #0
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <__aeabi_f2ulz+0x38>)
 800063a:	000d      	movs	r5, r1
 800063c:	0004      	movs	r4, r0
 800063e:	f001 ff0f 	bl	8002460 <__aeabi_dmul>
 8000642:	f7ff ffd7 	bl	80005f4 <__aeabi_d2uiz>
 8000646:	0006      	movs	r6, r0
 8000648:	f002 fd36 	bl	80030b8 <__aeabi_ui2d>
 800064c:	2200      	movs	r2, #0
 800064e:	4b07      	ldr	r3, [pc, #28]	; (800066c <__aeabi_f2ulz+0x3c>)
 8000650:	f001 ff06 	bl	8002460 <__aeabi_dmul>
 8000654:	0002      	movs	r2, r0
 8000656:	000b      	movs	r3, r1
 8000658:	0020      	movs	r0, r4
 800065a:	0029      	movs	r1, r5
 800065c:	f002 f980 	bl	8002960 <__aeabi_dsub>
 8000660:	f7ff ffc8 	bl	80005f4 <__aeabi_d2uiz>
 8000664:	0031      	movs	r1, r6
 8000666:	bd70      	pop	{r4, r5, r6, pc}
 8000668:	3df00000 	.word	0x3df00000
 800066c:	41f00000 	.word	0x41f00000

08000670 <__udivmoddi4>:
 8000670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000672:	4657      	mov	r7, sl
 8000674:	464e      	mov	r6, r9
 8000676:	4645      	mov	r5, r8
 8000678:	46de      	mov	lr, fp
 800067a:	b5e0      	push	{r5, r6, r7, lr}
 800067c:	0004      	movs	r4, r0
 800067e:	b083      	sub	sp, #12
 8000680:	000d      	movs	r5, r1
 8000682:	4692      	mov	sl, r2
 8000684:	4699      	mov	r9, r3
 8000686:	428b      	cmp	r3, r1
 8000688:	d82f      	bhi.n	80006ea <__udivmoddi4+0x7a>
 800068a:	d02c      	beq.n	80006e6 <__udivmoddi4+0x76>
 800068c:	4649      	mov	r1, r9
 800068e:	4650      	mov	r0, sl
 8000690:	f002 fdba 	bl	8003208 <__clzdi2>
 8000694:	0029      	movs	r1, r5
 8000696:	0006      	movs	r6, r0
 8000698:	0020      	movs	r0, r4
 800069a:	f002 fdb5 	bl	8003208 <__clzdi2>
 800069e:	1a33      	subs	r3, r6, r0
 80006a0:	4698      	mov	r8, r3
 80006a2:	3b20      	subs	r3, #32
 80006a4:	469b      	mov	fp, r3
 80006a6:	d500      	bpl.n	80006aa <__udivmoddi4+0x3a>
 80006a8:	e074      	b.n	8000794 <__udivmoddi4+0x124>
 80006aa:	4653      	mov	r3, sl
 80006ac:	465a      	mov	r2, fp
 80006ae:	4093      	lsls	r3, r2
 80006b0:	001f      	movs	r7, r3
 80006b2:	4653      	mov	r3, sl
 80006b4:	4642      	mov	r2, r8
 80006b6:	4093      	lsls	r3, r2
 80006b8:	001e      	movs	r6, r3
 80006ba:	42af      	cmp	r7, r5
 80006bc:	d829      	bhi.n	8000712 <__udivmoddi4+0xa2>
 80006be:	d026      	beq.n	800070e <__udivmoddi4+0x9e>
 80006c0:	465b      	mov	r3, fp
 80006c2:	1ba4      	subs	r4, r4, r6
 80006c4:	41bd      	sbcs	r5, r7
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	da00      	bge.n	80006cc <__udivmoddi4+0x5c>
 80006ca:	e079      	b.n	80007c0 <__udivmoddi4+0x150>
 80006cc:	2200      	movs	r2, #0
 80006ce:	2300      	movs	r3, #0
 80006d0:	9200      	str	r2, [sp, #0]
 80006d2:	9301      	str	r3, [sp, #4]
 80006d4:	2301      	movs	r3, #1
 80006d6:	465a      	mov	r2, fp
 80006d8:	4093      	lsls	r3, r2
 80006da:	9301      	str	r3, [sp, #4]
 80006dc:	2301      	movs	r3, #1
 80006de:	4642      	mov	r2, r8
 80006e0:	4093      	lsls	r3, r2
 80006e2:	9300      	str	r3, [sp, #0]
 80006e4:	e019      	b.n	800071a <__udivmoddi4+0xaa>
 80006e6:	4282      	cmp	r2, r0
 80006e8:	d9d0      	bls.n	800068c <__udivmoddi4+0x1c>
 80006ea:	2200      	movs	r2, #0
 80006ec:	2300      	movs	r3, #0
 80006ee:	9200      	str	r2, [sp, #0]
 80006f0:	9301      	str	r3, [sp, #4]
 80006f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <__udivmoddi4+0x8c>
 80006f8:	601c      	str	r4, [r3, #0]
 80006fa:	605d      	str	r5, [r3, #4]
 80006fc:	9800      	ldr	r0, [sp, #0]
 80006fe:	9901      	ldr	r1, [sp, #4]
 8000700:	b003      	add	sp, #12
 8000702:	bc3c      	pop	{r2, r3, r4, r5}
 8000704:	4690      	mov	r8, r2
 8000706:	4699      	mov	r9, r3
 8000708:	46a2      	mov	sl, r4
 800070a:	46ab      	mov	fp, r5
 800070c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800070e:	42a3      	cmp	r3, r4
 8000710:	d9d6      	bls.n	80006c0 <__udivmoddi4+0x50>
 8000712:	2200      	movs	r2, #0
 8000714:	2300      	movs	r3, #0
 8000716:	9200      	str	r2, [sp, #0]
 8000718:	9301      	str	r3, [sp, #4]
 800071a:	4643      	mov	r3, r8
 800071c:	2b00      	cmp	r3, #0
 800071e:	d0e8      	beq.n	80006f2 <__udivmoddi4+0x82>
 8000720:	07fb      	lsls	r3, r7, #31
 8000722:	0872      	lsrs	r2, r6, #1
 8000724:	431a      	orrs	r2, r3
 8000726:	4646      	mov	r6, r8
 8000728:	087b      	lsrs	r3, r7, #1
 800072a:	e00e      	b.n	800074a <__udivmoddi4+0xda>
 800072c:	42ab      	cmp	r3, r5
 800072e:	d101      	bne.n	8000734 <__udivmoddi4+0xc4>
 8000730:	42a2      	cmp	r2, r4
 8000732:	d80c      	bhi.n	800074e <__udivmoddi4+0xde>
 8000734:	1aa4      	subs	r4, r4, r2
 8000736:	419d      	sbcs	r5, r3
 8000738:	2001      	movs	r0, #1
 800073a:	1924      	adds	r4, r4, r4
 800073c:	416d      	adcs	r5, r5
 800073e:	2100      	movs	r1, #0
 8000740:	3e01      	subs	r6, #1
 8000742:	1824      	adds	r4, r4, r0
 8000744:	414d      	adcs	r5, r1
 8000746:	2e00      	cmp	r6, #0
 8000748:	d006      	beq.n	8000758 <__udivmoddi4+0xe8>
 800074a:	42ab      	cmp	r3, r5
 800074c:	d9ee      	bls.n	800072c <__udivmoddi4+0xbc>
 800074e:	3e01      	subs	r6, #1
 8000750:	1924      	adds	r4, r4, r4
 8000752:	416d      	adcs	r5, r5
 8000754:	2e00      	cmp	r6, #0
 8000756:	d1f8      	bne.n	800074a <__udivmoddi4+0xda>
 8000758:	465b      	mov	r3, fp
 800075a:	9800      	ldr	r0, [sp, #0]
 800075c:	9901      	ldr	r1, [sp, #4]
 800075e:	1900      	adds	r0, r0, r4
 8000760:	4169      	adcs	r1, r5
 8000762:	2b00      	cmp	r3, #0
 8000764:	db22      	blt.n	80007ac <__udivmoddi4+0x13c>
 8000766:	002b      	movs	r3, r5
 8000768:	465a      	mov	r2, fp
 800076a:	40d3      	lsrs	r3, r2
 800076c:	002a      	movs	r2, r5
 800076e:	4644      	mov	r4, r8
 8000770:	40e2      	lsrs	r2, r4
 8000772:	001c      	movs	r4, r3
 8000774:	465b      	mov	r3, fp
 8000776:	0015      	movs	r5, r2
 8000778:	2b00      	cmp	r3, #0
 800077a:	db2c      	blt.n	80007d6 <__udivmoddi4+0x166>
 800077c:	0026      	movs	r6, r4
 800077e:	409e      	lsls	r6, r3
 8000780:	0033      	movs	r3, r6
 8000782:	0026      	movs	r6, r4
 8000784:	4647      	mov	r7, r8
 8000786:	40be      	lsls	r6, r7
 8000788:	0032      	movs	r2, r6
 800078a:	1a80      	subs	r0, r0, r2
 800078c:	4199      	sbcs	r1, r3
 800078e:	9000      	str	r0, [sp, #0]
 8000790:	9101      	str	r1, [sp, #4]
 8000792:	e7ae      	b.n	80006f2 <__udivmoddi4+0x82>
 8000794:	4642      	mov	r2, r8
 8000796:	2320      	movs	r3, #32
 8000798:	1a9b      	subs	r3, r3, r2
 800079a:	4652      	mov	r2, sl
 800079c:	40da      	lsrs	r2, r3
 800079e:	4641      	mov	r1, r8
 80007a0:	0013      	movs	r3, r2
 80007a2:	464a      	mov	r2, r9
 80007a4:	408a      	lsls	r2, r1
 80007a6:	0017      	movs	r7, r2
 80007a8:	431f      	orrs	r7, r3
 80007aa:	e782      	b.n	80006b2 <__udivmoddi4+0x42>
 80007ac:	4642      	mov	r2, r8
 80007ae:	2320      	movs	r3, #32
 80007b0:	1a9b      	subs	r3, r3, r2
 80007b2:	002a      	movs	r2, r5
 80007b4:	4646      	mov	r6, r8
 80007b6:	409a      	lsls	r2, r3
 80007b8:	0023      	movs	r3, r4
 80007ba:	40f3      	lsrs	r3, r6
 80007bc:	4313      	orrs	r3, r2
 80007be:	e7d5      	b.n	800076c <__udivmoddi4+0xfc>
 80007c0:	4642      	mov	r2, r8
 80007c2:	2320      	movs	r3, #32
 80007c4:	2100      	movs	r1, #0
 80007c6:	1a9b      	subs	r3, r3, r2
 80007c8:	2200      	movs	r2, #0
 80007ca:	9100      	str	r1, [sp, #0]
 80007cc:	9201      	str	r2, [sp, #4]
 80007ce:	2201      	movs	r2, #1
 80007d0:	40da      	lsrs	r2, r3
 80007d2:	9201      	str	r2, [sp, #4]
 80007d4:	e782      	b.n	80006dc <__udivmoddi4+0x6c>
 80007d6:	4642      	mov	r2, r8
 80007d8:	2320      	movs	r3, #32
 80007da:	0026      	movs	r6, r4
 80007dc:	1a9b      	subs	r3, r3, r2
 80007de:	40de      	lsrs	r6, r3
 80007e0:	002f      	movs	r7, r5
 80007e2:	46b4      	mov	ip, r6
 80007e4:	4097      	lsls	r7, r2
 80007e6:	4666      	mov	r6, ip
 80007e8:	003b      	movs	r3, r7
 80007ea:	4333      	orrs	r3, r6
 80007ec:	e7c9      	b.n	8000782 <__udivmoddi4+0x112>
 80007ee:	46c0      	nop			; (mov r8, r8)

080007f0 <__aeabi_fadd>:
 80007f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007f2:	46c6      	mov	lr, r8
 80007f4:	024e      	lsls	r6, r1, #9
 80007f6:	0247      	lsls	r7, r0, #9
 80007f8:	0a76      	lsrs	r6, r6, #9
 80007fa:	0a7b      	lsrs	r3, r7, #9
 80007fc:	0044      	lsls	r4, r0, #1
 80007fe:	0fc5      	lsrs	r5, r0, #31
 8000800:	00f7      	lsls	r7, r6, #3
 8000802:	0048      	lsls	r0, r1, #1
 8000804:	4698      	mov	r8, r3
 8000806:	b500      	push	{lr}
 8000808:	0e24      	lsrs	r4, r4, #24
 800080a:	002a      	movs	r2, r5
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	0e00      	lsrs	r0, r0, #24
 8000810:	0fc9      	lsrs	r1, r1, #31
 8000812:	46bc      	mov	ip, r7
 8000814:	428d      	cmp	r5, r1
 8000816:	d067      	beq.n	80008e8 <__aeabi_fadd+0xf8>
 8000818:	1a22      	subs	r2, r4, r0
 800081a:	2a00      	cmp	r2, #0
 800081c:	dc00      	bgt.n	8000820 <__aeabi_fadd+0x30>
 800081e:	e0a5      	b.n	800096c <__aeabi_fadd+0x17c>
 8000820:	2800      	cmp	r0, #0
 8000822:	d13a      	bne.n	800089a <__aeabi_fadd+0xaa>
 8000824:	2f00      	cmp	r7, #0
 8000826:	d100      	bne.n	800082a <__aeabi_fadd+0x3a>
 8000828:	e093      	b.n	8000952 <__aeabi_fadd+0x162>
 800082a:	1e51      	subs	r1, r2, #1
 800082c:	2900      	cmp	r1, #0
 800082e:	d000      	beq.n	8000832 <__aeabi_fadd+0x42>
 8000830:	e0bc      	b.n	80009ac <__aeabi_fadd+0x1bc>
 8000832:	2401      	movs	r4, #1
 8000834:	1bdb      	subs	r3, r3, r7
 8000836:	015a      	lsls	r2, r3, #5
 8000838:	d546      	bpl.n	80008c8 <__aeabi_fadd+0xd8>
 800083a:	019b      	lsls	r3, r3, #6
 800083c:	099e      	lsrs	r6, r3, #6
 800083e:	0030      	movs	r0, r6
 8000840:	f002 fcc4 	bl	80031cc <__clzsi2>
 8000844:	3805      	subs	r0, #5
 8000846:	4086      	lsls	r6, r0
 8000848:	4284      	cmp	r4, r0
 800084a:	dd00      	ble.n	800084e <__aeabi_fadd+0x5e>
 800084c:	e09d      	b.n	800098a <__aeabi_fadd+0x19a>
 800084e:	1b04      	subs	r4, r0, r4
 8000850:	0032      	movs	r2, r6
 8000852:	2020      	movs	r0, #32
 8000854:	3401      	adds	r4, #1
 8000856:	40e2      	lsrs	r2, r4
 8000858:	1b04      	subs	r4, r0, r4
 800085a:	40a6      	lsls	r6, r4
 800085c:	0033      	movs	r3, r6
 800085e:	1e5e      	subs	r6, r3, #1
 8000860:	41b3      	sbcs	r3, r6
 8000862:	2400      	movs	r4, #0
 8000864:	4313      	orrs	r3, r2
 8000866:	075a      	lsls	r2, r3, #29
 8000868:	d004      	beq.n	8000874 <__aeabi_fadd+0x84>
 800086a:	220f      	movs	r2, #15
 800086c:	401a      	ands	r2, r3
 800086e:	2a04      	cmp	r2, #4
 8000870:	d000      	beq.n	8000874 <__aeabi_fadd+0x84>
 8000872:	3304      	adds	r3, #4
 8000874:	015a      	lsls	r2, r3, #5
 8000876:	d529      	bpl.n	80008cc <__aeabi_fadd+0xdc>
 8000878:	3401      	adds	r4, #1
 800087a:	2cff      	cmp	r4, #255	; 0xff
 800087c:	d100      	bne.n	8000880 <__aeabi_fadd+0x90>
 800087e:	e081      	b.n	8000984 <__aeabi_fadd+0x194>
 8000880:	002a      	movs	r2, r5
 8000882:	019b      	lsls	r3, r3, #6
 8000884:	0a5b      	lsrs	r3, r3, #9
 8000886:	b2e4      	uxtb	r4, r4
 8000888:	025b      	lsls	r3, r3, #9
 800088a:	05e4      	lsls	r4, r4, #23
 800088c:	0a58      	lsrs	r0, r3, #9
 800088e:	07d2      	lsls	r2, r2, #31
 8000890:	4320      	orrs	r0, r4
 8000892:	4310      	orrs	r0, r2
 8000894:	bc04      	pop	{r2}
 8000896:	4690      	mov	r8, r2
 8000898:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800089a:	2cff      	cmp	r4, #255	; 0xff
 800089c:	d0e3      	beq.n	8000866 <__aeabi_fadd+0x76>
 800089e:	2180      	movs	r1, #128	; 0x80
 80008a0:	0038      	movs	r0, r7
 80008a2:	04c9      	lsls	r1, r1, #19
 80008a4:	4308      	orrs	r0, r1
 80008a6:	4684      	mov	ip, r0
 80008a8:	2a1b      	cmp	r2, #27
 80008aa:	dd00      	ble.n	80008ae <__aeabi_fadd+0xbe>
 80008ac:	e082      	b.n	80009b4 <__aeabi_fadd+0x1c4>
 80008ae:	2020      	movs	r0, #32
 80008b0:	4661      	mov	r1, ip
 80008b2:	40d1      	lsrs	r1, r2
 80008b4:	1a82      	subs	r2, r0, r2
 80008b6:	4660      	mov	r0, ip
 80008b8:	4090      	lsls	r0, r2
 80008ba:	0002      	movs	r2, r0
 80008bc:	1e50      	subs	r0, r2, #1
 80008be:	4182      	sbcs	r2, r0
 80008c0:	430a      	orrs	r2, r1
 80008c2:	1a9b      	subs	r3, r3, r2
 80008c4:	015a      	lsls	r2, r3, #5
 80008c6:	d4b8      	bmi.n	800083a <__aeabi_fadd+0x4a>
 80008c8:	075a      	lsls	r2, r3, #29
 80008ca:	d1ce      	bne.n	800086a <__aeabi_fadd+0x7a>
 80008cc:	08de      	lsrs	r6, r3, #3
 80008ce:	002a      	movs	r2, r5
 80008d0:	2cff      	cmp	r4, #255	; 0xff
 80008d2:	d13a      	bne.n	800094a <__aeabi_fadd+0x15a>
 80008d4:	2e00      	cmp	r6, #0
 80008d6:	d100      	bne.n	80008da <__aeabi_fadd+0xea>
 80008d8:	e0ae      	b.n	8000a38 <__aeabi_fadd+0x248>
 80008da:	2380      	movs	r3, #128	; 0x80
 80008dc:	03db      	lsls	r3, r3, #15
 80008de:	4333      	orrs	r3, r6
 80008e0:	025b      	lsls	r3, r3, #9
 80008e2:	0a5b      	lsrs	r3, r3, #9
 80008e4:	24ff      	movs	r4, #255	; 0xff
 80008e6:	e7cf      	b.n	8000888 <__aeabi_fadd+0x98>
 80008e8:	1a21      	subs	r1, r4, r0
 80008ea:	2900      	cmp	r1, #0
 80008ec:	dd52      	ble.n	8000994 <__aeabi_fadd+0x1a4>
 80008ee:	2800      	cmp	r0, #0
 80008f0:	d031      	beq.n	8000956 <__aeabi_fadd+0x166>
 80008f2:	2cff      	cmp	r4, #255	; 0xff
 80008f4:	d0b7      	beq.n	8000866 <__aeabi_fadd+0x76>
 80008f6:	2080      	movs	r0, #128	; 0x80
 80008f8:	003e      	movs	r6, r7
 80008fa:	04c0      	lsls	r0, r0, #19
 80008fc:	4306      	orrs	r6, r0
 80008fe:	46b4      	mov	ip, r6
 8000900:	291b      	cmp	r1, #27
 8000902:	dd00      	ble.n	8000906 <__aeabi_fadd+0x116>
 8000904:	e0aa      	b.n	8000a5c <__aeabi_fadd+0x26c>
 8000906:	2620      	movs	r6, #32
 8000908:	4660      	mov	r0, ip
 800090a:	40c8      	lsrs	r0, r1
 800090c:	1a71      	subs	r1, r6, r1
 800090e:	4666      	mov	r6, ip
 8000910:	408e      	lsls	r6, r1
 8000912:	0031      	movs	r1, r6
 8000914:	1e4e      	subs	r6, r1, #1
 8000916:	41b1      	sbcs	r1, r6
 8000918:	4301      	orrs	r1, r0
 800091a:	185b      	adds	r3, r3, r1
 800091c:	0159      	lsls	r1, r3, #5
 800091e:	d5d3      	bpl.n	80008c8 <__aeabi_fadd+0xd8>
 8000920:	3401      	adds	r4, #1
 8000922:	2cff      	cmp	r4, #255	; 0xff
 8000924:	d100      	bne.n	8000928 <__aeabi_fadd+0x138>
 8000926:	e087      	b.n	8000a38 <__aeabi_fadd+0x248>
 8000928:	2201      	movs	r2, #1
 800092a:	4978      	ldr	r1, [pc, #480]	; (8000b0c <__aeabi_fadd+0x31c>)
 800092c:	401a      	ands	r2, r3
 800092e:	085b      	lsrs	r3, r3, #1
 8000930:	400b      	ands	r3, r1
 8000932:	4313      	orrs	r3, r2
 8000934:	e797      	b.n	8000866 <__aeabi_fadd+0x76>
 8000936:	2c00      	cmp	r4, #0
 8000938:	d000      	beq.n	800093c <__aeabi_fadd+0x14c>
 800093a:	e0a7      	b.n	8000a8c <__aeabi_fadd+0x29c>
 800093c:	2b00      	cmp	r3, #0
 800093e:	d000      	beq.n	8000942 <__aeabi_fadd+0x152>
 8000940:	e0b6      	b.n	8000ab0 <__aeabi_fadd+0x2c0>
 8000942:	1e3b      	subs	r3, r7, #0
 8000944:	d162      	bne.n	8000a0c <__aeabi_fadd+0x21c>
 8000946:	2600      	movs	r6, #0
 8000948:	2200      	movs	r2, #0
 800094a:	0273      	lsls	r3, r6, #9
 800094c:	0a5b      	lsrs	r3, r3, #9
 800094e:	b2e4      	uxtb	r4, r4
 8000950:	e79a      	b.n	8000888 <__aeabi_fadd+0x98>
 8000952:	0014      	movs	r4, r2
 8000954:	e787      	b.n	8000866 <__aeabi_fadd+0x76>
 8000956:	2f00      	cmp	r7, #0
 8000958:	d04d      	beq.n	80009f6 <__aeabi_fadd+0x206>
 800095a:	1e48      	subs	r0, r1, #1
 800095c:	2800      	cmp	r0, #0
 800095e:	d157      	bne.n	8000a10 <__aeabi_fadd+0x220>
 8000960:	4463      	add	r3, ip
 8000962:	2401      	movs	r4, #1
 8000964:	015a      	lsls	r2, r3, #5
 8000966:	d5af      	bpl.n	80008c8 <__aeabi_fadd+0xd8>
 8000968:	2402      	movs	r4, #2
 800096a:	e7dd      	b.n	8000928 <__aeabi_fadd+0x138>
 800096c:	2a00      	cmp	r2, #0
 800096e:	d124      	bne.n	80009ba <__aeabi_fadd+0x1ca>
 8000970:	1c62      	adds	r2, r4, #1
 8000972:	b2d2      	uxtb	r2, r2
 8000974:	2a01      	cmp	r2, #1
 8000976:	ddde      	ble.n	8000936 <__aeabi_fadd+0x146>
 8000978:	1bde      	subs	r6, r3, r7
 800097a:	0172      	lsls	r2, r6, #5
 800097c:	d535      	bpl.n	80009ea <__aeabi_fadd+0x1fa>
 800097e:	1afe      	subs	r6, r7, r3
 8000980:	000d      	movs	r5, r1
 8000982:	e75c      	b.n	800083e <__aeabi_fadd+0x4e>
 8000984:	002a      	movs	r2, r5
 8000986:	2300      	movs	r3, #0
 8000988:	e77e      	b.n	8000888 <__aeabi_fadd+0x98>
 800098a:	0033      	movs	r3, r6
 800098c:	4a60      	ldr	r2, [pc, #384]	; (8000b10 <__aeabi_fadd+0x320>)
 800098e:	1a24      	subs	r4, r4, r0
 8000990:	4013      	ands	r3, r2
 8000992:	e768      	b.n	8000866 <__aeabi_fadd+0x76>
 8000994:	2900      	cmp	r1, #0
 8000996:	d163      	bne.n	8000a60 <__aeabi_fadd+0x270>
 8000998:	1c61      	adds	r1, r4, #1
 800099a:	b2c8      	uxtb	r0, r1
 800099c:	2801      	cmp	r0, #1
 800099e:	dd4e      	ble.n	8000a3e <__aeabi_fadd+0x24e>
 80009a0:	29ff      	cmp	r1, #255	; 0xff
 80009a2:	d049      	beq.n	8000a38 <__aeabi_fadd+0x248>
 80009a4:	4463      	add	r3, ip
 80009a6:	085b      	lsrs	r3, r3, #1
 80009a8:	000c      	movs	r4, r1
 80009aa:	e75c      	b.n	8000866 <__aeabi_fadd+0x76>
 80009ac:	2aff      	cmp	r2, #255	; 0xff
 80009ae:	d041      	beq.n	8000a34 <__aeabi_fadd+0x244>
 80009b0:	000a      	movs	r2, r1
 80009b2:	e779      	b.n	80008a8 <__aeabi_fadd+0xb8>
 80009b4:	2201      	movs	r2, #1
 80009b6:	1a9b      	subs	r3, r3, r2
 80009b8:	e784      	b.n	80008c4 <__aeabi_fadd+0xd4>
 80009ba:	2c00      	cmp	r4, #0
 80009bc:	d01d      	beq.n	80009fa <__aeabi_fadd+0x20a>
 80009be:	28ff      	cmp	r0, #255	; 0xff
 80009c0:	d022      	beq.n	8000a08 <__aeabi_fadd+0x218>
 80009c2:	2480      	movs	r4, #128	; 0x80
 80009c4:	04e4      	lsls	r4, r4, #19
 80009c6:	4252      	negs	r2, r2
 80009c8:	4323      	orrs	r3, r4
 80009ca:	2a1b      	cmp	r2, #27
 80009cc:	dd00      	ble.n	80009d0 <__aeabi_fadd+0x1e0>
 80009ce:	e08a      	b.n	8000ae6 <__aeabi_fadd+0x2f6>
 80009d0:	001c      	movs	r4, r3
 80009d2:	2520      	movs	r5, #32
 80009d4:	40d4      	lsrs	r4, r2
 80009d6:	1aaa      	subs	r2, r5, r2
 80009d8:	4093      	lsls	r3, r2
 80009da:	1e5a      	subs	r2, r3, #1
 80009dc:	4193      	sbcs	r3, r2
 80009de:	4323      	orrs	r3, r4
 80009e0:	4662      	mov	r2, ip
 80009e2:	0004      	movs	r4, r0
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	000d      	movs	r5, r1
 80009e8:	e725      	b.n	8000836 <__aeabi_fadd+0x46>
 80009ea:	2e00      	cmp	r6, #0
 80009ec:	d000      	beq.n	80009f0 <__aeabi_fadd+0x200>
 80009ee:	e726      	b.n	800083e <__aeabi_fadd+0x4e>
 80009f0:	2200      	movs	r2, #0
 80009f2:	2400      	movs	r4, #0
 80009f4:	e7a9      	b.n	800094a <__aeabi_fadd+0x15a>
 80009f6:	000c      	movs	r4, r1
 80009f8:	e735      	b.n	8000866 <__aeabi_fadd+0x76>
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d04d      	beq.n	8000a9a <__aeabi_fadd+0x2aa>
 80009fe:	43d2      	mvns	r2, r2
 8000a00:	2a00      	cmp	r2, #0
 8000a02:	d0ed      	beq.n	80009e0 <__aeabi_fadd+0x1f0>
 8000a04:	28ff      	cmp	r0, #255	; 0xff
 8000a06:	d1e0      	bne.n	80009ca <__aeabi_fadd+0x1da>
 8000a08:	4663      	mov	r3, ip
 8000a0a:	24ff      	movs	r4, #255	; 0xff
 8000a0c:	000d      	movs	r5, r1
 8000a0e:	e72a      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a10:	29ff      	cmp	r1, #255	; 0xff
 8000a12:	d00f      	beq.n	8000a34 <__aeabi_fadd+0x244>
 8000a14:	0001      	movs	r1, r0
 8000a16:	e773      	b.n	8000900 <__aeabi_fadd+0x110>
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d061      	beq.n	8000ae0 <__aeabi_fadd+0x2f0>
 8000a1c:	24ff      	movs	r4, #255	; 0xff
 8000a1e:	2f00      	cmp	r7, #0
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fadd+0x234>
 8000a22:	e720      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a24:	2280      	movs	r2, #128	; 0x80
 8000a26:	4641      	mov	r1, r8
 8000a28:	03d2      	lsls	r2, r2, #15
 8000a2a:	4211      	tst	r1, r2
 8000a2c:	d002      	beq.n	8000a34 <__aeabi_fadd+0x244>
 8000a2e:	4216      	tst	r6, r2
 8000a30:	d100      	bne.n	8000a34 <__aeabi_fadd+0x244>
 8000a32:	003b      	movs	r3, r7
 8000a34:	24ff      	movs	r4, #255	; 0xff
 8000a36:	e716      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a38:	24ff      	movs	r4, #255	; 0xff
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	e724      	b.n	8000888 <__aeabi_fadd+0x98>
 8000a3e:	2c00      	cmp	r4, #0
 8000a40:	d1ea      	bne.n	8000a18 <__aeabi_fadd+0x228>
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d058      	beq.n	8000af8 <__aeabi_fadd+0x308>
 8000a46:	2f00      	cmp	r7, #0
 8000a48:	d100      	bne.n	8000a4c <__aeabi_fadd+0x25c>
 8000a4a:	e70c      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a4c:	4463      	add	r3, ip
 8000a4e:	015a      	lsls	r2, r3, #5
 8000a50:	d400      	bmi.n	8000a54 <__aeabi_fadd+0x264>
 8000a52:	e739      	b.n	80008c8 <__aeabi_fadd+0xd8>
 8000a54:	4a2e      	ldr	r2, [pc, #184]	; (8000b10 <__aeabi_fadd+0x320>)
 8000a56:	000c      	movs	r4, r1
 8000a58:	4013      	ands	r3, r2
 8000a5a:	e704      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	e75c      	b.n	800091a <__aeabi_fadd+0x12a>
 8000a60:	2c00      	cmp	r4, #0
 8000a62:	d11e      	bne.n	8000aa2 <__aeabi_fadd+0x2b2>
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d040      	beq.n	8000aea <__aeabi_fadd+0x2fa>
 8000a68:	43c9      	mvns	r1, r1
 8000a6a:	2900      	cmp	r1, #0
 8000a6c:	d00b      	beq.n	8000a86 <__aeabi_fadd+0x296>
 8000a6e:	28ff      	cmp	r0, #255	; 0xff
 8000a70:	d036      	beq.n	8000ae0 <__aeabi_fadd+0x2f0>
 8000a72:	291b      	cmp	r1, #27
 8000a74:	dc47      	bgt.n	8000b06 <__aeabi_fadd+0x316>
 8000a76:	001c      	movs	r4, r3
 8000a78:	2620      	movs	r6, #32
 8000a7a:	40cc      	lsrs	r4, r1
 8000a7c:	1a71      	subs	r1, r6, r1
 8000a7e:	408b      	lsls	r3, r1
 8000a80:	1e59      	subs	r1, r3, #1
 8000a82:	418b      	sbcs	r3, r1
 8000a84:	4323      	orrs	r3, r4
 8000a86:	4463      	add	r3, ip
 8000a88:	0004      	movs	r4, r0
 8000a8a:	e747      	b.n	800091c <__aeabi_fadd+0x12c>
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d118      	bne.n	8000ac2 <__aeabi_fadd+0x2d2>
 8000a90:	1e3b      	subs	r3, r7, #0
 8000a92:	d02d      	beq.n	8000af0 <__aeabi_fadd+0x300>
 8000a94:	000d      	movs	r5, r1
 8000a96:	24ff      	movs	r4, #255	; 0xff
 8000a98:	e6e5      	b.n	8000866 <__aeabi_fadd+0x76>
 8000a9a:	003b      	movs	r3, r7
 8000a9c:	0004      	movs	r4, r0
 8000a9e:	000d      	movs	r5, r1
 8000aa0:	e6e1      	b.n	8000866 <__aeabi_fadd+0x76>
 8000aa2:	28ff      	cmp	r0, #255	; 0xff
 8000aa4:	d01c      	beq.n	8000ae0 <__aeabi_fadd+0x2f0>
 8000aa6:	2480      	movs	r4, #128	; 0x80
 8000aa8:	04e4      	lsls	r4, r4, #19
 8000aaa:	4249      	negs	r1, r1
 8000aac:	4323      	orrs	r3, r4
 8000aae:	e7e0      	b.n	8000a72 <__aeabi_fadd+0x282>
 8000ab0:	2f00      	cmp	r7, #0
 8000ab2:	d100      	bne.n	8000ab6 <__aeabi_fadd+0x2c6>
 8000ab4:	e6d7      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ab6:	1bde      	subs	r6, r3, r7
 8000ab8:	0172      	lsls	r2, r6, #5
 8000aba:	d51f      	bpl.n	8000afc <__aeabi_fadd+0x30c>
 8000abc:	1afb      	subs	r3, r7, r3
 8000abe:	000d      	movs	r5, r1
 8000ac0:	e6d1      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ac2:	24ff      	movs	r4, #255	; 0xff
 8000ac4:	2f00      	cmp	r7, #0
 8000ac6:	d100      	bne.n	8000aca <__aeabi_fadd+0x2da>
 8000ac8:	e6cd      	b.n	8000866 <__aeabi_fadd+0x76>
 8000aca:	2280      	movs	r2, #128	; 0x80
 8000acc:	4640      	mov	r0, r8
 8000ace:	03d2      	lsls	r2, r2, #15
 8000ad0:	4210      	tst	r0, r2
 8000ad2:	d0af      	beq.n	8000a34 <__aeabi_fadd+0x244>
 8000ad4:	4216      	tst	r6, r2
 8000ad6:	d1ad      	bne.n	8000a34 <__aeabi_fadd+0x244>
 8000ad8:	003b      	movs	r3, r7
 8000ada:	000d      	movs	r5, r1
 8000adc:	24ff      	movs	r4, #255	; 0xff
 8000ade:	e6c2      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	24ff      	movs	r4, #255	; 0xff
 8000ae4:	e6bf      	b.n	8000866 <__aeabi_fadd+0x76>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e77a      	b.n	80009e0 <__aeabi_fadd+0x1f0>
 8000aea:	003b      	movs	r3, r7
 8000aec:	0004      	movs	r4, r0
 8000aee:	e6ba      	b.n	8000866 <__aeabi_fadd+0x76>
 8000af0:	2680      	movs	r6, #128	; 0x80
 8000af2:	2200      	movs	r2, #0
 8000af4:	03f6      	lsls	r6, r6, #15
 8000af6:	e6f0      	b.n	80008da <__aeabi_fadd+0xea>
 8000af8:	003b      	movs	r3, r7
 8000afa:	e6b4      	b.n	8000866 <__aeabi_fadd+0x76>
 8000afc:	1e33      	subs	r3, r6, #0
 8000afe:	d000      	beq.n	8000b02 <__aeabi_fadd+0x312>
 8000b00:	e6e2      	b.n	80008c8 <__aeabi_fadd+0xd8>
 8000b02:	2200      	movs	r2, #0
 8000b04:	e721      	b.n	800094a <__aeabi_fadd+0x15a>
 8000b06:	2301      	movs	r3, #1
 8000b08:	e7bd      	b.n	8000a86 <__aeabi_fadd+0x296>
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	7dffffff 	.word	0x7dffffff
 8000b10:	fbffffff 	.word	0xfbffffff

08000b14 <__aeabi_fdiv>:
 8000b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b16:	4657      	mov	r7, sl
 8000b18:	464e      	mov	r6, r9
 8000b1a:	46de      	mov	lr, fp
 8000b1c:	4645      	mov	r5, r8
 8000b1e:	b5e0      	push	{r5, r6, r7, lr}
 8000b20:	0244      	lsls	r4, r0, #9
 8000b22:	0043      	lsls	r3, r0, #1
 8000b24:	0fc6      	lsrs	r6, r0, #31
 8000b26:	b083      	sub	sp, #12
 8000b28:	1c0f      	adds	r7, r1, #0
 8000b2a:	0a64      	lsrs	r4, r4, #9
 8000b2c:	0e1b      	lsrs	r3, r3, #24
 8000b2e:	46b2      	mov	sl, r6
 8000b30:	d053      	beq.n	8000bda <__aeabi_fdiv+0xc6>
 8000b32:	2bff      	cmp	r3, #255	; 0xff
 8000b34:	d027      	beq.n	8000b86 <__aeabi_fdiv+0x72>
 8000b36:	2280      	movs	r2, #128	; 0x80
 8000b38:	00e4      	lsls	r4, r4, #3
 8000b3a:	04d2      	lsls	r2, r2, #19
 8000b3c:	4314      	orrs	r4, r2
 8000b3e:	227f      	movs	r2, #127	; 0x7f
 8000b40:	4252      	negs	r2, r2
 8000b42:	4690      	mov	r8, r2
 8000b44:	4498      	add	r8, r3
 8000b46:	2300      	movs	r3, #0
 8000b48:	4699      	mov	r9, r3
 8000b4a:	469b      	mov	fp, r3
 8000b4c:	027d      	lsls	r5, r7, #9
 8000b4e:	0078      	lsls	r0, r7, #1
 8000b50:	0ffb      	lsrs	r3, r7, #31
 8000b52:	0a6d      	lsrs	r5, r5, #9
 8000b54:	0e00      	lsrs	r0, r0, #24
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	d024      	beq.n	8000ba4 <__aeabi_fdiv+0x90>
 8000b5a:	28ff      	cmp	r0, #255	; 0xff
 8000b5c:	d046      	beq.n	8000bec <__aeabi_fdiv+0xd8>
 8000b5e:	2380      	movs	r3, #128	; 0x80
 8000b60:	2100      	movs	r1, #0
 8000b62:	00ed      	lsls	r5, r5, #3
 8000b64:	04db      	lsls	r3, r3, #19
 8000b66:	431d      	orrs	r5, r3
 8000b68:	387f      	subs	r0, #127	; 0x7f
 8000b6a:	4647      	mov	r7, r8
 8000b6c:	1a38      	subs	r0, r7, r0
 8000b6e:	464f      	mov	r7, r9
 8000b70:	430f      	orrs	r7, r1
 8000b72:	00bf      	lsls	r7, r7, #2
 8000b74:	46b9      	mov	r9, r7
 8000b76:	0033      	movs	r3, r6
 8000b78:	9a00      	ldr	r2, [sp, #0]
 8000b7a:	4f87      	ldr	r7, [pc, #540]	; (8000d98 <__aeabi_fdiv+0x284>)
 8000b7c:	4053      	eors	r3, r2
 8000b7e:	464a      	mov	r2, r9
 8000b80:	58ba      	ldr	r2, [r7, r2]
 8000b82:	9301      	str	r3, [sp, #4]
 8000b84:	4697      	mov	pc, r2
 8000b86:	2c00      	cmp	r4, #0
 8000b88:	d14e      	bne.n	8000c28 <__aeabi_fdiv+0x114>
 8000b8a:	2308      	movs	r3, #8
 8000b8c:	4699      	mov	r9, r3
 8000b8e:	33f7      	adds	r3, #247	; 0xf7
 8000b90:	4698      	mov	r8, r3
 8000b92:	3bfd      	subs	r3, #253	; 0xfd
 8000b94:	469b      	mov	fp, r3
 8000b96:	027d      	lsls	r5, r7, #9
 8000b98:	0078      	lsls	r0, r7, #1
 8000b9a:	0ffb      	lsrs	r3, r7, #31
 8000b9c:	0a6d      	lsrs	r5, r5, #9
 8000b9e:	0e00      	lsrs	r0, r0, #24
 8000ba0:	9300      	str	r3, [sp, #0]
 8000ba2:	d1da      	bne.n	8000b5a <__aeabi_fdiv+0x46>
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d126      	bne.n	8000bf6 <__aeabi_fdiv+0xe2>
 8000ba8:	2000      	movs	r0, #0
 8000baa:	2101      	movs	r1, #1
 8000bac:	0033      	movs	r3, r6
 8000bae:	9a00      	ldr	r2, [sp, #0]
 8000bb0:	4f7a      	ldr	r7, [pc, #488]	; (8000d9c <__aeabi_fdiv+0x288>)
 8000bb2:	4053      	eors	r3, r2
 8000bb4:	4642      	mov	r2, r8
 8000bb6:	1a10      	subs	r0, r2, r0
 8000bb8:	464a      	mov	r2, r9
 8000bba:	430a      	orrs	r2, r1
 8000bbc:	0092      	lsls	r2, r2, #2
 8000bbe:	58ba      	ldr	r2, [r7, r2]
 8000bc0:	001d      	movs	r5, r3
 8000bc2:	4697      	mov	pc, r2
 8000bc4:	9b00      	ldr	r3, [sp, #0]
 8000bc6:	002c      	movs	r4, r5
 8000bc8:	469a      	mov	sl, r3
 8000bca:	468b      	mov	fp, r1
 8000bcc:	465b      	mov	r3, fp
 8000bce:	2b02      	cmp	r3, #2
 8000bd0:	d131      	bne.n	8000c36 <__aeabi_fdiv+0x122>
 8000bd2:	4653      	mov	r3, sl
 8000bd4:	21ff      	movs	r1, #255	; 0xff
 8000bd6:	2400      	movs	r4, #0
 8000bd8:	e038      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000bda:	2c00      	cmp	r4, #0
 8000bdc:	d117      	bne.n	8000c0e <__aeabi_fdiv+0xfa>
 8000bde:	2304      	movs	r3, #4
 8000be0:	4699      	mov	r9, r3
 8000be2:	2300      	movs	r3, #0
 8000be4:	4698      	mov	r8, r3
 8000be6:	3301      	adds	r3, #1
 8000be8:	469b      	mov	fp, r3
 8000bea:	e7af      	b.n	8000b4c <__aeabi_fdiv+0x38>
 8000bec:	20ff      	movs	r0, #255	; 0xff
 8000bee:	2d00      	cmp	r5, #0
 8000bf0:	d10b      	bne.n	8000c0a <__aeabi_fdiv+0xf6>
 8000bf2:	2102      	movs	r1, #2
 8000bf4:	e7da      	b.n	8000bac <__aeabi_fdiv+0x98>
 8000bf6:	0028      	movs	r0, r5
 8000bf8:	f002 fae8 	bl	80031cc <__clzsi2>
 8000bfc:	1f43      	subs	r3, r0, #5
 8000bfe:	409d      	lsls	r5, r3
 8000c00:	2376      	movs	r3, #118	; 0x76
 8000c02:	425b      	negs	r3, r3
 8000c04:	1a18      	subs	r0, r3, r0
 8000c06:	2100      	movs	r1, #0
 8000c08:	e7af      	b.n	8000b6a <__aeabi_fdiv+0x56>
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	e7ad      	b.n	8000b6a <__aeabi_fdiv+0x56>
 8000c0e:	0020      	movs	r0, r4
 8000c10:	f002 fadc 	bl	80031cc <__clzsi2>
 8000c14:	1f43      	subs	r3, r0, #5
 8000c16:	409c      	lsls	r4, r3
 8000c18:	2376      	movs	r3, #118	; 0x76
 8000c1a:	425b      	negs	r3, r3
 8000c1c:	1a1b      	subs	r3, r3, r0
 8000c1e:	4698      	mov	r8, r3
 8000c20:	2300      	movs	r3, #0
 8000c22:	4699      	mov	r9, r3
 8000c24:	469b      	mov	fp, r3
 8000c26:	e791      	b.n	8000b4c <__aeabi_fdiv+0x38>
 8000c28:	230c      	movs	r3, #12
 8000c2a:	4699      	mov	r9, r3
 8000c2c:	33f3      	adds	r3, #243	; 0xf3
 8000c2e:	4698      	mov	r8, r3
 8000c30:	3bfc      	subs	r3, #252	; 0xfc
 8000c32:	469b      	mov	fp, r3
 8000c34:	e78a      	b.n	8000b4c <__aeabi_fdiv+0x38>
 8000c36:	2b03      	cmp	r3, #3
 8000c38:	d100      	bne.n	8000c3c <__aeabi_fdiv+0x128>
 8000c3a:	e0a5      	b.n	8000d88 <__aeabi_fdiv+0x274>
 8000c3c:	4655      	mov	r5, sl
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d000      	beq.n	8000c44 <__aeabi_fdiv+0x130>
 8000c42:	e081      	b.n	8000d48 <__aeabi_fdiv+0x234>
 8000c44:	2301      	movs	r3, #1
 8000c46:	2100      	movs	r1, #0
 8000c48:	2400      	movs	r4, #0
 8000c4a:	402b      	ands	r3, r5
 8000c4c:	0264      	lsls	r4, r4, #9
 8000c4e:	05c9      	lsls	r1, r1, #23
 8000c50:	0a60      	lsrs	r0, r4, #9
 8000c52:	07db      	lsls	r3, r3, #31
 8000c54:	4308      	orrs	r0, r1
 8000c56:	4318      	orrs	r0, r3
 8000c58:	b003      	add	sp, #12
 8000c5a:	bc3c      	pop	{r2, r3, r4, r5}
 8000c5c:	4690      	mov	r8, r2
 8000c5e:	4699      	mov	r9, r3
 8000c60:	46a2      	mov	sl, r4
 8000c62:	46ab      	mov	fp, r5
 8000c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c66:	2480      	movs	r4, #128	; 0x80
 8000c68:	2300      	movs	r3, #0
 8000c6a:	03e4      	lsls	r4, r4, #15
 8000c6c:	21ff      	movs	r1, #255	; 0xff
 8000c6e:	e7ed      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000c70:	21ff      	movs	r1, #255	; 0xff
 8000c72:	2400      	movs	r4, #0
 8000c74:	e7ea      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000c76:	2301      	movs	r3, #1
 8000c78:	1a59      	subs	r1, r3, r1
 8000c7a:	291b      	cmp	r1, #27
 8000c7c:	dd66      	ble.n	8000d4c <__aeabi_fdiv+0x238>
 8000c7e:	9a01      	ldr	r2, [sp, #4]
 8000c80:	4013      	ands	r3, r2
 8000c82:	2100      	movs	r1, #0
 8000c84:	2400      	movs	r4, #0
 8000c86:	e7e1      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000c88:	2380      	movs	r3, #128	; 0x80
 8000c8a:	03db      	lsls	r3, r3, #15
 8000c8c:	421c      	tst	r4, r3
 8000c8e:	d038      	beq.n	8000d02 <__aeabi_fdiv+0x1ee>
 8000c90:	421d      	tst	r5, r3
 8000c92:	d051      	beq.n	8000d38 <__aeabi_fdiv+0x224>
 8000c94:	431c      	orrs	r4, r3
 8000c96:	0264      	lsls	r4, r4, #9
 8000c98:	0a64      	lsrs	r4, r4, #9
 8000c9a:	0033      	movs	r3, r6
 8000c9c:	21ff      	movs	r1, #255	; 0xff
 8000c9e:	e7d5      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000ca0:	0163      	lsls	r3, r4, #5
 8000ca2:	016c      	lsls	r4, r5, #5
 8000ca4:	42a3      	cmp	r3, r4
 8000ca6:	d23b      	bcs.n	8000d20 <__aeabi_fdiv+0x20c>
 8000ca8:	261b      	movs	r6, #27
 8000caa:	2100      	movs	r1, #0
 8000cac:	3801      	subs	r0, #1
 8000cae:	2501      	movs	r5, #1
 8000cb0:	001f      	movs	r7, r3
 8000cb2:	0049      	lsls	r1, r1, #1
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	2f00      	cmp	r7, #0
 8000cb8:	db01      	blt.n	8000cbe <__aeabi_fdiv+0x1aa>
 8000cba:	429c      	cmp	r4, r3
 8000cbc:	d801      	bhi.n	8000cc2 <__aeabi_fdiv+0x1ae>
 8000cbe:	1b1b      	subs	r3, r3, r4
 8000cc0:	4329      	orrs	r1, r5
 8000cc2:	3e01      	subs	r6, #1
 8000cc4:	2e00      	cmp	r6, #0
 8000cc6:	d1f3      	bne.n	8000cb0 <__aeabi_fdiv+0x19c>
 8000cc8:	001c      	movs	r4, r3
 8000cca:	1e63      	subs	r3, r4, #1
 8000ccc:	419c      	sbcs	r4, r3
 8000cce:	430c      	orrs	r4, r1
 8000cd0:	0001      	movs	r1, r0
 8000cd2:	317f      	adds	r1, #127	; 0x7f
 8000cd4:	2900      	cmp	r1, #0
 8000cd6:	ddce      	ble.n	8000c76 <__aeabi_fdiv+0x162>
 8000cd8:	0763      	lsls	r3, r4, #29
 8000cda:	d004      	beq.n	8000ce6 <__aeabi_fdiv+0x1d2>
 8000cdc:	230f      	movs	r3, #15
 8000cde:	4023      	ands	r3, r4
 8000ce0:	2b04      	cmp	r3, #4
 8000ce2:	d000      	beq.n	8000ce6 <__aeabi_fdiv+0x1d2>
 8000ce4:	3404      	adds	r4, #4
 8000ce6:	0123      	lsls	r3, r4, #4
 8000ce8:	d503      	bpl.n	8000cf2 <__aeabi_fdiv+0x1de>
 8000cea:	0001      	movs	r1, r0
 8000cec:	4b2c      	ldr	r3, [pc, #176]	; (8000da0 <__aeabi_fdiv+0x28c>)
 8000cee:	3180      	adds	r1, #128	; 0x80
 8000cf0:	401c      	ands	r4, r3
 8000cf2:	29fe      	cmp	r1, #254	; 0xfe
 8000cf4:	dd0d      	ble.n	8000d12 <__aeabi_fdiv+0x1fe>
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	9a01      	ldr	r2, [sp, #4]
 8000cfa:	21ff      	movs	r1, #255	; 0xff
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2400      	movs	r4, #0
 8000d00:	e7a4      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d02:	2380      	movs	r3, #128	; 0x80
 8000d04:	03db      	lsls	r3, r3, #15
 8000d06:	431c      	orrs	r4, r3
 8000d08:	0264      	lsls	r4, r4, #9
 8000d0a:	0a64      	lsrs	r4, r4, #9
 8000d0c:	0033      	movs	r3, r6
 8000d0e:	21ff      	movs	r1, #255	; 0xff
 8000d10:	e79c      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d12:	2301      	movs	r3, #1
 8000d14:	9a01      	ldr	r2, [sp, #4]
 8000d16:	01a4      	lsls	r4, r4, #6
 8000d18:	0a64      	lsrs	r4, r4, #9
 8000d1a:	b2c9      	uxtb	r1, r1
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	e795      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d20:	1b1b      	subs	r3, r3, r4
 8000d22:	261a      	movs	r6, #26
 8000d24:	2101      	movs	r1, #1
 8000d26:	e7c2      	b.n	8000cae <__aeabi_fdiv+0x19a>
 8000d28:	9b00      	ldr	r3, [sp, #0]
 8000d2a:	468b      	mov	fp, r1
 8000d2c:	469a      	mov	sl, r3
 8000d2e:	2400      	movs	r4, #0
 8000d30:	e74c      	b.n	8000bcc <__aeabi_fdiv+0xb8>
 8000d32:	0263      	lsls	r3, r4, #9
 8000d34:	d5e5      	bpl.n	8000d02 <__aeabi_fdiv+0x1ee>
 8000d36:	2500      	movs	r5, #0
 8000d38:	2480      	movs	r4, #128	; 0x80
 8000d3a:	03e4      	lsls	r4, r4, #15
 8000d3c:	432c      	orrs	r4, r5
 8000d3e:	0264      	lsls	r4, r4, #9
 8000d40:	0a64      	lsrs	r4, r4, #9
 8000d42:	9b00      	ldr	r3, [sp, #0]
 8000d44:	21ff      	movs	r1, #255	; 0xff
 8000d46:	e781      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d48:	9501      	str	r5, [sp, #4]
 8000d4a:	e7c1      	b.n	8000cd0 <__aeabi_fdiv+0x1bc>
 8000d4c:	0023      	movs	r3, r4
 8000d4e:	2020      	movs	r0, #32
 8000d50:	40cb      	lsrs	r3, r1
 8000d52:	1a41      	subs	r1, r0, r1
 8000d54:	408c      	lsls	r4, r1
 8000d56:	1e61      	subs	r1, r4, #1
 8000d58:	418c      	sbcs	r4, r1
 8000d5a:	431c      	orrs	r4, r3
 8000d5c:	0763      	lsls	r3, r4, #29
 8000d5e:	d004      	beq.n	8000d6a <__aeabi_fdiv+0x256>
 8000d60:	230f      	movs	r3, #15
 8000d62:	4023      	ands	r3, r4
 8000d64:	2b04      	cmp	r3, #4
 8000d66:	d000      	beq.n	8000d6a <__aeabi_fdiv+0x256>
 8000d68:	3404      	adds	r4, #4
 8000d6a:	0163      	lsls	r3, r4, #5
 8000d6c:	d505      	bpl.n	8000d7a <__aeabi_fdiv+0x266>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	9a01      	ldr	r2, [sp, #4]
 8000d72:	2101      	movs	r1, #1
 8000d74:	4013      	ands	r3, r2
 8000d76:	2400      	movs	r4, #0
 8000d78:	e768      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	9a01      	ldr	r2, [sp, #4]
 8000d7e:	01a4      	lsls	r4, r4, #6
 8000d80:	0a64      	lsrs	r4, r4, #9
 8000d82:	4013      	ands	r3, r2
 8000d84:	2100      	movs	r1, #0
 8000d86:	e761      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	03db      	lsls	r3, r3, #15
 8000d8c:	431c      	orrs	r4, r3
 8000d8e:	0264      	lsls	r4, r4, #9
 8000d90:	0a64      	lsrs	r4, r4, #9
 8000d92:	4653      	mov	r3, sl
 8000d94:	21ff      	movs	r1, #255	; 0xff
 8000d96:	e759      	b.n	8000c4c <__aeabi_fdiv+0x138>
 8000d98:	0800cf90 	.word	0x0800cf90
 8000d9c:	0800cfd0 	.word	0x0800cfd0
 8000da0:	f7ffffff 	.word	0xf7ffffff

08000da4 <__eqsf2>:
 8000da4:	b570      	push	{r4, r5, r6, lr}
 8000da6:	0042      	lsls	r2, r0, #1
 8000da8:	0245      	lsls	r5, r0, #9
 8000daa:	024e      	lsls	r6, r1, #9
 8000dac:	004c      	lsls	r4, r1, #1
 8000dae:	0fc3      	lsrs	r3, r0, #31
 8000db0:	0a6d      	lsrs	r5, r5, #9
 8000db2:	0e12      	lsrs	r2, r2, #24
 8000db4:	0a76      	lsrs	r6, r6, #9
 8000db6:	0e24      	lsrs	r4, r4, #24
 8000db8:	0fc9      	lsrs	r1, r1, #31
 8000dba:	2001      	movs	r0, #1
 8000dbc:	2aff      	cmp	r2, #255	; 0xff
 8000dbe:	d006      	beq.n	8000dce <__eqsf2+0x2a>
 8000dc0:	2cff      	cmp	r4, #255	; 0xff
 8000dc2:	d003      	beq.n	8000dcc <__eqsf2+0x28>
 8000dc4:	42a2      	cmp	r2, r4
 8000dc6:	d101      	bne.n	8000dcc <__eqsf2+0x28>
 8000dc8:	42b5      	cmp	r5, r6
 8000dca:	d006      	beq.n	8000dda <__eqsf2+0x36>
 8000dcc:	bd70      	pop	{r4, r5, r6, pc}
 8000dce:	2d00      	cmp	r5, #0
 8000dd0:	d1fc      	bne.n	8000dcc <__eqsf2+0x28>
 8000dd2:	2cff      	cmp	r4, #255	; 0xff
 8000dd4:	d1fa      	bne.n	8000dcc <__eqsf2+0x28>
 8000dd6:	2e00      	cmp	r6, #0
 8000dd8:	d1f8      	bne.n	8000dcc <__eqsf2+0x28>
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d006      	beq.n	8000dec <__eqsf2+0x48>
 8000dde:	2001      	movs	r0, #1
 8000de0:	2a00      	cmp	r2, #0
 8000de2:	d1f3      	bne.n	8000dcc <__eqsf2+0x28>
 8000de4:	0028      	movs	r0, r5
 8000de6:	1e45      	subs	r5, r0, #1
 8000de8:	41a8      	sbcs	r0, r5
 8000dea:	e7ef      	b.n	8000dcc <__eqsf2+0x28>
 8000dec:	2000      	movs	r0, #0
 8000dee:	e7ed      	b.n	8000dcc <__eqsf2+0x28>

08000df0 <__gesf2>:
 8000df0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000df2:	0042      	lsls	r2, r0, #1
 8000df4:	0245      	lsls	r5, r0, #9
 8000df6:	024c      	lsls	r4, r1, #9
 8000df8:	0fc3      	lsrs	r3, r0, #31
 8000dfa:	0048      	lsls	r0, r1, #1
 8000dfc:	0a6d      	lsrs	r5, r5, #9
 8000dfe:	0e12      	lsrs	r2, r2, #24
 8000e00:	0a64      	lsrs	r4, r4, #9
 8000e02:	0e00      	lsrs	r0, r0, #24
 8000e04:	0fc9      	lsrs	r1, r1, #31
 8000e06:	2aff      	cmp	r2, #255	; 0xff
 8000e08:	d01e      	beq.n	8000e48 <__gesf2+0x58>
 8000e0a:	28ff      	cmp	r0, #255	; 0xff
 8000e0c:	d021      	beq.n	8000e52 <__gesf2+0x62>
 8000e0e:	2a00      	cmp	r2, #0
 8000e10:	d10a      	bne.n	8000e28 <__gesf2+0x38>
 8000e12:	426e      	negs	r6, r5
 8000e14:	416e      	adcs	r6, r5
 8000e16:	b2f6      	uxtb	r6, r6
 8000e18:	2800      	cmp	r0, #0
 8000e1a:	d10f      	bne.n	8000e3c <__gesf2+0x4c>
 8000e1c:	2c00      	cmp	r4, #0
 8000e1e:	d10d      	bne.n	8000e3c <__gesf2+0x4c>
 8000e20:	2000      	movs	r0, #0
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d009      	beq.n	8000e3a <__gesf2+0x4a>
 8000e26:	e005      	b.n	8000e34 <__gesf2+0x44>
 8000e28:	2800      	cmp	r0, #0
 8000e2a:	d101      	bne.n	8000e30 <__gesf2+0x40>
 8000e2c:	2c00      	cmp	r4, #0
 8000e2e:	d001      	beq.n	8000e34 <__gesf2+0x44>
 8000e30:	428b      	cmp	r3, r1
 8000e32:	d011      	beq.n	8000e58 <__gesf2+0x68>
 8000e34:	2101      	movs	r1, #1
 8000e36:	4258      	negs	r0, r3
 8000e38:	4308      	orrs	r0, r1
 8000e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0f7      	beq.n	8000e30 <__gesf2+0x40>
 8000e40:	2001      	movs	r0, #1
 8000e42:	3901      	subs	r1, #1
 8000e44:	4308      	orrs	r0, r1
 8000e46:	e7f8      	b.n	8000e3a <__gesf2+0x4a>
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0de      	beq.n	8000e0a <__gesf2+0x1a>
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	4240      	negs	r0, r0
 8000e50:	e7f3      	b.n	8000e3a <__gesf2+0x4a>
 8000e52:	2c00      	cmp	r4, #0
 8000e54:	d0db      	beq.n	8000e0e <__gesf2+0x1e>
 8000e56:	e7f9      	b.n	8000e4c <__gesf2+0x5c>
 8000e58:	4282      	cmp	r2, r0
 8000e5a:	dceb      	bgt.n	8000e34 <__gesf2+0x44>
 8000e5c:	db04      	blt.n	8000e68 <__gesf2+0x78>
 8000e5e:	42a5      	cmp	r5, r4
 8000e60:	d8e8      	bhi.n	8000e34 <__gesf2+0x44>
 8000e62:	2000      	movs	r0, #0
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	d2e8      	bcs.n	8000e3a <__gesf2+0x4a>
 8000e68:	2101      	movs	r1, #1
 8000e6a:	1e58      	subs	r0, r3, #1
 8000e6c:	4308      	orrs	r0, r1
 8000e6e:	e7e4      	b.n	8000e3a <__gesf2+0x4a>

08000e70 <__lesf2>:
 8000e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e72:	0042      	lsls	r2, r0, #1
 8000e74:	024d      	lsls	r5, r1, #9
 8000e76:	004c      	lsls	r4, r1, #1
 8000e78:	0246      	lsls	r6, r0, #9
 8000e7a:	0a76      	lsrs	r6, r6, #9
 8000e7c:	0e12      	lsrs	r2, r2, #24
 8000e7e:	0fc3      	lsrs	r3, r0, #31
 8000e80:	0a6d      	lsrs	r5, r5, #9
 8000e82:	0e24      	lsrs	r4, r4, #24
 8000e84:	0fc9      	lsrs	r1, r1, #31
 8000e86:	2aff      	cmp	r2, #255	; 0xff
 8000e88:	d016      	beq.n	8000eb8 <__lesf2+0x48>
 8000e8a:	2cff      	cmp	r4, #255	; 0xff
 8000e8c:	d018      	beq.n	8000ec0 <__lesf2+0x50>
 8000e8e:	2a00      	cmp	r2, #0
 8000e90:	d10a      	bne.n	8000ea8 <__lesf2+0x38>
 8000e92:	4270      	negs	r0, r6
 8000e94:	4170      	adcs	r0, r6
 8000e96:	b2c0      	uxtb	r0, r0
 8000e98:	2c00      	cmp	r4, #0
 8000e9a:	d015      	beq.n	8000ec8 <__lesf2+0x58>
 8000e9c:	2800      	cmp	r0, #0
 8000e9e:	d005      	beq.n	8000eac <__lesf2+0x3c>
 8000ea0:	2001      	movs	r0, #1
 8000ea2:	3901      	subs	r1, #1
 8000ea4:	4308      	orrs	r0, r1
 8000ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ea8:	2c00      	cmp	r4, #0
 8000eaa:	d013      	beq.n	8000ed4 <__lesf2+0x64>
 8000eac:	4299      	cmp	r1, r3
 8000eae:	d014      	beq.n	8000eda <__lesf2+0x6a>
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	425b      	negs	r3, r3
 8000eb4:	4318      	orrs	r0, r3
 8000eb6:	e7f6      	b.n	8000ea6 <__lesf2+0x36>
 8000eb8:	2002      	movs	r0, #2
 8000eba:	2e00      	cmp	r6, #0
 8000ebc:	d1f3      	bne.n	8000ea6 <__lesf2+0x36>
 8000ebe:	e7e4      	b.n	8000e8a <__lesf2+0x1a>
 8000ec0:	2002      	movs	r0, #2
 8000ec2:	2d00      	cmp	r5, #0
 8000ec4:	d1ef      	bne.n	8000ea6 <__lesf2+0x36>
 8000ec6:	e7e2      	b.n	8000e8e <__lesf2+0x1e>
 8000ec8:	2d00      	cmp	r5, #0
 8000eca:	d1e7      	bne.n	8000e9c <__lesf2+0x2c>
 8000ecc:	2000      	movs	r0, #0
 8000ece:	2e00      	cmp	r6, #0
 8000ed0:	d0e9      	beq.n	8000ea6 <__lesf2+0x36>
 8000ed2:	e7ed      	b.n	8000eb0 <__lesf2+0x40>
 8000ed4:	2d00      	cmp	r5, #0
 8000ed6:	d1e9      	bne.n	8000eac <__lesf2+0x3c>
 8000ed8:	e7ea      	b.n	8000eb0 <__lesf2+0x40>
 8000eda:	42a2      	cmp	r2, r4
 8000edc:	dc06      	bgt.n	8000eec <__lesf2+0x7c>
 8000ede:	dbdf      	blt.n	8000ea0 <__lesf2+0x30>
 8000ee0:	42ae      	cmp	r6, r5
 8000ee2:	d803      	bhi.n	8000eec <__lesf2+0x7c>
 8000ee4:	2000      	movs	r0, #0
 8000ee6:	42ae      	cmp	r6, r5
 8000ee8:	d3da      	bcc.n	8000ea0 <__lesf2+0x30>
 8000eea:	e7dc      	b.n	8000ea6 <__lesf2+0x36>
 8000eec:	2001      	movs	r0, #1
 8000eee:	4249      	negs	r1, r1
 8000ef0:	4308      	orrs	r0, r1
 8000ef2:	e7d8      	b.n	8000ea6 <__lesf2+0x36>

08000ef4 <__aeabi_fmul>:
 8000ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ef6:	4657      	mov	r7, sl
 8000ef8:	464e      	mov	r6, r9
 8000efa:	4645      	mov	r5, r8
 8000efc:	46de      	mov	lr, fp
 8000efe:	b5e0      	push	{r5, r6, r7, lr}
 8000f00:	0247      	lsls	r7, r0, #9
 8000f02:	0046      	lsls	r6, r0, #1
 8000f04:	4688      	mov	r8, r1
 8000f06:	0a7f      	lsrs	r7, r7, #9
 8000f08:	0e36      	lsrs	r6, r6, #24
 8000f0a:	0fc4      	lsrs	r4, r0, #31
 8000f0c:	2e00      	cmp	r6, #0
 8000f0e:	d047      	beq.n	8000fa0 <__aeabi_fmul+0xac>
 8000f10:	2eff      	cmp	r6, #255	; 0xff
 8000f12:	d024      	beq.n	8000f5e <__aeabi_fmul+0x6a>
 8000f14:	00fb      	lsls	r3, r7, #3
 8000f16:	2780      	movs	r7, #128	; 0x80
 8000f18:	04ff      	lsls	r7, r7, #19
 8000f1a:	431f      	orrs	r7, r3
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4699      	mov	r9, r3
 8000f20:	469a      	mov	sl, r3
 8000f22:	3e7f      	subs	r6, #127	; 0x7f
 8000f24:	4643      	mov	r3, r8
 8000f26:	025d      	lsls	r5, r3, #9
 8000f28:	0058      	lsls	r0, r3, #1
 8000f2a:	0fdb      	lsrs	r3, r3, #31
 8000f2c:	0a6d      	lsrs	r5, r5, #9
 8000f2e:	0e00      	lsrs	r0, r0, #24
 8000f30:	4698      	mov	r8, r3
 8000f32:	d043      	beq.n	8000fbc <__aeabi_fmul+0xc8>
 8000f34:	28ff      	cmp	r0, #255	; 0xff
 8000f36:	d03b      	beq.n	8000fb0 <__aeabi_fmul+0xbc>
 8000f38:	00eb      	lsls	r3, r5, #3
 8000f3a:	2580      	movs	r5, #128	; 0x80
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	04ed      	lsls	r5, r5, #19
 8000f40:	431d      	orrs	r5, r3
 8000f42:	387f      	subs	r0, #127	; 0x7f
 8000f44:	1836      	adds	r6, r6, r0
 8000f46:	1c73      	adds	r3, r6, #1
 8000f48:	4641      	mov	r1, r8
 8000f4a:	469b      	mov	fp, r3
 8000f4c:	464b      	mov	r3, r9
 8000f4e:	4061      	eors	r1, r4
 8000f50:	4313      	orrs	r3, r2
 8000f52:	2b0f      	cmp	r3, #15
 8000f54:	d864      	bhi.n	8001020 <__aeabi_fmul+0x12c>
 8000f56:	4875      	ldr	r0, [pc, #468]	; (800112c <__aeabi_fmul+0x238>)
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	58c3      	ldr	r3, [r0, r3]
 8000f5c:	469f      	mov	pc, r3
 8000f5e:	2f00      	cmp	r7, #0
 8000f60:	d142      	bne.n	8000fe8 <__aeabi_fmul+0xf4>
 8000f62:	2308      	movs	r3, #8
 8000f64:	4699      	mov	r9, r3
 8000f66:	3b06      	subs	r3, #6
 8000f68:	26ff      	movs	r6, #255	; 0xff
 8000f6a:	469a      	mov	sl, r3
 8000f6c:	e7da      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000f6e:	4641      	mov	r1, r8
 8000f70:	2a02      	cmp	r2, #2
 8000f72:	d028      	beq.n	8000fc6 <__aeabi_fmul+0xd2>
 8000f74:	2a03      	cmp	r2, #3
 8000f76:	d100      	bne.n	8000f7a <__aeabi_fmul+0x86>
 8000f78:	e0ce      	b.n	8001118 <__aeabi_fmul+0x224>
 8000f7a:	2a01      	cmp	r2, #1
 8000f7c:	d000      	beq.n	8000f80 <__aeabi_fmul+0x8c>
 8000f7e:	e0ac      	b.n	80010da <__aeabi_fmul+0x1e6>
 8000f80:	4011      	ands	r1, r2
 8000f82:	2000      	movs	r0, #0
 8000f84:	2200      	movs	r2, #0
 8000f86:	b2cc      	uxtb	r4, r1
 8000f88:	0240      	lsls	r0, r0, #9
 8000f8a:	05d2      	lsls	r2, r2, #23
 8000f8c:	0a40      	lsrs	r0, r0, #9
 8000f8e:	07e4      	lsls	r4, r4, #31
 8000f90:	4310      	orrs	r0, r2
 8000f92:	4320      	orrs	r0, r4
 8000f94:	bc3c      	pop	{r2, r3, r4, r5}
 8000f96:	4690      	mov	r8, r2
 8000f98:	4699      	mov	r9, r3
 8000f9a:	46a2      	mov	sl, r4
 8000f9c:	46ab      	mov	fp, r5
 8000f9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fa0:	2f00      	cmp	r7, #0
 8000fa2:	d115      	bne.n	8000fd0 <__aeabi_fmul+0xdc>
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	4699      	mov	r9, r3
 8000fa8:	3b03      	subs	r3, #3
 8000faa:	2600      	movs	r6, #0
 8000fac:	469a      	mov	sl, r3
 8000fae:	e7b9      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000fb0:	20ff      	movs	r0, #255	; 0xff
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	2d00      	cmp	r5, #0
 8000fb6:	d0c5      	beq.n	8000f44 <__aeabi_fmul+0x50>
 8000fb8:	2203      	movs	r2, #3
 8000fba:	e7c3      	b.n	8000f44 <__aeabi_fmul+0x50>
 8000fbc:	2d00      	cmp	r5, #0
 8000fbe:	d119      	bne.n	8000ff4 <__aeabi_fmul+0x100>
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	e7be      	b.n	8000f44 <__aeabi_fmul+0x50>
 8000fc6:	2401      	movs	r4, #1
 8000fc8:	22ff      	movs	r2, #255	; 0xff
 8000fca:	400c      	ands	r4, r1
 8000fcc:	2000      	movs	r0, #0
 8000fce:	e7db      	b.n	8000f88 <__aeabi_fmul+0x94>
 8000fd0:	0038      	movs	r0, r7
 8000fd2:	f002 f8fb 	bl	80031cc <__clzsi2>
 8000fd6:	2676      	movs	r6, #118	; 0x76
 8000fd8:	1f43      	subs	r3, r0, #5
 8000fda:	409f      	lsls	r7, r3
 8000fdc:	2300      	movs	r3, #0
 8000fde:	4276      	negs	r6, r6
 8000fe0:	1a36      	subs	r6, r6, r0
 8000fe2:	4699      	mov	r9, r3
 8000fe4:	469a      	mov	sl, r3
 8000fe6:	e79d      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000fe8:	230c      	movs	r3, #12
 8000fea:	4699      	mov	r9, r3
 8000fec:	3b09      	subs	r3, #9
 8000fee:	26ff      	movs	r6, #255	; 0xff
 8000ff0:	469a      	mov	sl, r3
 8000ff2:	e797      	b.n	8000f24 <__aeabi_fmul+0x30>
 8000ff4:	0028      	movs	r0, r5
 8000ff6:	f002 f8e9 	bl	80031cc <__clzsi2>
 8000ffa:	1f43      	subs	r3, r0, #5
 8000ffc:	409d      	lsls	r5, r3
 8000ffe:	2376      	movs	r3, #118	; 0x76
 8001000:	425b      	negs	r3, r3
 8001002:	1a18      	subs	r0, r3, r0
 8001004:	2200      	movs	r2, #0
 8001006:	e79d      	b.n	8000f44 <__aeabi_fmul+0x50>
 8001008:	2080      	movs	r0, #128	; 0x80
 800100a:	2400      	movs	r4, #0
 800100c:	03c0      	lsls	r0, r0, #15
 800100e:	22ff      	movs	r2, #255	; 0xff
 8001010:	e7ba      	b.n	8000f88 <__aeabi_fmul+0x94>
 8001012:	003d      	movs	r5, r7
 8001014:	4652      	mov	r2, sl
 8001016:	e7ab      	b.n	8000f70 <__aeabi_fmul+0x7c>
 8001018:	003d      	movs	r5, r7
 800101a:	0021      	movs	r1, r4
 800101c:	4652      	mov	r2, sl
 800101e:	e7a7      	b.n	8000f70 <__aeabi_fmul+0x7c>
 8001020:	0c3b      	lsrs	r3, r7, #16
 8001022:	469c      	mov	ip, r3
 8001024:	042a      	lsls	r2, r5, #16
 8001026:	0c12      	lsrs	r2, r2, #16
 8001028:	0c2b      	lsrs	r3, r5, #16
 800102a:	0014      	movs	r4, r2
 800102c:	4660      	mov	r0, ip
 800102e:	4665      	mov	r5, ip
 8001030:	043f      	lsls	r7, r7, #16
 8001032:	0c3f      	lsrs	r7, r7, #16
 8001034:	437c      	muls	r4, r7
 8001036:	4342      	muls	r2, r0
 8001038:	435d      	muls	r5, r3
 800103a:	437b      	muls	r3, r7
 800103c:	0c27      	lsrs	r7, r4, #16
 800103e:	189b      	adds	r3, r3, r2
 8001040:	18ff      	adds	r7, r7, r3
 8001042:	42ba      	cmp	r2, r7
 8001044:	d903      	bls.n	800104e <__aeabi_fmul+0x15a>
 8001046:	2380      	movs	r3, #128	; 0x80
 8001048:	025b      	lsls	r3, r3, #9
 800104a:	469c      	mov	ip, r3
 800104c:	4465      	add	r5, ip
 800104e:	0424      	lsls	r4, r4, #16
 8001050:	043a      	lsls	r2, r7, #16
 8001052:	0c24      	lsrs	r4, r4, #16
 8001054:	1912      	adds	r2, r2, r4
 8001056:	0193      	lsls	r3, r2, #6
 8001058:	1e5c      	subs	r4, r3, #1
 800105a:	41a3      	sbcs	r3, r4
 800105c:	0c3f      	lsrs	r7, r7, #16
 800105e:	0e92      	lsrs	r2, r2, #26
 8001060:	197d      	adds	r5, r7, r5
 8001062:	431a      	orrs	r2, r3
 8001064:	01ad      	lsls	r5, r5, #6
 8001066:	4315      	orrs	r5, r2
 8001068:	012b      	lsls	r3, r5, #4
 800106a:	d504      	bpl.n	8001076 <__aeabi_fmul+0x182>
 800106c:	2301      	movs	r3, #1
 800106e:	465e      	mov	r6, fp
 8001070:	086a      	lsrs	r2, r5, #1
 8001072:	401d      	ands	r5, r3
 8001074:	4315      	orrs	r5, r2
 8001076:	0032      	movs	r2, r6
 8001078:	327f      	adds	r2, #127	; 0x7f
 800107a:	2a00      	cmp	r2, #0
 800107c:	dd25      	ble.n	80010ca <__aeabi_fmul+0x1d6>
 800107e:	076b      	lsls	r3, r5, #29
 8001080:	d004      	beq.n	800108c <__aeabi_fmul+0x198>
 8001082:	230f      	movs	r3, #15
 8001084:	402b      	ands	r3, r5
 8001086:	2b04      	cmp	r3, #4
 8001088:	d000      	beq.n	800108c <__aeabi_fmul+0x198>
 800108a:	3504      	adds	r5, #4
 800108c:	012b      	lsls	r3, r5, #4
 800108e:	d503      	bpl.n	8001098 <__aeabi_fmul+0x1a4>
 8001090:	0032      	movs	r2, r6
 8001092:	4b27      	ldr	r3, [pc, #156]	; (8001130 <__aeabi_fmul+0x23c>)
 8001094:	3280      	adds	r2, #128	; 0x80
 8001096:	401d      	ands	r5, r3
 8001098:	2afe      	cmp	r2, #254	; 0xfe
 800109a:	dc94      	bgt.n	8000fc6 <__aeabi_fmul+0xd2>
 800109c:	2401      	movs	r4, #1
 800109e:	01a8      	lsls	r0, r5, #6
 80010a0:	0a40      	lsrs	r0, r0, #9
 80010a2:	b2d2      	uxtb	r2, r2
 80010a4:	400c      	ands	r4, r1
 80010a6:	e76f      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010a8:	2080      	movs	r0, #128	; 0x80
 80010aa:	03c0      	lsls	r0, r0, #15
 80010ac:	4207      	tst	r7, r0
 80010ae:	d007      	beq.n	80010c0 <__aeabi_fmul+0x1cc>
 80010b0:	4205      	tst	r5, r0
 80010b2:	d105      	bne.n	80010c0 <__aeabi_fmul+0x1cc>
 80010b4:	4328      	orrs	r0, r5
 80010b6:	0240      	lsls	r0, r0, #9
 80010b8:	0a40      	lsrs	r0, r0, #9
 80010ba:	4644      	mov	r4, r8
 80010bc:	22ff      	movs	r2, #255	; 0xff
 80010be:	e763      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010c0:	4338      	orrs	r0, r7
 80010c2:	0240      	lsls	r0, r0, #9
 80010c4:	0a40      	lsrs	r0, r0, #9
 80010c6:	22ff      	movs	r2, #255	; 0xff
 80010c8:	e75e      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010ca:	2401      	movs	r4, #1
 80010cc:	1aa3      	subs	r3, r4, r2
 80010ce:	2b1b      	cmp	r3, #27
 80010d0:	dd05      	ble.n	80010de <__aeabi_fmul+0x1ea>
 80010d2:	400c      	ands	r4, r1
 80010d4:	2200      	movs	r2, #0
 80010d6:	2000      	movs	r0, #0
 80010d8:	e756      	b.n	8000f88 <__aeabi_fmul+0x94>
 80010da:	465e      	mov	r6, fp
 80010dc:	e7cb      	b.n	8001076 <__aeabi_fmul+0x182>
 80010de:	002a      	movs	r2, r5
 80010e0:	2020      	movs	r0, #32
 80010e2:	40da      	lsrs	r2, r3
 80010e4:	1ac3      	subs	r3, r0, r3
 80010e6:	409d      	lsls	r5, r3
 80010e8:	002b      	movs	r3, r5
 80010ea:	1e5d      	subs	r5, r3, #1
 80010ec:	41ab      	sbcs	r3, r5
 80010ee:	4313      	orrs	r3, r2
 80010f0:	075a      	lsls	r2, r3, #29
 80010f2:	d004      	beq.n	80010fe <__aeabi_fmul+0x20a>
 80010f4:	220f      	movs	r2, #15
 80010f6:	401a      	ands	r2, r3
 80010f8:	2a04      	cmp	r2, #4
 80010fa:	d000      	beq.n	80010fe <__aeabi_fmul+0x20a>
 80010fc:	3304      	adds	r3, #4
 80010fe:	015a      	lsls	r2, r3, #5
 8001100:	d504      	bpl.n	800110c <__aeabi_fmul+0x218>
 8001102:	2401      	movs	r4, #1
 8001104:	2201      	movs	r2, #1
 8001106:	400c      	ands	r4, r1
 8001108:	2000      	movs	r0, #0
 800110a:	e73d      	b.n	8000f88 <__aeabi_fmul+0x94>
 800110c:	2401      	movs	r4, #1
 800110e:	019b      	lsls	r3, r3, #6
 8001110:	0a58      	lsrs	r0, r3, #9
 8001112:	400c      	ands	r4, r1
 8001114:	2200      	movs	r2, #0
 8001116:	e737      	b.n	8000f88 <__aeabi_fmul+0x94>
 8001118:	2080      	movs	r0, #128	; 0x80
 800111a:	2401      	movs	r4, #1
 800111c:	03c0      	lsls	r0, r0, #15
 800111e:	4328      	orrs	r0, r5
 8001120:	0240      	lsls	r0, r0, #9
 8001122:	0a40      	lsrs	r0, r0, #9
 8001124:	400c      	ands	r4, r1
 8001126:	22ff      	movs	r2, #255	; 0xff
 8001128:	e72e      	b.n	8000f88 <__aeabi_fmul+0x94>
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	0800d010 	.word	0x0800d010
 8001130:	f7ffffff 	.word	0xf7ffffff

08001134 <__aeabi_fsub>:
 8001134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001136:	464f      	mov	r7, r9
 8001138:	46d6      	mov	lr, sl
 800113a:	4646      	mov	r6, r8
 800113c:	0044      	lsls	r4, r0, #1
 800113e:	b5c0      	push	{r6, r7, lr}
 8001140:	0fc2      	lsrs	r2, r0, #31
 8001142:	0247      	lsls	r7, r0, #9
 8001144:	0248      	lsls	r0, r1, #9
 8001146:	0a40      	lsrs	r0, r0, #9
 8001148:	4684      	mov	ip, r0
 800114a:	4666      	mov	r6, ip
 800114c:	0a7b      	lsrs	r3, r7, #9
 800114e:	0048      	lsls	r0, r1, #1
 8001150:	0fc9      	lsrs	r1, r1, #31
 8001152:	469a      	mov	sl, r3
 8001154:	0e24      	lsrs	r4, r4, #24
 8001156:	0015      	movs	r5, r2
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	0e00      	lsrs	r0, r0, #24
 800115c:	4689      	mov	r9, r1
 800115e:	00f6      	lsls	r6, r6, #3
 8001160:	28ff      	cmp	r0, #255	; 0xff
 8001162:	d100      	bne.n	8001166 <__aeabi_fsub+0x32>
 8001164:	e08f      	b.n	8001286 <__aeabi_fsub+0x152>
 8001166:	2101      	movs	r1, #1
 8001168:	464f      	mov	r7, r9
 800116a:	404f      	eors	r7, r1
 800116c:	0039      	movs	r1, r7
 800116e:	4291      	cmp	r1, r2
 8001170:	d066      	beq.n	8001240 <__aeabi_fsub+0x10c>
 8001172:	1a22      	subs	r2, r4, r0
 8001174:	2a00      	cmp	r2, #0
 8001176:	dc00      	bgt.n	800117a <__aeabi_fsub+0x46>
 8001178:	e09d      	b.n	80012b6 <__aeabi_fsub+0x182>
 800117a:	2800      	cmp	r0, #0
 800117c:	d13d      	bne.n	80011fa <__aeabi_fsub+0xc6>
 800117e:	2e00      	cmp	r6, #0
 8001180:	d100      	bne.n	8001184 <__aeabi_fsub+0x50>
 8001182:	e08b      	b.n	800129c <__aeabi_fsub+0x168>
 8001184:	1e51      	subs	r1, r2, #1
 8001186:	2900      	cmp	r1, #0
 8001188:	d000      	beq.n	800118c <__aeabi_fsub+0x58>
 800118a:	e0b5      	b.n	80012f8 <__aeabi_fsub+0x1c4>
 800118c:	2401      	movs	r4, #1
 800118e:	1b9b      	subs	r3, r3, r6
 8001190:	015a      	lsls	r2, r3, #5
 8001192:	d544      	bpl.n	800121e <__aeabi_fsub+0xea>
 8001194:	019b      	lsls	r3, r3, #6
 8001196:	099f      	lsrs	r7, r3, #6
 8001198:	0038      	movs	r0, r7
 800119a:	f002 f817 	bl	80031cc <__clzsi2>
 800119e:	3805      	subs	r0, #5
 80011a0:	4087      	lsls	r7, r0
 80011a2:	4284      	cmp	r4, r0
 80011a4:	dd00      	ble.n	80011a8 <__aeabi_fsub+0x74>
 80011a6:	e096      	b.n	80012d6 <__aeabi_fsub+0x1a2>
 80011a8:	1b04      	subs	r4, r0, r4
 80011aa:	003a      	movs	r2, r7
 80011ac:	2020      	movs	r0, #32
 80011ae:	3401      	adds	r4, #1
 80011b0:	40e2      	lsrs	r2, r4
 80011b2:	1b04      	subs	r4, r0, r4
 80011b4:	40a7      	lsls	r7, r4
 80011b6:	003b      	movs	r3, r7
 80011b8:	1e5f      	subs	r7, r3, #1
 80011ba:	41bb      	sbcs	r3, r7
 80011bc:	2400      	movs	r4, #0
 80011be:	4313      	orrs	r3, r2
 80011c0:	075a      	lsls	r2, r3, #29
 80011c2:	d004      	beq.n	80011ce <__aeabi_fsub+0x9a>
 80011c4:	220f      	movs	r2, #15
 80011c6:	401a      	ands	r2, r3
 80011c8:	2a04      	cmp	r2, #4
 80011ca:	d000      	beq.n	80011ce <__aeabi_fsub+0x9a>
 80011cc:	3304      	adds	r3, #4
 80011ce:	015a      	lsls	r2, r3, #5
 80011d0:	d527      	bpl.n	8001222 <__aeabi_fsub+0xee>
 80011d2:	3401      	adds	r4, #1
 80011d4:	2cff      	cmp	r4, #255	; 0xff
 80011d6:	d100      	bne.n	80011da <__aeabi_fsub+0xa6>
 80011d8:	e079      	b.n	80012ce <__aeabi_fsub+0x19a>
 80011da:	2201      	movs	r2, #1
 80011dc:	019b      	lsls	r3, r3, #6
 80011de:	0a5b      	lsrs	r3, r3, #9
 80011e0:	b2e4      	uxtb	r4, r4
 80011e2:	402a      	ands	r2, r5
 80011e4:	025b      	lsls	r3, r3, #9
 80011e6:	05e4      	lsls	r4, r4, #23
 80011e8:	0a58      	lsrs	r0, r3, #9
 80011ea:	07d2      	lsls	r2, r2, #31
 80011ec:	4320      	orrs	r0, r4
 80011ee:	4310      	orrs	r0, r2
 80011f0:	bc1c      	pop	{r2, r3, r4}
 80011f2:	4690      	mov	r8, r2
 80011f4:	4699      	mov	r9, r3
 80011f6:	46a2      	mov	sl, r4
 80011f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fa:	2cff      	cmp	r4, #255	; 0xff
 80011fc:	d0e0      	beq.n	80011c0 <__aeabi_fsub+0x8c>
 80011fe:	2180      	movs	r1, #128	; 0x80
 8001200:	04c9      	lsls	r1, r1, #19
 8001202:	430e      	orrs	r6, r1
 8001204:	2a1b      	cmp	r2, #27
 8001206:	dc7b      	bgt.n	8001300 <__aeabi_fsub+0x1cc>
 8001208:	0031      	movs	r1, r6
 800120a:	2020      	movs	r0, #32
 800120c:	40d1      	lsrs	r1, r2
 800120e:	1a82      	subs	r2, r0, r2
 8001210:	4096      	lsls	r6, r2
 8001212:	1e72      	subs	r2, r6, #1
 8001214:	4196      	sbcs	r6, r2
 8001216:	430e      	orrs	r6, r1
 8001218:	1b9b      	subs	r3, r3, r6
 800121a:	015a      	lsls	r2, r3, #5
 800121c:	d4ba      	bmi.n	8001194 <__aeabi_fsub+0x60>
 800121e:	075a      	lsls	r2, r3, #29
 8001220:	d1d0      	bne.n	80011c4 <__aeabi_fsub+0x90>
 8001222:	2201      	movs	r2, #1
 8001224:	08df      	lsrs	r7, r3, #3
 8001226:	402a      	ands	r2, r5
 8001228:	2cff      	cmp	r4, #255	; 0xff
 800122a:	d133      	bne.n	8001294 <__aeabi_fsub+0x160>
 800122c:	2f00      	cmp	r7, #0
 800122e:	d100      	bne.n	8001232 <__aeabi_fsub+0xfe>
 8001230:	e0a8      	b.n	8001384 <__aeabi_fsub+0x250>
 8001232:	2380      	movs	r3, #128	; 0x80
 8001234:	03db      	lsls	r3, r3, #15
 8001236:	433b      	orrs	r3, r7
 8001238:	025b      	lsls	r3, r3, #9
 800123a:	0a5b      	lsrs	r3, r3, #9
 800123c:	24ff      	movs	r4, #255	; 0xff
 800123e:	e7d1      	b.n	80011e4 <__aeabi_fsub+0xb0>
 8001240:	1a21      	subs	r1, r4, r0
 8001242:	2900      	cmp	r1, #0
 8001244:	dd4c      	ble.n	80012e0 <__aeabi_fsub+0x1ac>
 8001246:	2800      	cmp	r0, #0
 8001248:	d02a      	beq.n	80012a0 <__aeabi_fsub+0x16c>
 800124a:	2cff      	cmp	r4, #255	; 0xff
 800124c:	d0b8      	beq.n	80011c0 <__aeabi_fsub+0x8c>
 800124e:	2080      	movs	r0, #128	; 0x80
 8001250:	04c0      	lsls	r0, r0, #19
 8001252:	4306      	orrs	r6, r0
 8001254:	291b      	cmp	r1, #27
 8001256:	dd00      	ble.n	800125a <__aeabi_fsub+0x126>
 8001258:	e0af      	b.n	80013ba <__aeabi_fsub+0x286>
 800125a:	0030      	movs	r0, r6
 800125c:	2720      	movs	r7, #32
 800125e:	40c8      	lsrs	r0, r1
 8001260:	1a79      	subs	r1, r7, r1
 8001262:	408e      	lsls	r6, r1
 8001264:	1e71      	subs	r1, r6, #1
 8001266:	418e      	sbcs	r6, r1
 8001268:	4306      	orrs	r6, r0
 800126a:	199b      	adds	r3, r3, r6
 800126c:	0159      	lsls	r1, r3, #5
 800126e:	d5d6      	bpl.n	800121e <__aeabi_fsub+0xea>
 8001270:	3401      	adds	r4, #1
 8001272:	2cff      	cmp	r4, #255	; 0xff
 8001274:	d100      	bne.n	8001278 <__aeabi_fsub+0x144>
 8001276:	e085      	b.n	8001384 <__aeabi_fsub+0x250>
 8001278:	2201      	movs	r2, #1
 800127a:	497a      	ldr	r1, [pc, #488]	; (8001464 <__aeabi_fsub+0x330>)
 800127c:	401a      	ands	r2, r3
 800127e:	085b      	lsrs	r3, r3, #1
 8001280:	400b      	ands	r3, r1
 8001282:	4313      	orrs	r3, r2
 8001284:	e79c      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001286:	2e00      	cmp	r6, #0
 8001288:	d000      	beq.n	800128c <__aeabi_fsub+0x158>
 800128a:	e770      	b.n	800116e <__aeabi_fsub+0x3a>
 800128c:	e76b      	b.n	8001166 <__aeabi_fsub+0x32>
 800128e:	1e3b      	subs	r3, r7, #0
 8001290:	d1c5      	bne.n	800121e <__aeabi_fsub+0xea>
 8001292:	2200      	movs	r2, #0
 8001294:	027b      	lsls	r3, r7, #9
 8001296:	0a5b      	lsrs	r3, r3, #9
 8001298:	b2e4      	uxtb	r4, r4
 800129a:	e7a3      	b.n	80011e4 <__aeabi_fsub+0xb0>
 800129c:	0014      	movs	r4, r2
 800129e:	e78f      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80012a0:	2e00      	cmp	r6, #0
 80012a2:	d04d      	beq.n	8001340 <__aeabi_fsub+0x20c>
 80012a4:	1e48      	subs	r0, r1, #1
 80012a6:	2800      	cmp	r0, #0
 80012a8:	d157      	bne.n	800135a <__aeabi_fsub+0x226>
 80012aa:	199b      	adds	r3, r3, r6
 80012ac:	2401      	movs	r4, #1
 80012ae:	015a      	lsls	r2, r3, #5
 80012b0:	d5b5      	bpl.n	800121e <__aeabi_fsub+0xea>
 80012b2:	2402      	movs	r4, #2
 80012b4:	e7e0      	b.n	8001278 <__aeabi_fsub+0x144>
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d125      	bne.n	8001306 <__aeabi_fsub+0x1d2>
 80012ba:	1c62      	adds	r2, r4, #1
 80012bc:	b2d2      	uxtb	r2, r2
 80012be:	2a01      	cmp	r2, #1
 80012c0:	dd72      	ble.n	80013a8 <__aeabi_fsub+0x274>
 80012c2:	1b9f      	subs	r7, r3, r6
 80012c4:	017a      	lsls	r2, r7, #5
 80012c6:	d535      	bpl.n	8001334 <__aeabi_fsub+0x200>
 80012c8:	1af7      	subs	r7, r6, r3
 80012ca:	000d      	movs	r5, r1
 80012cc:	e764      	b.n	8001198 <__aeabi_fsub+0x64>
 80012ce:	2201      	movs	r2, #1
 80012d0:	2300      	movs	r3, #0
 80012d2:	402a      	ands	r2, r5
 80012d4:	e786      	b.n	80011e4 <__aeabi_fsub+0xb0>
 80012d6:	003b      	movs	r3, r7
 80012d8:	4a63      	ldr	r2, [pc, #396]	; (8001468 <__aeabi_fsub+0x334>)
 80012da:	1a24      	subs	r4, r4, r0
 80012dc:	4013      	ands	r3, r2
 80012de:	e76f      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80012e0:	2900      	cmp	r1, #0
 80012e2:	d16c      	bne.n	80013be <__aeabi_fsub+0x28a>
 80012e4:	1c61      	adds	r1, r4, #1
 80012e6:	b2c8      	uxtb	r0, r1
 80012e8:	2801      	cmp	r0, #1
 80012ea:	dd4e      	ble.n	800138a <__aeabi_fsub+0x256>
 80012ec:	29ff      	cmp	r1, #255	; 0xff
 80012ee:	d049      	beq.n	8001384 <__aeabi_fsub+0x250>
 80012f0:	199b      	adds	r3, r3, r6
 80012f2:	085b      	lsrs	r3, r3, #1
 80012f4:	000c      	movs	r4, r1
 80012f6:	e763      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80012f8:	2aff      	cmp	r2, #255	; 0xff
 80012fa:	d041      	beq.n	8001380 <__aeabi_fsub+0x24c>
 80012fc:	000a      	movs	r2, r1
 80012fe:	e781      	b.n	8001204 <__aeabi_fsub+0xd0>
 8001300:	2601      	movs	r6, #1
 8001302:	1b9b      	subs	r3, r3, r6
 8001304:	e789      	b.n	800121a <__aeabi_fsub+0xe6>
 8001306:	2c00      	cmp	r4, #0
 8001308:	d01c      	beq.n	8001344 <__aeabi_fsub+0x210>
 800130a:	28ff      	cmp	r0, #255	; 0xff
 800130c:	d021      	beq.n	8001352 <__aeabi_fsub+0x21e>
 800130e:	2480      	movs	r4, #128	; 0x80
 8001310:	04e4      	lsls	r4, r4, #19
 8001312:	4252      	negs	r2, r2
 8001314:	4323      	orrs	r3, r4
 8001316:	2a1b      	cmp	r2, #27
 8001318:	dd00      	ble.n	800131c <__aeabi_fsub+0x1e8>
 800131a:	e096      	b.n	800144a <__aeabi_fsub+0x316>
 800131c:	001c      	movs	r4, r3
 800131e:	2520      	movs	r5, #32
 8001320:	40d4      	lsrs	r4, r2
 8001322:	1aaa      	subs	r2, r5, r2
 8001324:	4093      	lsls	r3, r2
 8001326:	1e5a      	subs	r2, r3, #1
 8001328:	4193      	sbcs	r3, r2
 800132a:	4323      	orrs	r3, r4
 800132c:	1af3      	subs	r3, r6, r3
 800132e:	0004      	movs	r4, r0
 8001330:	000d      	movs	r5, r1
 8001332:	e72d      	b.n	8001190 <__aeabi_fsub+0x5c>
 8001334:	2f00      	cmp	r7, #0
 8001336:	d000      	beq.n	800133a <__aeabi_fsub+0x206>
 8001338:	e72e      	b.n	8001198 <__aeabi_fsub+0x64>
 800133a:	2200      	movs	r2, #0
 800133c:	2400      	movs	r4, #0
 800133e:	e7a9      	b.n	8001294 <__aeabi_fsub+0x160>
 8001340:	000c      	movs	r4, r1
 8001342:	e73d      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001344:	2b00      	cmp	r3, #0
 8001346:	d058      	beq.n	80013fa <__aeabi_fsub+0x2c6>
 8001348:	43d2      	mvns	r2, r2
 800134a:	2a00      	cmp	r2, #0
 800134c:	d0ee      	beq.n	800132c <__aeabi_fsub+0x1f8>
 800134e:	28ff      	cmp	r0, #255	; 0xff
 8001350:	d1e1      	bne.n	8001316 <__aeabi_fsub+0x1e2>
 8001352:	0033      	movs	r3, r6
 8001354:	24ff      	movs	r4, #255	; 0xff
 8001356:	000d      	movs	r5, r1
 8001358:	e732      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800135a:	29ff      	cmp	r1, #255	; 0xff
 800135c:	d010      	beq.n	8001380 <__aeabi_fsub+0x24c>
 800135e:	0001      	movs	r1, r0
 8001360:	e778      	b.n	8001254 <__aeabi_fsub+0x120>
 8001362:	2b00      	cmp	r3, #0
 8001364:	d06e      	beq.n	8001444 <__aeabi_fsub+0x310>
 8001366:	24ff      	movs	r4, #255	; 0xff
 8001368:	2e00      	cmp	r6, #0
 800136a:	d100      	bne.n	800136e <__aeabi_fsub+0x23a>
 800136c:	e728      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800136e:	2280      	movs	r2, #128	; 0x80
 8001370:	4651      	mov	r1, sl
 8001372:	03d2      	lsls	r2, r2, #15
 8001374:	4211      	tst	r1, r2
 8001376:	d003      	beq.n	8001380 <__aeabi_fsub+0x24c>
 8001378:	4661      	mov	r1, ip
 800137a:	4211      	tst	r1, r2
 800137c:	d100      	bne.n	8001380 <__aeabi_fsub+0x24c>
 800137e:	0033      	movs	r3, r6
 8001380:	24ff      	movs	r4, #255	; 0xff
 8001382:	e71d      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001384:	24ff      	movs	r4, #255	; 0xff
 8001386:	2300      	movs	r3, #0
 8001388:	e72c      	b.n	80011e4 <__aeabi_fsub+0xb0>
 800138a:	2c00      	cmp	r4, #0
 800138c:	d1e9      	bne.n	8001362 <__aeabi_fsub+0x22e>
 800138e:	2b00      	cmp	r3, #0
 8001390:	d063      	beq.n	800145a <__aeabi_fsub+0x326>
 8001392:	2e00      	cmp	r6, #0
 8001394:	d100      	bne.n	8001398 <__aeabi_fsub+0x264>
 8001396:	e713      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001398:	199b      	adds	r3, r3, r6
 800139a:	015a      	lsls	r2, r3, #5
 800139c:	d400      	bmi.n	80013a0 <__aeabi_fsub+0x26c>
 800139e:	e73e      	b.n	800121e <__aeabi_fsub+0xea>
 80013a0:	4a31      	ldr	r2, [pc, #196]	; (8001468 <__aeabi_fsub+0x334>)
 80013a2:	000c      	movs	r4, r1
 80013a4:	4013      	ands	r3, r2
 80013a6:	e70b      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80013a8:	2c00      	cmp	r4, #0
 80013aa:	d11e      	bne.n	80013ea <__aeabi_fsub+0x2b6>
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d12f      	bne.n	8001410 <__aeabi_fsub+0x2dc>
 80013b0:	2e00      	cmp	r6, #0
 80013b2:	d04f      	beq.n	8001454 <__aeabi_fsub+0x320>
 80013b4:	0033      	movs	r3, r6
 80013b6:	000d      	movs	r5, r1
 80013b8:	e702      	b.n	80011c0 <__aeabi_fsub+0x8c>
 80013ba:	2601      	movs	r6, #1
 80013bc:	e755      	b.n	800126a <__aeabi_fsub+0x136>
 80013be:	2c00      	cmp	r4, #0
 80013c0:	d11f      	bne.n	8001402 <__aeabi_fsub+0x2ce>
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d043      	beq.n	800144e <__aeabi_fsub+0x31a>
 80013c6:	43c9      	mvns	r1, r1
 80013c8:	2900      	cmp	r1, #0
 80013ca:	d00b      	beq.n	80013e4 <__aeabi_fsub+0x2b0>
 80013cc:	28ff      	cmp	r0, #255	; 0xff
 80013ce:	d039      	beq.n	8001444 <__aeabi_fsub+0x310>
 80013d0:	291b      	cmp	r1, #27
 80013d2:	dc44      	bgt.n	800145e <__aeabi_fsub+0x32a>
 80013d4:	001c      	movs	r4, r3
 80013d6:	2720      	movs	r7, #32
 80013d8:	40cc      	lsrs	r4, r1
 80013da:	1a79      	subs	r1, r7, r1
 80013dc:	408b      	lsls	r3, r1
 80013de:	1e59      	subs	r1, r3, #1
 80013e0:	418b      	sbcs	r3, r1
 80013e2:	4323      	orrs	r3, r4
 80013e4:	199b      	adds	r3, r3, r6
 80013e6:	0004      	movs	r4, r0
 80013e8:	e740      	b.n	800126c <__aeabi_fsub+0x138>
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d11a      	bne.n	8001424 <__aeabi_fsub+0x2f0>
 80013ee:	2e00      	cmp	r6, #0
 80013f0:	d124      	bne.n	800143c <__aeabi_fsub+0x308>
 80013f2:	2780      	movs	r7, #128	; 0x80
 80013f4:	2200      	movs	r2, #0
 80013f6:	03ff      	lsls	r7, r7, #15
 80013f8:	e71b      	b.n	8001232 <__aeabi_fsub+0xfe>
 80013fa:	0033      	movs	r3, r6
 80013fc:	0004      	movs	r4, r0
 80013fe:	000d      	movs	r5, r1
 8001400:	e6de      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001402:	28ff      	cmp	r0, #255	; 0xff
 8001404:	d01e      	beq.n	8001444 <__aeabi_fsub+0x310>
 8001406:	2480      	movs	r4, #128	; 0x80
 8001408:	04e4      	lsls	r4, r4, #19
 800140a:	4249      	negs	r1, r1
 800140c:	4323      	orrs	r3, r4
 800140e:	e7df      	b.n	80013d0 <__aeabi_fsub+0x29c>
 8001410:	2e00      	cmp	r6, #0
 8001412:	d100      	bne.n	8001416 <__aeabi_fsub+0x2e2>
 8001414:	e6d4      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001416:	1b9f      	subs	r7, r3, r6
 8001418:	017a      	lsls	r2, r7, #5
 800141a:	d400      	bmi.n	800141e <__aeabi_fsub+0x2ea>
 800141c:	e737      	b.n	800128e <__aeabi_fsub+0x15a>
 800141e:	1af3      	subs	r3, r6, r3
 8001420:	000d      	movs	r5, r1
 8001422:	e6cd      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001424:	24ff      	movs	r4, #255	; 0xff
 8001426:	2e00      	cmp	r6, #0
 8001428:	d100      	bne.n	800142c <__aeabi_fsub+0x2f8>
 800142a:	e6c9      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	4650      	mov	r0, sl
 8001430:	03d2      	lsls	r2, r2, #15
 8001432:	4210      	tst	r0, r2
 8001434:	d0a4      	beq.n	8001380 <__aeabi_fsub+0x24c>
 8001436:	4660      	mov	r0, ip
 8001438:	4210      	tst	r0, r2
 800143a:	d1a1      	bne.n	8001380 <__aeabi_fsub+0x24c>
 800143c:	0033      	movs	r3, r6
 800143e:	000d      	movs	r5, r1
 8001440:	24ff      	movs	r4, #255	; 0xff
 8001442:	e6bd      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001444:	0033      	movs	r3, r6
 8001446:	24ff      	movs	r4, #255	; 0xff
 8001448:	e6ba      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800144a:	2301      	movs	r3, #1
 800144c:	e76e      	b.n	800132c <__aeabi_fsub+0x1f8>
 800144e:	0033      	movs	r3, r6
 8001450:	0004      	movs	r4, r0
 8001452:	e6b5      	b.n	80011c0 <__aeabi_fsub+0x8c>
 8001454:	2700      	movs	r7, #0
 8001456:	2200      	movs	r2, #0
 8001458:	e71c      	b.n	8001294 <__aeabi_fsub+0x160>
 800145a:	0033      	movs	r3, r6
 800145c:	e6b0      	b.n	80011c0 <__aeabi_fsub+0x8c>
 800145e:	2301      	movs	r3, #1
 8001460:	e7c0      	b.n	80013e4 <__aeabi_fsub+0x2b0>
 8001462:	46c0      	nop			; (mov r8, r8)
 8001464:	7dffffff 	.word	0x7dffffff
 8001468:	fbffffff 	.word	0xfbffffff

0800146c <__aeabi_f2iz>:
 800146c:	0241      	lsls	r1, r0, #9
 800146e:	0043      	lsls	r3, r0, #1
 8001470:	0fc2      	lsrs	r2, r0, #31
 8001472:	0a49      	lsrs	r1, r1, #9
 8001474:	0e1b      	lsrs	r3, r3, #24
 8001476:	2000      	movs	r0, #0
 8001478:	2b7e      	cmp	r3, #126	; 0x7e
 800147a:	dd0d      	ble.n	8001498 <__aeabi_f2iz+0x2c>
 800147c:	2b9d      	cmp	r3, #157	; 0x9d
 800147e:	dc0c      	bgt.n	800149a <__aeabi_f2iz+0x2e>
 8001480:	2080      	movs	r0, #128	; 0x80
 8001482:	0400      	lsls	r0, r0, #16
 8001484:	4301      	orrs	r1, r0
 8001486:	2b95      	cmp	r3, #149	; 0x95
 8001488:	dc0a      	bgt.n	80014a0 <__aeabi_f2iz+0x34>
 800148a:	2096      	movs	r0, #150	; 0x96
 800148c:	1ac3      	subs	r3, r0, r3
 800148e:	40d9      	lsrs	r1, r3
 8001490:	4248      	negs	r0, r1
 8001492:	2a00      	cmp	r2, #0
 8001494:	d100      	bne.n	8001498 <__aeabi_f2iz+0x2c>
 8001496:	0008      	movs	r0, r1
 8001498:	4770      	bx	lr
 800149a:	4b03      	ldr	r3, [pc, #12]	; (80014a8 <__aeabi_f2iz+0x3c>)
 800149c:	18d0      	adds	r0, r2, r3
 800149e:	e7fb      	b.n	8001498 <__aeabi_f2iz+0x2c>
 80014a0:	3b96      	subs	r3, #150	; 0x96
 80014a2:	4099      	lsls	r1, r3
 80014a4:	e7f4      	b.n	8001490 <__aeabi_f2iz+0x24>
 80014a6:	46c0      	nop			; (mov r8, r8)
 80014a8:	7fffffff 	.word	0x7fffffff

080014ac <__aeabi_i2f>:
 80014ac:	b570      	push	{r4, r5, r6, lr}
 80014ae:	2800      	cmp	r0, #0
 80014b0:	d030      	beq.n	8001514 <__aeabi_i2f+0x68>
 80014b2:	17c3      	asrs	r3, r0, #31
 80014b4:	18c4      	adds	r4, r0, r3
 80014b6:	405c      	eors	r4, r3
 80014b8:	0fc5      	lsrs	r5, r0, #31
 80014ba:	0020      	movs	r0, r4
 80014bc:	f001 fe86 	bl	80031cc <__clzsi2>
 80014c0:	239e      	movs	r3, #158	; 0x9e
 80014c2:	1a1b      	subs	r3, r3, r0
 80014c4:	2b96      	cmp	r3, #150	; 0x96
 80014c6:	dc0d      	bgt.n	80014e4 <__aeabi_i2f+0x38>
 80014c8:	2296      	movs	r2, #150	; 0x96
 80014ca:	1ad2      	subs	r2, r2, r3
 80014cc:	4094      	lsls	r4, r2
 80014ce:	002a      	movs	r2, r5
 80014d0:	0264      	lsls	r4, r4, #9
 80014d2:	0a64      	lsrs	r4, r4, #9
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	0264      	lsls	r4, r4, #9
 80014d8:	05db      	lsls	r3, r3, #23
 80014da:	0a60      	lsrs	r0, r4, #9
 80014dc:	07d2      	lsls	r2, r2, #31
 80014de:	4318      	orrs	r0, r3
 80014e0:	4310      	orrs	r0, r2
 80014e2:	bd70      	pop	{r4, r5, r6, pc}
 80014e4:	2b99      	cmp	r3, #153	; 0x99
 80014e6:	dc19      	bgt.n	800151c <__aeabi_i2f+0x70>
 80014e8:	2299      	movs	r2, #153	; 0x99
 80014ea:	1ad2      	subs	r2, r2, r3
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	dd29      	ble.n	8001544 <__aeabi_i2f+0x98>
 80014f0:	4094      	lsls	r4, r2
 80014f2:	0022      	movs	r2, r4
 80014f4:	4c14      	ldr	r4, [pc, #80]	; (8001548 <__aeabi_i2f+0x9c>)
 80014f6:	4014      	ands	r4, r2
 80014f8:	0751      	lsls	r1, r2, #29
 80014fa:	d004      	beq.n	8001506 <__aeabi_i2f+0x5a>
 80014fc:	210f      	movs	r1, #15
 80014fe:	400a      	ands	r2, r1
 8001500:	2a04      	cmp	r2, #4
 8001502:	d000      	beq.n	8001506 <__aeabi_i2f+0x5a>
 8001504:	3404      	adds	r4, #4
 8001506:	0162      	lsls	r2, r4, #5
 8001508:	d413      	bmi.n	8001532 <__aeabi_i2f+0x86>
 800150a:	01a4      	lsls	r4, r4, #6
 800150c:	0a64      	lsrs	r4, r4, #9
 800150e:	b2db      	uxtb	r3, r3
 8001510:	002a      	movs	r2, r5
 8001512:	e7e0      	b.n	80014d6 <__aeabi_i2f+0x2a>
 8001514:	2200      	movs	r2, #0
 8001516:	2300      	movs	r3, #0
 8001518:	2400      	movs	r4, #0
 800151a:	e7dc      	b.n	80014d6 <__aeabi_i2f+0x2a>
 800151c:	2205      	movs	r2, #5
 800151e:	0021      	movs	r1, r4
 8001520:	1a12      	subs	r2, r2, r0
 8001522:	40d1      	lsrs	r1, r2
 8001524:	22b9      	movs	r2, #185	; 0xb9
 8001526:	1ad2      	subs	r2, r2, r3
 8001528:	4094      	lsls	r4, r2
 800152a:	1e62      	subs	r2, r4, #1
 800152c:	4194      	sbcs	r4, r2
 800152e:	430c      	orrs	r4, r1
 8001530:	e7da      	b.n	80014e8 <__aeabi_i2f+0x3c>
 8001532:	4b05      	ldr	r3, [pc, #20]	; (8001548 <__aeabi_i2f+0x9c>)
 8001534:	002a      	movs	r2, r5
 8001536:	401c      	ands	r4, r3
 8001538:	239f      	movs	r3, #159	; 0x9f
 800153a:	01a4      	lsls	r4, r4, #6
 800153c:	1a1b      	subs	r3, r3, r0
 800153e:	0a64      	lsrs	r4, r4, #9
 8001540:	b2db      	uxtb	r3, r3
 8001542:	e7c8      	b.n	80014d6 <__aeabi_i2f+0x2a>
 8001544:	0022      	movs	r2, r4
 8001546:	e7d5      	b.n	80014f4 <__aeabi_i2f+0x48>
 8001548:	fbffffff 	.word	0xfbffffff

0800154c <__aeabi_ui2f>:
 800154c:	b510      	push	{r4, lr}
 800154e:	1e04      	subs	r4, r0, #0
 8001550:	d027      	beq.n	80015a2 <__aeabi_ui2f+0x56>
 8001552:	f001 fe3b 	bl	80031cc <__clzsi2>
 8001556:	239e      	movs	r3, #158	; 0x9e
 8001558:	1a1b      	subs	r3, r3, r0
 800155a:	2b96      	cmp	r3, #150	; 0x96
 800155c:	dc0a      	bgt.n	8001574 <__aeabi_ui2f+0x28>
 800155e:	2296      	movs	r2, #150	; 0x96
 8001560:	1ad2      	subs	r2, r2, r3
 8001562:	4094      	lsls	r4, r2
 8001564:	0264      	lsls	r4, r4, #9
 8001566:	0a64      	lsrs	r4, r4, #9
 8001568:	b2db      	uxtb	r3, r3
 800156a:	0264      	lsls	r4, r4, #9
 800156c:	05db      	lsls	r3, r3, #23
 800156e:	0a60      	lsrs	r0, r4, #9
 8001570:	4318      	orrs	r0, r3
 8001572:	bd10      	pop	{r4, pc}
 8001574:	2b99      	cmp	r3, #153	; 0x99
 8001576:	dc17      	bgt.n	80015a8 <__aeabi_ui2f+0x5c>
 8001578:	2299      	movs	r2, #153	; 0x99
 800157a:	1ad2      	subs	r2, r2, r3
 800157c:	2a00      	cmp	r2, #0
 800157e:	dd27      	ble.n	80015d0 <__aeabi_ui2f+0x84>
 8001580:	4094      	lsls	r4, r2
 8001582:	0022      	movs	r2, r4
 8001584:	4c13      	ldr	r4, [pc, #76]	; (80015d4 <__aeabi_ui2f+0x88>)
 8001586:	4014      	ands	r4, r2
 8001588:	0751      	lsls	r1, r2, #29
 800158a:	d004      	beq.n	8001596 <__aeabi_ui2f+0x4a>
 800158c:	210f      	movs	r1, #15
 800158e:	400a      	ands	r2, r1
 8001590:	2a04      	cmp	r2, #4
 8001592:	d000      	beq.n	8001596 <__aeabi_ui2f+0x4a>
 8001594:	3404      	adds	r4, #4
 8001596:	0162      	lsls	r2, r4, #5
 8001598:	d412      	bmi.n	80015c0 <__aeabi_ui2f+0x74>
 800159a:	01a4      	lsls	r4, r4, #6
 800159c:	0a64      	lsrs	r4, r4, #9
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	e7e3      	b.n	800156a <__aeabi_ui2f+0x1e>
 80015a2:	2300      	movs	r3, #0
 80015a4:	2400      	movs	r4, #0
 80015a6:	e7e0      	b.n	800156a <__aeabi_ui2f+0x1e>
 80015a8:	22b9      	movs	r2, #185	; 0xb9
 80015aa:	0021      	movs	r1, r4
 80015ac:	1ad2      	subs	r2, r2, r3
 80015ae:	4091      	lsls	r1, r2
 80015b0:	000a      	movs	r2, r1
 80015b2:	1e51      	subs	r1, r2, #1
 80015b4:	418a      	sbcs	r2, r1
 80015b6:	2105      	movs	r1, #5
 80015b8:	1a09      	subs	r1, r1, r0
 80015ba:	40cc      	lsrs	r4, r1
 80015bc:	4314      	orrs	r4, r2
 80015be:	e7db      	b.n	8001578 <__aeabi_ui2f+0x2c>
 80015c0:	4b04      	ldr	r3, [pc, #16]	; (80015d4 <__aeabi_ui2f+0x88>)
 80015c2:	401c      	ands	r4, r3
 80015c4:	239f      	movs	r3, #159	; 0x9f
 80015c6:	01a4      	lsls	r4, r4, #6
 80015c8:	1a1b      	subs	r3, r3, r0
 80015ca:	0a64      	lsrs	r4, r4, #9
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	e7cc      	b.n	800156a <__aeabi_ui2f+0x1e>
 80015d0:	0022      	movs	r2, r4
 80015d2:	e7d7      	b.n	8001584 <__aeabi_ui2f+0x38>
 80015d4:	fbffffff 	.word	0xfbffffff

080015d8 <__aeabi_dadd>:
 80015d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015da:	4645      	mov	r5, r8
 80015dc:	46de      	mov	lr, fp
 80015de:	4657      	mov	r7, sl
 80015e0:	464e      	mov	r6, r9
 80015e2:	030c      	lsls	r4, r1, #12
 80015e4:	b5e0      	push	{r5, r6, r7, lr}
 80015e6:	004e      	lsls	r6, r1, #1
 80015e8:	0fc9      	lsrs	r1, r1, #31
 80015ea:	4688      	mov	r8, r1
 80015ec:	000d      	movs	r5, r1
 80015ee:	0a61      	lsrs	r1, r4, #9
 80015f0:	0f44      	lsrs	r4, r0, #29
 80015f2:	430c      	orrs	r4, r1
 80015f4:	00c7      	lsls	r7, r0, #3
 80015f6:	0319      	lsls	r1, r3, #12
 80015f8:	0058      	lsls	r0, r3, #1
 80015fa:	0fdb      	lsrs	r3, r3, #31
 80015fc:	469b      	mov	fp, r3
 80015fe:	0a4b      	lsrs	r3, r1, #9
 8001600:	0f51      	lsrs	r1, r2, #29
 8001602:	430b      	orrs	r3, r1
 8001604:	0d76      	lsrs	r6, r6, #21
 8001606:	0d40      	lsrs	r0, r0, #21
 8001608:	0019      	movs	r1, r3
 800160a:	00d2      	lsls	r2, r2, #3
 800160c:	45d8      	cmp	r8, fp
 800160e:	d100      	bne.n	8001612 <__aeabi_dadd+0x3a>
 8001610:	e0ae      	b.n	8001770 <__aeabi_dadd+0x198>
 8001612:	1a35      	subs	r5, r6, r0
 8001614:	2d00      	cmp	r5, #0
 8001616:	dc00      	bgt.n	800161a <__aeabi_dadd+0x42>
 8001618:	e0f6      	b.n	8001808 <__aeabi_dadd+0x230>
 800161a:	2800      	cmp	r0, #0
 800161c:	d10f      	bne.n	800163e <__aeabi_dadd+0x66>
 800161e:	4313      	orrs	r3, r2
 8001620:	d100      	bne.n	8001624 <__aeabi_dadd+0x4c>
 8001622:	e0db      	b.n	80017dc <__aeabi_dadd+0x204>
 8001624:	1e6b      	subs	r3, r5, #1
 8001626:	2b00      	cmp	r3, #0
 8001628:	d000      	beq.n	800162c <__aeabi_dadd+0x54>
 800162a:	e137      	b.n	800189c <__aeabi_dadd+0x2c4>
 800162c:	1aba      	subs	r2, r7, r2
 800162e:	4297      	cmp	r7, r2
 8001630:	41bf      	sbcs	r7, r7
 8001632:	1a64      	subs	r4, r4, r1
 8001634:	427f      	negs	r7, r7
 8001636:	1be4      	subs	r4, r4, r7
 8001638:	2601      	movs	r6, #1
 800163a:	0017      	movs	r7, r2
 800163c:	e024      	b.n	8001688 <__aeabi_dadd+0xb0>
 800163e:	4bc6      	ldr	r3, [pc, #792]	; (8001958 <__aeabi_dadd+0x380>)
 8001640:	429e      	cmp	r6, r3
 8001642:	d04d      	beq.n	80016e0 <__aeabi_dadd+0x108>
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	041b      	lsls	r3, r3, #16
 8001648:	4319      	orrs	r1, r3
 800164a:	2d38      	cmp	r5, #56	; 0x38
 800164c:	dd00      	ble.n	8001650 <__aeabi_dadd+0x78>
 800164e:	e107      	b.n	8001860 <__aeabi_dadd+0x288>
 8001650:	2d1f      	cmp	r5, #31
 8001652:	dd00      	ble.n	8001656 <__aeabi_dadd+0x7e>
 8001654:	e138      	b.n	80018c8 <__aeabi_dadd+0x2f0>
 8001656:	2020      	movs	r0, #32
 8001658:	1b43      	subs	r3, r0, r5
 800165a:	469a      	mov	sl, r3
 800165c:	000b      	movs	r3, r1
 800165e:	4650      	mov	r0, sl
 8001660:	4083      	lsls	r3, r0
 8001662:	4699      	mov	r9, r3
 8001664:	0013      	movs	r3, r2
 8001666:	4648      	mov	r0, r9
 8001668:	40eb      	lsrs	r3, r5
 800166a:	4318      	orrs	r0, r3
 800166c:	0003      	movs	r3, r0
 800166e:	4650      	mov	r0, sl
 8001670:	4082      	lsls	r2, r0
 8001672:	1e50      	subs	r0, r2, #1
 8001674:	4182      	sbcs	r2, r0
 8001676:	40e9      	lsrs	r1, r5
 8001678:	431a      	orrs	r2, r3
 800167a:	1aba      	subs	r2, r7, r2
 800167c:	1a61      	subs	r1, r4, r1
 800167e:	4297      	cmp	r7, r2
 8001680:	41a4      	sbcs	r4, r4
 8001682:	0017      	movs	r7, r2
 8001684:	4264      	negs	r4, r4
 8001686:	1b0c      	subs	r4, r1, r4
 8001688:	0223      	lsls	r3, r4, #8
 800168a:	d562      	bpl.n	8001752 <__aeabi_dadd+0x17a>
 800168c:	0264      	lsls	r4, r4, #9
 800168e:	0a65      	lsrs	r5, r4, #9
 8001690:	2d00      	cmp	r5, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_dadd+0xbe>
 8001694:	e0df      	b.n	8001856 <__aeabi_dadd+0x27e>
 8001696:	0028      	movs	r0, r5
 8001698:	f001 fd98 	bl	80031cc <__clzsi2>
 800169c:	0003      	movs	r3, r0
 800169e:	3b08      	subs	r3, #8
 80016a0:	2b1f      	cmp	r3, #31
 80016a2:	dd00      	ble.n	80016a6 <__aeabi_dadd+0xce>
 80016a4:	e0d2      	b.n	800184c <__aeabi_dadd+0x274>
 80016a6:	2220      	movs	r2, #32
 80016a8:	003c      	movs	r4, r7
 80016aa:	1ad2      	subs	r2, r2, r3
 80016ac:	409d      	lsls	r5, r3
 80016ae:	40d4      	lsrs	r4, r2
 80016b0:	409f      	lsls	r7, r3
 80016b2:	4325      	orrs	r5, r4
 80016b4:	429e      	cmp	r6, r3
 80016b6:	dd00      	ble.n	80016ba <__aeabi_dadd+0xe2>
 80016b8:	e0c4      	b.n	8001844 <__aeabi_dadd+0x26c>
 80016ba:	1b9e      	subs	r6, r3, r6
 80016bc:	1c73      	adds	r3, r6, #1
 80016be:	2b1f      	cmp	r3, #31
 80016c0:	dd00      	ble.n	80016c4 <__aeabi_dadd+0xec>
 80016c2:	e0f1      	b.n	80018a8 <__aeabi_dadd+0x2d0>
 80016c4:	2220      	movs	r2, #32
 80016c6:	0038      	movs	r0, r7
 80016c8:	0029      	movs	r1, r5
 80016ca:	1ad2      	subs	r2, r2, r3
 80016cc:	40d8      	lsrs	r0, r3
 80016ce:	4091      	lsls	r1, r2
 80016d0:	4097      	lsls	r7, r2
 80016d2:	002c      	movs	r4, r5
 80016d4:	4301      	orrs	r1, r0
 80016d6:	1e78      	subs	r0, r7, #1
 80016d8:	4187      	sbcs	r7, r0
 80016da:	40dc      	lsrs	r4, r3
 80016dc:	2600      	movs	r6, #0
 80016de:	430f      	orrs	r7, r1
 80016e0:	077b      	lsls	r3, r7, #29
 80016e2:	d009      	beq.n	80016f8 <__aeabi_dadd+0x120>
 80016e4:	230f      	movs	r3, #15
 80016e6:	403b      	ands	r3, r7
 80016e8:	2b04      	cmp	r3, #4
 80016ea:	d005      	beq.n	80016f8 <__aeabi_dadd+0x120>
 80016ec:	1d3b      	adds	r3, r7, #4
 80016ee:	42bb      	cmp	r3, r7
 80016f0:	41bf      	sbcs	r7, r7
 80016f2:	427f      	negs	r7, r7
 80016f4:	19e4      	adds	r4, r4, r7
 80016f6:	001f      	movs	r7, r3
 80016f8:	0223      	lsls	r3, r4, #8
 80016fa:	d52c      	bpl.n	8001756 <__aeabi_dadd+0x17e>
 80016fc:	4b96      	ldr	r3, [pc, #600]	; (8001958 <__aeabi_dadd+0x380>)
 80016fe:	3601      	adds	r6, #1
 8001700:	429e      	cmp	r6, r3
 8001702:	d100      	bne.n	8001706 <__aeabi_dadd+0x12e>
 8001704:	e09a      	b.n	800183c <__aeabi_dadd+0x264>
 8001706:	4645      	mov	r5, r8
 8001708:	4b94      	ldr	r3, [pc, #592]	; (800195c <__aeabi_dadd+0x384>)
 800170a:	08ff      	lsrs	r7, r7, #3
 800170c:	401c      	ands	r4, r3
 800170e:	0760      	lsls	r0, r4, #29
 8001710:	0576      	lsls	r6, r6, #21
 8001712:	0264      	lsls	r4, r4, #9
 8001714:	4307      	orrs	r7, r0
 8001716:	0b24      	lsrs	r4, r4, #12
 8001718:	0d76      	lsrs	r6, r6, #21
 800171a:	2100      	movs	r1, #0
 800171c:	0324      	lsls	r4, r4, #12
 800171e:	0b23      	lsrs	r3, r4, #12
 8001720:	0d0c      	lsrs	r4, r1, #20
 8001722:	4a8f      	ldr	r2, [pc, #572]	; (8001960 <__aeabi_dadd+0x388>)
 8001724:	0524      	lsls	r4, r4, #20
 8001726:	431c      	orrs	r4, r3
 8001728:	4014      	ands	r4, r2
 800172a:	0533      	lsls	r3, r6, #20
 800172c:	4323      	orrs	r3, r4
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	07ed      	lsls	r5, r5, #31
 8001732:	085b      	lsrs	r3, r3, #1
 8001734:	432b      	orrs	r3, r5
 8001736:	0038      	movs	r0, r7
 8001738:	0019      	movs	r1, r3
 800173a:	bc3c      	pop	{r2, r3, r4, r5}
 800173c:	4690      	mov	r8, r2
 800173e:	4699      	mov	r9, r3
 8001740:	46a2      	mov	sl, r4
 8001742:	46ab      	mov	fp, r5
 8001744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001746:	4664      	mov	r4, ip
 8001748:	4304      	orrs	r4, r0
 800174a:	d100      	bne.n	800174e <__aeabi_dadd+0x176>
 800174c:	e211      	b.n	8001b72 <__aeabi_dadd+0x59a>
 800174e:	0004      	movs	r4, r0
 8001750:	4667      	mov	r7, ip
 8001752:	077b      	lsls	r3, r7, #29
 8001754:	d1c6      	bne.n	80016e4 <__aeabi_dadd+0x10c>
 8001756:	4645      	mov	r5, r8
 8001758:	0760      	lsls	r0, r4, #29
 800175a:	08ff      	lsrs	r7, r7, #3
 800175c:	4307      	orrs	r7, r0
 800175e:	08e4      	lsrs	r4, r4, #3
 8001760:	4b7d      	ldr	r3, [pc, #500]	; (8001958 <__aeabi_dadd+0x380>)
 8001762:	429e      	cmp	r6, r3
 8001764:	d030      	beq.n	80017c8 <__aeabi_dadd+0x1f0>
 8001766:	0324      	lsls	r4, r4, #12
 8001768:	0576      	lsls	r6, r6, #21
 800176a:	0b24      	lsrs	r4, r4, #12
 800176c:	0d76      	lsrs	r6, r6, #21
 800176e:	e7d4      	b.n	800171a <__aeabi_dadd+0x142>
 8001770:	1a33      	subs	r3, r6, r0
 8001772:	469a      	mov	sl, r3
 8001774:	2b00      	cmp	r3, #0
 8001776:	dd78      	ble.n	800186a <__aeabi_dadd+0x292>
 8001778:	2800      	cmp	r0, #0
 800177a:	d031      	beq.n	80017e0 <__aeabi_dadd+0x208>
 800177c:	4876      	ldr	r0, [pc, #472]	; (8001958 <__aeabi_dadd+0x380>)
 800177e:	4286      	cmp	r6, r0
 8001780:	d0ae      	beq.n	80016e0 <__aeabi_dadd+0x108>
 8001782:	2080      	movs	r0, #128	; 0x80
 8001784:	0400      	lsls	r0, r0, #16
 8001786:	4301      	orrs	r1, r0
 8001788:	4653      	mov	r3, sl
 800178a:	2b38      	cmp	r3, #56	; 0x38
 800178c:	dc00      	bgt.n	8001790 <__aeabi_dadd+0x1b8>
 800178e:	e0e9      	b.n	8001964 <__aeabi_dadd+0x38c>
 8001790:	430a      	orrs	r2, r1
 8001792:	1e51      	subs	r1, r2, #1
 8001794:	418a      	sbcs	r2, r1
 8001796:	2100      	movs	r1, #0
 8001798:	19d2      	adds	r2, r2, r7
 800179a:	42ba      	cmp	r2, r7
 800179c:	41bf      	sbcs	r7, r7
 800179e:	1909      	adds	r1, r1, r4
 80017a0:	427c      	negs	r4, r7
 80017a2:	0017      	movs	r7, r2
 80017a4:	190c      	adds	r4, r1, r4
 80017a6:	0223      	lsls	r3, r4, #8
 80017a8:	d5d3      	bpl.n	8001752 <__aeabi_dadd+0x17a>
 80017aa:	4b6b      	ldr	r3, [pc, #428]	; (8001958 <__aeabi_dadd+0x380>)
 80017ac:	3601      	adds	r6, #1
 80017ae:	429e      	cmp	r6, r3
 80017b0:	d100      	bne.n	80017b4 <__aeabi_dadd+0x1dc>
 80017b2:	e13a      	b.n	8001a2a <__aeabi_dadd+0x452>
 80017b4:	2001      	movs	r0, #1
 80017b6:	4b69      	ldr	r3, [pc, #420]	; (800195c <__aeabi_dadd+0x384>)
 80017b8:	401c      	ands	r4, r3
 80017ba:	087b      	lsrs	r3, r7, #1
 80017bc:	4007      	ands	r7, r0
 80017be:	431f      	orrs	r7, r3
 80017c0:	07e0      	lsls	r0, r4, #31
 80017c2:	4307      	orrs	r7, r0
 80017c4:	0864      	lsrs	r4, r4, #1
 80017c6:	e78b      	b.n	80016e0 <__aeabi_dadd+0x108>
 80017c8:	0023      	movs	r3, r4
 80017ca:	433b      	orrs	r3, r7
 80017cc:	d100      	bne.n	80017d0 <__aeabi_dadd+0x1f8>
 80017ce:	e1cb      	b.n	8001b68 <__aeabi_dadd+0x590>
 80017d0:	2280      	movs	r2, #128	; 0x80
 80017d2:	0312      	lsls	r2, r2, #12
 80017d4:	4314      	orrs	r4, r2
 80017d6:	0324      	lsls	r4, r4, #12
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	e79e      	b.n	800171a <__aeabi_dadd+0x142>
 80017dc:	002e      	movs	r6, r5
 80017de:	e77f      	b.n	80016e0 <__aeabi_dadd+0x108>
 80017e0:	0008      	movs	r0, r1
 80017e2:	4310      	orrs	r0, r2
 80017e4:	d100      	bne.n	80017e8 <__aeabi_dadd+0x210>
 80017e6:	e0b4      	b.n	8001952 <__aeabi_dadd+0x37a>
 80017e8:	1e58      	subs	r0, r3, #1
 80017ea:	2800      	cmp	r0, #0
 80017ec:	d000      	beq.n	80017f0 <__aeabi_dadd+0x218>
 80017ee:	e0de      	b.n	80019ae <__aeabi_dadd+0x3d6>
 80017f0:	18ba      	adds	r2, r7, r2
 80017f2:	42ba      	cmp	r2, r7
 80017f4:	419b      	sbcs	r3, r3
 80017f6:	1864      	adds	r4, r4, r1
 80017f8:	425b      	negs	r3, r3
 80017fa:	18e4      	adds	r4, r4, r3
 80017fc:	0017      	movs	r7, r2
 80017fe:	2601      	movs	r6, #1
 8001800:	0223      	lsls	r3, r4, #8
 8001802:	d5a6      	bpl.n	8001752 <__aeabi_dadd+0x17a>
 8001804:	2602      	movs	r6, #2
 8001806:	e7d5      	b.n	80017b4 <__aeabi_dadd+0x1dc>
 8001808:	2d00      	cmp	r5, #0
 800180a:	d16e      	bne.n	80018ea <__aeabi_dadd+0x312>
 800180c:	1c70      	adds	r0, r6, #1
 800180e:	0540      	lsls	r0, r0, #21
 8001810:	0d40      	lsrs	r0, r0, #21
 8001812:	2801      	cmp	r0, #1
 8001814:	dc00      	bgt.n	8001818 <__aeabi_dadd+0x240>
 8001816:	e0f9      	b.n	8001a0c <__aeabi_dadd+0x434>
 8001818:	1ab8      	subs	r0, r7, r2
 800181a:	4684      	mov	ip, r0
 800181c:	4287      	cmp	r7, r0
 800181e:	4180      	sbcs	r0, r0
 8001820:	1ae5      	subs	r5, r4, r3
 8001822:	4240      	negs	r0, r0
 8001824:	1a2d      	subs	r5, r5, r0
 8001826:	0228      	lsls	r0, r5, #8
 8001828:	d400      	bmi.n	800182c <__aeabi_dadd+0x254>
 800182a:	e089      	b.n	8001940 <__aeabi_dadd+0x368>
 800182c:	1bd7      	subs	r7, r2, r7
 800182e:	42ba      	cmp	r2, r7
 8001830:	4192      	sbcs	r2, r2
 8001832:	1b1c      	subs	r4, r3, r4
 8001834:	4252      	negs	r2, r2
 8001836:	1aa5      	subs	r5, r4, r2
 8001838:	46d8      	mov	r8, fp
 800183a:	e729      	b.n	8001690 <__aeabi_dadd+0xb8>
 800183c:	4645      	mov	r5, r8
 800183e:	2400      	movs	r4, #0
 8001840:	2700      	movs	r7, #0
 8001842:	e76a      	b.n	800171a <__aeabi_dadd+0x142>
 8001844:	4c45      	ldr	r4, [pc, #276]	; (800195c <__aeabi_dadd+0x384>)
 8001846:	1af6      	subs	r6, r6, r3
 8001848:	402c      	ands	r4, r5
 800184a:	e749      	b.n	80016e0 <__aeabi_dadd+0x108>
 800184c:	003d      	movs	r5, r7
 800184e:	3828      	subs	r0, #40	; 0x28
 8001850:	4085      	lsls	r5, r0
 8001852:	2700      	movs	r7, #0
 8001854:	e72e      	b.n	80016b4 <__aeabi_dadd+0xdc>
 8001856:	0038      	movs	r0, r7
 8001858:	f001 fcb8 	bl	80031cc <__clzsi2>
 800185c:	3020      	adds	r0, #32
 800185e:	e71d      	b.n	800169c <__aeabi_dadd+0xc4>
 8001860:	430a      	orrs	r2, r1
 8001862:	1e51      	subs	r1, r2, #1
 8001864:	418a      	sbcs	r2, r1
 8001866:	2100      	movs	r1, #0
 8001868:	e707      	b.n	800167a <__aeabi_dadd+0xa2>
 800186a:	2b00      	cmp	r3, #0
 800186c:	d000      	beq.n	8001870 <__aeabi_dadd+0x298>
 800186e:	e0f3      	b.n	8001a58 <__aeabi_dadd+0x480>
 8001870:	1c70      	adds	r0, r6, #1
 8001872:	0543      	lsls	r3, r0, #21
 8001874:	0d5b      	lsrs	r3, r3, #21
 8001876:	2b01      	cmp	r3, #1
 8001878:	dc00      	bgt.n	800187c <__aeabi_dadd+0x2a4>
 800187a:	e0ad      	b.n	80019d8 <__aeabi_dadd+0x400>
 800187c:	4b36      	ldr	r3, [pc, #216]	; (8001958 <__aeabi_dadd+0x380>)
 800187e:	4298      	cmp	r0, r3
 8001880:	d100      	bne.n	8001884 <__aeabi_dadd+0x2ac>
 8001882:	e0d1      	b.n	8001a28 <__aeabi_dadd+0x450>
 8001884:	18ba      	adds	r2, r7, r2
 8001886:	42ba      	cmp	r2, r7
 8001888:	41bf      	sbcs	r7, r7
 800188a:	1864      	adds	r4, r4, r1
 800188c:	427f      	negs	r7, r7
 800188e:	19e4      	adds	r4, r4, r7
 8001890:	07e7      	lsls	r7, r4, #31
 8001892:	0852      	lsrs	r2, r2, #1
 8001894:	4317      	orrs	r7, r2
 8001896:	0864      	lsrs	r4, r4, #1
 8001898:	0006      	movs	r6, r0
 800189a:	e721      	b.n	80016e0 <__aeabi_dadd+0x108>
 800189c:	482e      	ldr	r0, [pc, #184]	; (8001958 <__aeabi_dadd+0x380>)
 800189e:	4285      	cmp	r5, r0
 80018a0:	d100      	bne.n	80018a4 <__aeabi_dadd+0x2cc>
 80018a2:	e093      	b.n	80019cc <__aeabi_dadd+0x3f4>
 80018a4:	001d      	movs	r5, r3
 80018a6:	e6d0      	b.n	800164a <__aeabi_dadd+0x72>
 80018a8:	0029      	movs	r1, r5
 80018aa:	3e1f      	subs	r6, #31
 80018ac:	40f1      	lsrs	r1, r6
 80018ae:	2b20      	cmp	r3, #32
 80018b0:	d100      	bne.n	80018b4 <__aeabi_dadd+0x2dc>
 80018b2:	e08d      	b.n	80019d0 <__aeabi_dadd+0x3f8>
 80018b4:	2240      	movs	r2, #64	; 0x40
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	409d      	lsls	r5, r3
 80018ba:	432f      	orrs	r7, r5
 80018bc:	1e7d      	subs	r5, r7, #1
 80018be:	41af      	sbcs	r7, r5
 80018c0:	2400      	movs	r4, #0
 80018c2:	430f      	orrs	r7, r1
 80018c4:	2600      	movs	r6, #0
 80018c6:	e744      	b.n	8001752 <__aeabi_dadd+0x17a>
 80018c8:	002b      	movs	r3, r5
 80018ca:	0008      	movs	r0, r1
 80018cc:	3b20      	subs	r3, #32
 80018ce:	40d8      	lsrs	r0, r3
 80018d0:	0003      	movs	r3, r0
 80018d2:	2d20      	cmp	r5, #32
 80018d4:	d100      	bne.n	80018d8 <__aeabi_dadd+0x300>
 80018d6:	e07d      	b.n	80019d4 <__aeabi_dadd+0x3fc>
 80018d8:	2040      	movs	r0, #64	; 0x40
 80018da:	1b45      	subs	r5, r0, r5
 80018dc:	40a9      	lsls	r1, r5
 80018de:	430a      	orrs	r2, r1
 80018e0:	1e51      	subs	r1, r2, #1
 80018e2:	418a      	sbcs	r2, r1
 80018e4:	2100      	movs	r1, #0
 80018e6:	431a      	orrs	r2, r3
 80018e8:	e6c7      	b.n	800167a <__aeabi_dadd+0xa2>
 80018ea:	2e00      	cmp	r6, #0
 80018ec:	d050      	beq.n	8001990 <__aeabi_dadd+0x3b8>
 80018ee:	4e1a      	ldr	r6, [pc, #104]	; (8001958 <__aeabi_dadd+0x380>)
 80018f0:	42b0      	cmp	r0, r6
 80018f2:	d057      	beq.n	80019a4 <__aeabi_dadd+0x3cc>
 80018f4:	2680      	movs	r6, #128	; 0x80
 80018f6:	426b      	negs	r3, r5
 80018f8:	4699      	mov	r9, r3
 80018fa:	0436      	lsls	r6, r6, #16
 80018fc:	4334      	orrs	r4, r6
 80018fe:	464b      	mov	r3, r9
 8001900:	2b38      	cmp	r3, #56	; 0x38
 8001902:	dd00      	ble.n	8001906 <__aeabi_dadd+0x32e>
 8001904:	e0d6      	b.n	8001ab4 <__aeabi_dadd+0x4dc>
 8001906:	2b1f      	cmp	r3, #31
 8001908:	dd00      	ble.n	800190c <__aeabi_dadd+0x334>
 800190a:	e135      	b.n	8001b78 <__aeabi_dadd+0x5a0>
 800190c:	2620      	movs	r6, #32
 800190e:	1af5      	subs	r5, r6, r3
 8001910:	0026      	movs	r6, r4
 8001912:	40ae      	lsls	r6, r5
 8001914:	46b2      	mov	sl, r6
 8001916:	003e      	movs	r6, r7
 8001918:	40de      	lsrs	r6, r3
 800191a:	46ac      	mov	ip, r5
 800191c:	0035      	movs	r5, r6
 800191e:	4656      	mov	r6, sl
 8001920:	432e      	orrs	r6, r5
 8001922:	4665      	mov	r5, ip
 8001924:	40af      	lsls	r7, r5
 8001926:	1e7d      	subs	r5, r7, #1
 8001928:	41af      	sbcs	r7, r5
 800192a:	40dc      	lsrs	r4, r3
 800192c:	4337      	orrs	r7, r6
 800192e:	1bd7      	subs	r7, r2, r7
 8001930:	42ba      	cmp	r2, r7
 8001932:	4192      	sbcs	r2, r2
 8001934:	1b0c      	subs	r4, r1, r4
 8001936:	4252      	negs	r2, r2
 8001938:	1aa4      	subs	r4, r4, r2
 800193a:	0006      	movs	r6, r0
 800193c:	46d8      	mov	r8, fp
 800193e:	e6a3      	b.n	8001688 <__aeabi_dadd+0xb0>
 8001940:	4664      	mov	r4, ip
 8001942:	4667      	mov	r7, ip
 8001944:	432c      	orrs	r4, r5
 8001946:	d000      	beq.n	800194a <__aeabi_dadd+0x372>
 8001948:	e6a2      	b.n	8001690 <__aeabi_dadd+0xb8>
 800194a:	2500      	movs	r5, #0
 800194c:	2600      	movs	r6, #0
 800194e:	2700      	movs	r7, #0
 8001950:	e706      	b.n	8001760 <__aeabi_dadd+0x188>
 8001952:	001e      	movs	r6, r3
 8001954:	e6c4      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	000007ff 	.word	0x000007ff
 800195c:	ff7fffff 	.word	0xff7fffff
 8001960:	800fffff 	.word	0x800fffff
 8001964:	2b1f      	cmp	r3, #31
 8001966:	dc63      	bgt.n	8001a30 <__aeabi_dadd+0x458>
 8001968:	2020      	movs	r0, #32
 800196a:	1ac3      	subs	r3, r0, r3
 800196c:	0008      	movs	r0, r1
 800196e:	4098      	lsls	r0, r3
 8001970:	469c      	mov	ip, r3
 8001972:	4683      	mov	fp, r0
 8001974:	4653      	mov	r3, sl
 8001976:	0010      	movs	r0, r2
 8001978:	40d8      	lsrs	r0, r3
 800197a:	0003      	movs	r3, r0
 800197c:	4658      	mov	r0, fp
 800197e:	4318      	orrs	r0, r3
 8001980:	4663      	mov	r3, ip
 8001982:	409a      	lsls	r2, r3
 8001984:	1e53      	subs	r3, r2, #1
 8001986:	419a      	sbcs	r2, r3
 8001988:	4653      	mov	r3, sl
 800198a:	4302      	orrs	r2, r0
 800198c:	40d9      	lsrs	r1, r3
 800198e:	e703      	b.n	8001798 <__aeabi_dadd+0x1c0>
 8001990:	0026      	movs	r6, r4
 8001992:	433e      	orrs	r6, r7
 8001994:	d006      	beq.n	80019a4 <__aeabi_dadd+0x3cc>
 8001996:	43eb      	mvns	r3, r5
 8001998:	4699      	mov	r9, r3
 800199a:	2b00      	cmp	r3, #0
 800199c:	d0c7      	beq.n	800192e <__aeabi_dadd+0x356>
 800199e:	4e94      	ldr	r6, [pc, #592]	; (8001bf0 <__aeabi_dadd+0x618>)
 80019a0:	42b0      	cmp	r0, r6
 80019a2:	d1ac      	bne.n	80018fe <__aeabi_dadd+0x326>
 80019a4:	000c      	movs	r4, r1
 80019a6:	0017      	movs	r7, r2
 80019a8:	0006      	movs	r6, r0
 80019aa:	46d8      	mov	r8, fp
 80019ac:	e698      	b.n	80016e0 <__aeabi_dadd+0x108>
 80019ae:	4b90      	ldr	r3, [pc, #576]	; (8001bf0 <__aeabi_dadd+0x618>)
 80019b0:	459a      	cmp	sl, r3
 80019b2:	d00b      	beq.n	80019cc <__aeabi_dadd+0x3f4>
 80019b4:	4682      	mov	sl, r0
 80019b6:	e6e7      	b.n	8001788 <__aeabi_dadd+0x1b0>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d000      	beq.n	80019be <__aeabi_dadd+0x3e6>
 80019bc:	e09e      	b.n	8001afc <__aeabi_dadd+0x524>
 80019be:	0018      	movs	r0, r3
 80019c0:	4310      	orrs	r0, r2
 80019c2:	d100      	bne.n	80019c6 <__aeabi_dadd+0x3ee>
 80019c4:	e0e9      	b.n	8001b9a <__aeabi_dadd+0x5c2>
 80019c6:	001c      	movs	r4, r3
 80019c8:	0017      	movs	r7, r2
 80019ca:	46d8      	mov	r8, fp
 80019cc:	4e88      	ldr	r6, [pc, #544]	; (8001bf0 <__aeabi_dadd+0x618>)
 80019ce:	e687      	b.n	80016e0 <__aeabi_dadd+0x108>
 80019d0:	2500      	movs	r5, #0
 80019d2:	e772      	b.n	80018ba <__aeabi_dadd+0x2e2>
 80019d4:	2100      	movs	r1, #0
 80019d6:	e782      	b.n	80018de <__aeabi_dadd+0x306>
 80019d8:	0023      	movs	r3, r4
 80019da:	433b      	orrs	r3, r7
 80019dc:	2e00      	cmp	r6, #0
 80019de:	d000      	beq.n	80019e2 <__aeabi_dadd+0x40a>
 80019e0:	e0ab      	b.n	8001b3a <__aeabi_dadd+0x562>
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d100      	bne.n	80019e8 <__aeabi_dadd+0x410>
 80019e6:	e0e7      	b.n	8001bb8 <__aeabi_dadd+0x5e0>
 80019e8:	000b      	movs	r3, r1
 80019ea:	4313      	orrs	r3, r2
 80019ec:	d100      	bne.n	80019f0 <__aeabi_dadd+0x418>
 80019ee:	e677      	b.n	80016e0 <__aeabi_dadd+0x108>
 80019f0:	18ba      	adds	r2, r7, r2
 80019f2:	42ba      	cmp	r2, r7
 80019f4:	41bf      	sbcs	r7, r7
 80019f6:	1864      	adds	r4, r4, r1
 80019f8:	427f      	negs	r7, r7
 80019fa:	19e4      	adds	r4, r4, r7
 80019fc:	0223      	lsls	r3, r4, #8
 80019fe:	d400      	bmi.n	8001a02 <__aeabi_dadd+0x42a>
 8001a00:	e0f2      	b.n	8001be8 <__aeabi_dadd+0x610>
 8001a02:	4b7c      	ldr	r3, [pc, #496]	; (8001bf4 <__aeabi_dadd+0x61c>)
 8001a04:	0017      	movs	r7, r2
 8001a06:	401c      	ands	r4, r3
 8001a08:	0006      	movs	r6, r0
 8001a0a:	e669      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001a0c:	0020      	movs	r0, r4
 8001a0e:	4338      	orrs	r0, r7
 8001a10:	2e00      	cmp	r6, #0
 8001a12:	d1d1      	bne.n	80019b8 <__aeabi_dadd+0x3e0>
 8001a14:	2800      	cmp	r0, #0
 8001a16:	d15b      	bne.n	8001ad0 <__aeabi_dadd+0x4f8>
 8001a18:	001c      	movs	r4, r3
 8001a1a:	4314      	orrs	r4, r2
 8001a1c:	d100      	bne.n	8001a20 <__aeabi_dadd+0x448>
 8001a1e:	e0a8      	b.n	8001b72 <__aeabi_dadd+0x59a>
 8001a20:	001c      	movs	r4, r3
 8001a22:	0017      	movs	r7, r2
 8001a24:	46d8      	mov	r8, fp
 8001a26:	e65b      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001a28:	0006      	movs	r6, r0
 8001a2a:	2400      	movs	r4, #0
 8001a2c:	2700      	movs	r7, #0
 8001a2e:	e697      	b.n	8001760 <__aeabi_dadd+0x188>
 8001a30:	4650      	mov	r0, sl
 8001a32:	000b      	movs	r3, r1
 8001a34:	3820      	subs	r0, #32
 8001a36:	40c3      	lsrs	r3, r0
 8001a38:	4699      	mov	r9, r3
 8001a3a:	4653      	mov	r3, sl
 8001a3c:	2b20      	cmp	r3, #32
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dadd+0x46a>
 8001a40:	e095      	b.n	8001b6e <__aeabi_dadd+0x596>
 8001a42:	2340      	movs	r3, #64	; 0x40
 8001a44:	4650      	mov	r0, sl
 8001a46:	1a1b      	subs	r3, r3, r0
 8001a48:	4099      	lsls	r1, r3
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	1e51      	subs	r1, r2, #1
 8001a4e:	418a      	sbcs	r2, r1
 8001a50:	464b      	mov	r3, r9
 8001a52:	2100      	movs	r1, #0
 8001a54:	431a      	orrs	r2, r3
 8001a56:	e69f      	b.n	8001798 <__aeabi_dadd+0x1c0>
 8001a58:	2e00      	cmp	r6, #0
 8001a5a:	d130      	bne.n	8001abe <__aeabi_dadd+0x4e6>
 8001a5c:	0026      	movs	r6, r4
 8001a5e:	433e      	orrs	r6, r7
 8001a60:	d067      	beq.n	8001b32 <__aeabi_dadd+0x55a>
 8001a62:	43db      	mvns	r3, r3
 8001a64:	469a      	mov	sl, r3
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d01c      	beq.n	8001aa4 <__aeabi_dadd+0x4cc>
 8001a6a:	4e61      	ldr	r6, [pc, #388]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001a6c:	42b0      	cmp	r0, r6
 8001a6e:	d060      	beq.n	8001b32 <__aeabi_dadd+0x55a>
 8001a70:	4653      	mov	r3, sl
 8001a72:	2b38      	cmp	r3, #56	; 0x38
 8001a74:	dd00      	ble.n	8001a78 <__aeabi_dadd+0x4a0>
 8001a76:	e096      	b.n	8001ba6 <__aeabi_dadd+0x5ce>
 8001a78:	2b1f      	cmp	r3, #31
 8001a7a:	dd00      	ble.n	8001a7e <__aeabi_dadd+0x4a6>
 8001a7c:	e09f      	b.n	8001bbe <__aeabi_dadd+0x5e6>
 8001a7e:	2620      	movs	r6, #32
 8001a80:	1af3      	subs	r3, r6, r3
 8001a82:	0026      	movs	r6, r4
 8001a84:	409e      	lsls	r6, r3
 8001a86:	469c      	mov	ip, r3
 8001a88:	46b3      	mov	fp, r6
 8001a8a:	4653      	mov	r3, sl
 8001a8c:	003e      	movs	r6, r7
 8001a8e:	40de      	lsrs	r6, r3
 8001a90:	0033      	movs	r3, r6
 8001a92:	465e      	mov	r6, fp
 8001a94:	431e      	orrs	r6, r3
 8001a96:	4663      	mov	r3, ip
 8001a98:	409f      	lsls	r7, r3
 8001a9a:	1e7b      	subs	r3, r7, #1
 8001a9c:	419f      	sbcs	r7, r3
 8001a9e:	4653      	mov	r3, sl
 8001aa0:	40dc      	lsrs	r4, r3
 8001aa2:	4337      	orrs	r7, r6
 8001aa4:	18bf      	adds	r7, r7, r2
 8001aa6:	4297      	cmp	r7, r2
 8001aa8:	4192      	sbcs	r2, r2
 8001aaa:	1864      	adds	r4, r4, r1
 8001aac:	4252      	negs	r2, r2
 8001aae:	18a4      	adds	r4, r4, r2
 8001ab0:	0006      	movs	r6, r0
 8001ab2:	e678      	b.n	80017a6 <__aeabi_dadd+0x1ce>
 8001ab4:	4327      	orrs	r7, r4
 8001ab6:	1e7c      	subs	r4, r7, #1
 8001ab8:	41a7      	sbcs	r7, r4
 8001aba:	2400      	movs	r4, #0
 8001abc:	e737      	b.n	800192e <__aeabi_dadd+0x356>
 8001abe:	4e4c      	ldr	r6, [pc, #304]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001ac0:	42b0      	cmp	r0, r6
 8001ac2:	d036      	beq.n	8001b32 <__aeabi_dadd+0x55a>
 8001ac4:	2680      	movs	r6, #128	; 0x80
 8001ac6:	425b      	negs	r3, r3
 8001ac8:	0436      	lsls	r6, r6, #16
 8001aca:	469a      	mov	sl, r3
 8001acc:	4334      	orrs	r4, r6
 8001ace:	e7cf      	b.n	8001a70 <__aeabi_dadd+0x498>
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	4310      	orrs	r0, r2
 8001ad4:	d100      	bne.n	8001ad8 <__aeabi_dadd+0x500>
 8001ad6:	e603      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001ad8:	1ab8      	subs	r0, r7, r2
 8001ada:	4684      	mov	ip, r0
 8001adc:	4567      	cmp	r7, ip
 8001ade:	41ad      	sbcs	r5, r5
 8001ae0:	1ae0      	subs	r0, r4, r3
 8001ae2:	426d      	negs	r5, r5
 8001ae4:	1b40      	subs	r0, r0, r5
 8001ae6:	0205      	lsls	r5, r0, #8
 8001ae8:	d400      	bmi.n	8001aec <__aeabi_dadd+0x514>
 8001aea:	e62c      	b.n	8001746 <__aeabi_dadd+0x16e>
 8001aec:	1bd7      	subs	r7, r2, r7
 8001aee:	42ba      	cmp	r2, r7
 8001af0:	4192      	sbcs	r2, r2
 8001af2:	1b1c      	subs	r4, r3, r4
 8001af4:	4252      	negs	r2, r2
 8001af6:	1aa4      	subs	r4, r4, r2
 8001af8:	46d8      	mov	r8, fp
 8001afa:	e5f1      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001afc:	0018      	movs	r0, r3
 8001afe:	4310      	orrs	r0, r2
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dadd+0x52c>
 8001b02:	e763      	b.n	80019cc <__aeabi_dadd+0x3f4>
 8001b04:	08f8      	lsrs	r0, r7, #3
 8001b06:	0767      	lsls	r7, r4, #29
 8001b08:	4307      	orrs	r7, r0
 8001b0a:	2080      	movs	r0, #128	; 0x80
 8001b0c:	08e4      	lsrs	r4, r4, #3
 8001b0e:	0300      	lsls	r0, r0, #12
 8001b10:	4204      	tst	r4, r0
 8001b12:	d008      	beq.n	8001b26 <__aeabi_dadd+0x54e>
 8001b14:	08dd      	lsrs	r5, r3, #3
 8001b16:	4205      	tst	r5, r0
 8001b18:	d105      	bne.n	8001b26 <__aeabi_dadd+0x54e>
 8001b1a:	08d2      	lsrs	r2, r2, #3
 8001b1c:	0759      	lsls	r1, r3, #29
 8001b1e:	4311      	orrs	r1, r2
 8001b20:	000f      	movs	r7, r1
 8001b22:	002c      	movs	r4, r5
 8001b24:	46d8      	mov	r8, fp
 8001b26:	0f7b      	lsrs	r3, r7, #29
 8001b28:	00e4      	lsls	r4, r4, #3
 8001b2a:	431c      	orrs	r4, r3
 8001b2c:	00ff      	lsls	r7, r7, #3
 8001b2e:	4e30      	ldr	r6, [pc, #192]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001b30:	e5d6      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001b32:	000c      	movs	r4, r1
 8001b34:	0017      	movs	r7, r2
 8001b36:	0006      	movs	r6, r0
 8001b38:	e5d2      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d038      	beq.n	8001bb0 <__aeabi_dadd+0x5d8>
 8001b3e:	000b      	movs	r3, r1
 8001b40:	4313      	orrs	r3, r2
 8001b42:	d100      	bne.n	8001b46 <__aeabi_dadd+0x56e>
 8001b44:	e742      	b.n	80019cc <__aeabi_dadd+0x3f4>
 8001b46:	08f8      	lsrs	r0, r7, #3
 8001b48:	0767      	lsls	r7, r4, #29
 8001b4a:	4307      	orrs	r7, r0
 8001b4c:	2080      	movs	r0, #128	; 0x80
 8001b4e:	08e4      	lsrs	r4, r4, #3
 8001b50:	0300      	lsls	r0, r0, #12
 8001b52:	4204      	tst	r4, r0
 8001b54:	d0e7      	beq.n	8001b26 <__aeabi_dadd+0x54e>
 8001b56:	08cb      	lsrs	r3, r1, #3
 8001b58:	4203      	tst	r3, r0
 8001b5a:	d1e4      	bne.n	8001b26 <__aeabi_dadd+0x54e>
 8001b5c:	08d2      	lsrs	r2, r2, #3
 8001b5e:	0749      	lsls	r1, r1, #29
 8001b60:	4311      	orrs	r1, r2
 8001b62:	000f      	movs	r7, r1
 8001b64:	001c      	movs	r4, r3
 8001b66:	e7de      	b.n	8001b26 <__aeabi_dadd+0x54e>
 8001b68:	2700      	movs	r7, #0
 8001b6a:	2400      	movs	r4, #0
 8001b6c:	e5d5      	b.n	800171a <__aeabi_dadd+0x142>
 8001b6e:	2100      	movs	r1, #0
 8001b70:	e76b      	b.n	8001a4a <__aeabi_dadd+0x472>
 8001b72:	2500      	movs	r5, #0
 8001b74:	2700      	movs	r7, #0
 8001b76:	e5f3      	b.n	8001760 <__aeabi_dadd+0x188>
 8001b78:	464e      	mov	r6, r9
 8001b7a:	0025      	movs	r5, r4
 8001b7c:	3e20      	subs	r6, #32
 8001b7e:	40f5      	lsrs	r5, r6
 8001b80:	464b      	mov	r3, r9
 8001b82:	002e      	movs	r6, r5
 8001b84:	2b20      	cmp	r3, #32
 8001b86:	d02d      	beq.n	8001be4 <__aeabi_dadd+0x60c>
 8001b88:	2540      	movs	r5, #64	; 0x40
 8001b8a:	1aed      	subs	r5, r5, r3
 8001b8c:	40ac      	lsls	r4, r5
 8001b8e:	4327      	orrs	r7, r4
 8001b90:	1e7c      	subs	r4, r7, #1
 8001b92:	41a7      	sbcs	r7, r4
 8001b94:	2400      	movs	r4, #0
 8001b96:	4337      	orrs	r7, r6
 8001b98:	e6c9      	b.n	800192e <__aeabi_dadd+0x356>
 8001b9a:	2480      	movs	r4, #128	; 0x80
 8001b9c:	2500      	movs	r5, #0
 8001b9e:	0324      	lsls	r4, r4, #12
 8001ba0:	4e13      	ldr	r6, [pc, #76]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001ba2:	2700      	movs	r7, #0
 8001ba4:	e5dc      	b.n	8001760 <__aeabi_dadd+0x188>
 8001ba6:	4327      	orrs	r7, r4
 8001ba8:	1e7c      	subs	r4, r7, #1
 8001baa:	41a7      	sbcs	r7, r4
 8001bac:	2400      	movs	r4, #0
 8001bae:	e779      	b.n	8001aa4 <__aeabi_dadd+0x4cc>
 8001bb0:	000c      	movs	r4, r1
 8001bb2:	0017      	movs	r7, r2
 8001bb4:	4e0e      	ldr	r6, [pc, #56]	; (8001bf0 <__aeabi_dadd+0x618>)
 8001bb6:	e593      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001bb8:	000c      	movs	r4, r1
 8001bba:	0017      	movs	r7, r2
 8001bbc:	e590      	b.n	80016e0 <__aeabi_dadd+0x108>
 8001bbe:	4656      	mov	r6, sl
 8001bc0:	0023      	movs	r3, r4
 8001bc2:	3e20      	subs	r6, #32
 8001bc4:	40f3      	lsrs	r3, r6
 8001bc6:	4699      	mov	r9, r3
 8001bc8:	4653      	mov	r3, sl
 8001bca:	2b20      	cmp	r3, #32
 8001bcc:	d00e      	beq.n	8001bec <__aeabi_dadd+0x614>
 8001bce:	2340      	movs	r3, #64	; 0x40
 8001bd0:	4656      	mov	r6, sl
 8001bd2:	1b9b      	subs	r3, r3, r6
 8001bd4:	409c      	lsls	r4, r3
 8001bd6:	4327      	orrs	r7, r4
 8001bd8:	1e7c      	subs	r4, r7, #1
 8001bda:	41a7      	sbcs	r7, r4
 8001bdc:	464b      	mov	r3, r9
 8001bde:	2400      	movs	r4, #0
 8001be0:	431f      	orrs	r7, r3
 8001be2:	e75f      	b.n	8001aa4 <__aeabi_dadd+0x4cc>
 8001be4:	2400      	movs	r4, #0
 8001be6:	e7d2      	b.n	8001b8e <__aeabi_dadd+0x5b6>
 8001be8:	0017      	movs	r7, r2
 8001bea:	e5b2      	b.n	8001752 <__aeabi_dadd+0x17a>
 8001bec:	2400      	movs	r4, #0
 8001bee:	e7f2      	b.n	8001bd6 <__aeabi_dadd+0x5fe>
 8001bf0:	000007ff 	.word	0x000007ff
 8001bf4:	ff7fffff 	.word	0xff7fffff

08001bf8 <__aeabi_ddiv>:
 8001bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bfa:	4657      	mov	r7, sl
 8001bfc:	4645      	mov	r5, r8
 8001bfe:	46de      	mov	lr, fp
 8001c00:	464e      	mov	r6, r9
 8001c02:	b5e0      	push	{r5, r6, r7, lr}
 8001c04:	004c      	lsls	r4, r1, #1
 8001c06:	030e      	lsls	r6, r1, #12
 8001c08:	b087      	sub	sp, #28
 8001c0a:	4683      	mov	fp, r0
 8001c0c:	4692      	mov	sl, r2
 8001c0e:	001d      	movs	r5, r3
 8001c10:	4680      	mov	r8, r0
 8001c12:	0b36      	lsrs	r6, r6, #12
 8001c14:	0d64      	lsrs	r4, r4, #21
 8001c16:	0fcf      	lsrs	r7, r1, #31
 8001c18:	2c00      	cmp	r4, #0
 8001c1a:	d04f      	beq.n	8001cbc <__aeabi_ddiv+0xc4>
 8001c1c:	4b6f      	ldr	r3, [pc, #444]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001c1e:	429c      	cmp	r4, r3
 8001c20:	d035      	beq.n	8001c8e <__aeabi_ddiv+0x96>
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	0f42      	lsrs	r2, r0, #29
 8001c26:	041b      	lsls	r3, r3, #16
 8001c28:	00f6      	lsls	r6, r6, #3
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	4333      	orrs	r3, r6
 8001c2e:	4699      	mov	r9, r3
 8001c30:	00c3      	lsls	r3, r0, #3
 8001c32:	4698      	mov	r8, r3
 8001c34:	4b6a      	ldr	r3, [pc, #424]	; (8001de0 <__aeabi_ddiv+0x1e8>)
 8001c36:	2600      	movs	r6, #0
 8001c38:	469c      	mov	ip, r3
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	4464      	add	r4, ip
 8001c3e:	9303      	str	r3, [sp, #12]
 8001c40:	032b      	lsls	r3, r5, #12
 8001c42:	0b1b      	lsrs	r3, r3, #12
 8001c44:	469b      	mov	fp, r3
 8001c46:	006b      	lsls	r3, r5, #1
 8001c48:	0fed      	lsrs	r5, r5, #31
 8001c4a:	4650      	mov	r0, sl
 8001c4c:	0d5b      	lsrs	r3, r3, #21
 8001c4e:	9501      	str	r5, [sp, #4]
 8001c50:	d05e      	beq.n	8001d10 <__aeabi_ddiv+0x118>
 8001c52:	4a62      	ldr	r2, [pc, #392]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d053      	beq.n	8001d00 <__aeabi_ddiv+0x108>
 8001c58:	465a      	mov	r2, fp
 8001c5a:	00d1      	lsls	r1, r2, #3
 8001c5c:	2280      	movs	r2, #128	; 0x80
 8001c5e:	0f40      	lsrs	r0, r0, #29
 8001c60:	0412      	lsls	r2, r2, #16
 8001c62:	4302      	orrs	r2, r0
 8001c64:	430a      	orrs	r2, r1
 8001c66:	4693      	mov	fp, r2
 8001c68:	4652      	mov	r2, sl
 8001c6a:	00d1      	lsls	r1, r2, #3
 8001c6c:	4a5c      	ldr	r2, [pc, #368]	; (8001de0 <__aeabi_ddiv+0x1e8>)
 8001c6e:	4694      	mov	ip, r2
 8001c70:	2200      	movs	r2, #0
 8001c72:	4463      	add	r3, ip
 8001c74:	0038      	movs	r0, r7
 8001c76:	4068      	eors	r0, r5
 8001c78:	4684      	mov	ip, r0
 8001c7a:	9002      	str	r0, [sp, #8]
 8001c7c:	1ae4      	subs	r4, r4, r3
 8001c7e:	4316      	orrs	r6, r2
 8001c80:	2e0f      	cmp	r6, #15
 8001c82:	d900      	bls.n	8001c86 <__aeabi_ddiv+0x8e>
 8001c84:	e0b4      	b.n	8001df0 <__aeabi_ddiv+0x1f8>
 8001c86:	4b57      	ldr	r3, [pc, #348]	; (8001de4 <__aeabi_ddiv+0x1ec>)
 8001c88:	00b6      	lsls	r6, r6, #2
 8001c8a:	599b      	ldr	r3, [r3, r6]
 8001c8c:	469f      	mov	pc, r3
 8001c8e:	0003      	movs	r3, r0
 8001c90:	4333      	orrs	r3, r6
 8001c92:	4699      	mov	r9, r3
 8001c94:	d16c      	bne.n	8001d70 <__aeabi_ddiv+0x178>
 8001c96:	2300      	movs	r3, #0
 8001c98:	4698      	mov	r8, r3
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	2608      	movs	r6, #8
 8001c9e:	9303      	str	r3, [sp, #12]
 8001ca0:	e7ce      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001ca2:	46cb      	mov	fp, r9
 8001ca4:	4641      	mov	r1, r8
 8001ca6:	9a03      	ldr	r2, [sp, #12]
 8001ca8:	9701      	str	r7, [sp, #4]
 8001caa:	2a02      	cmp	r2, #2
 8001cac:	d165      	bne.n	8001d7a <__aeabi_ddiv+0x182>
 8001cae:	9b01      	ldr	r3, [sp, #4]
 8001cb0:	4c4a      	ldr	r4, [pc, #296]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001cb2:	469c      	mov	ip, r3
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	4698      	mov	r8, r3
 8001cba:	e06b      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	4333      	orrs	r3, r6
 8001cc0:	4699      	mov	r9, r3
 8001cc2:	d04e      	beq.n	8001d62 <__aeabi_ddiv+0x16a>
 8001cc4:	2e00      	cmp	r6, #0
 8001cc6:	d100      	bne.n	8001cca <__aeabi_ddiv+0xd2>
 8001cc8:	e1bc      	b.n	8002044 <__aeabi_ddiv+0x44c>
 8001cca:	0030      	movs	r0, r6
 8001ccc:	f001 fa7e 	bl	80031cc <__clzsi2>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	3b0b      	subs	r3, #11
 8001cd4:	2b1c      	cmp	r3, #28
 8001cd6:	dd00      	ble.n	8001cda <__aeabi_ddiv+0xe2>
 8001cd8:	e1ac      	b.n	8002034 <__aeabi_ddiv+0x43c>
 8001cda:	221d      	movs	r2, #29
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	465a      	mov	r2, fp
 8001ce0:	0001      	movs	r1, r0
 8001ce2:	40da      	lsrs	r2, r3
 8001ce4:	3908      	subs	r1, #8
 8001ce6:	408e      	lsls	r6, r1
 8001ce8:	0013      	movs	r3, r2
 8001cea:	4333      	orrs	r3, r6
 8001cec:	4699      	mov	r9, r3
 8001cee:	465b      	mov	r3, fp
 8001cf0:	408b      	lsls	r3, r1
 8001cf2:	4698      	mov	r8, r3
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	4c3c      	ldr	r4, [pc, #240]	; (8001de8 <__aeabi_ddiv+0x1f0>)
 8001cf8:	2600      	movs	r6, #0
 8001cfa:	1a24      	subs	r4, r4, r0
 8001cfc:	9303      	str	r3, [sp, #12]
 8001cfe:	e79f      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001d00:	4651      	mov	r1, sl
 8001d02:	465a      	mov	r2, fp
 8001d04:	4311      	orrs	r1, r2
 8001d06:	d129      	bne.n	8001d5c <__aeabi_ddiv+0x164>
 8001d08:	2200      	movs	r2, #0
 8001d0a:	4693      	mov	fp, r2
 8001d0c:	3202      	adds	r2, #2
 8001d0e:	e7b1      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d10:	4659      	mov	r1, fp
 8001d12:	4301      	orrs	r1, r0
 8001d14:	d01e      	beq.n	8001d54 <__aeabi_ddiv+0x15c>
 8001d16:	465b      	mov	r3, fp
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_ddiv+0x126>
 8001d1c:	e19e      	b.n	800205c <__aeabi_ddiv+0x464>
 8001d1e:	4658      	mov	r0, fp
 8001d20:	f001 fa54 	bl	80031cc <__clzsi2>
 8001d24:	0003      	movs	r3, r0
 8001d26:	3b0b      	subs	r3, #11
 8001d28:	2b1c      	cmp	r3, #28
 8001d2a:	dd00      	ble.n	8001d2e <__aeabi_ddiv+0x136>
 8001d2c:	e18f      	b.n	800204e <__aeabi_ddiv+0x456>
 8001d2e:	0002      	movs	r2, r0
 8001d30:	4659      	mov	r1, fp
 8001d32:	3a08      	subs	r2, #8
 8001d34:	4091      	lsls	r1, r2
 8001d36:	468b      	mov	fp, r1
 8001d38:	211d      	movs	r1, #29
 8001d3a:	1acb      	subs	r3, r1, r3
 8001d3c:	4651      	mov	r1, sl
 8001d3e:	40d9      	lsrs	r1, r3
 8001d40:	000b      	movs	r3, r1
 8001d42:	4659      	mov	r1, fp
 8001d44:	430b      	orrs	r3, r1
 8001d46:	4651      	mov	r1, sl
 8001d48:	469b      	mov	fp, r3
 8001d4a:	4091      	lsls	r1, r2
 8001d4c:	4b26      	ldr	r3, [pc, #152]	; (8001de8 <__aeabi_ddiv+0x1f0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	1a1b      	subs	r3, r3, r0
 8001d52:	e78f      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d54:	2300      	movs	r3, #0
 8001d56:	2201      	movs	r2, #1
 8001d58:	469b      	mov	fp, r3
 8001d5a:	e78b      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d5c:	4651      	mov	r1, sl
 8001d5e:	2203      	movs	r2, #3
 8001d60:	e788      	b.n	8001c74 <__aeabi_ddiv+0x7c>
 8001d62:	2300      	movs	r3, #0
 8001d64:	4698      	mov	r8, r3
 8001d66:	3301      	adds	r3, #1
 8001d68:	2604      	movs	r6, #4
 8001d6a:	2400      	movs	r4, #0
 8001d6c:	9303      	str	r3, [sp, #12]
 8001d6e:	e767      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001d70:	2303      	movs	r3, #3
 8001d72:	46b1      	mov	r9, r6
 8001d74:	9303      	str	r3, [sp, #12]
 8001d76:	260c      	movs	r6, #12
 8001d78:	e762      	b.n	8001c40 <__aeabi_ddiv+0x48>
 8001d7a:	2a03      	cmp	r2, #3
 8001d7c:	d100      	bne.n	8001d80 <__aeabi_ddiv+0x188>
 8001d7e:	e25c      	b.n	800223a <__aeabi_ddiv+0x642>
 8001d80:	9b01      	ldr	r3, [sp, #4]
 8001d82:	2a01      	cmp	r2, #1
 8001d84:	d000      	beq.n	8001d88 <__aeabi_ddiv+0x190>
 8001d86:	e1e4      	b.n	8002152 <__aeabi_ddiv+0x55a>
 8001d88:	4013      	ands	r3, r2
 8001d8a:	469c      	mov	ip, r3
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	2400      	movs	r4, #0
 8001d90:	2200      	movs	r2, #0
 8001d92:	4698      	mov	r8, r3
 8001d94:	2100      	movs	r1, #0
 8001d96:	0312      	lsls	r2, r2, #12
 8001d98:	0b13      	lsrs	r3, r2, #12
 8001d9a:	0d0a      	lsrs	r2, r1, #20
 8001d9c:	0512      	lsls	r2, r2, #20
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	0523      	lsls	r3, r4, #20
 8001da2:	4c12      	ldr	r4, [pc, #72]	; (8001dec <__aeabi_ddiv+0x1f4>)
 8001da4:	4640      	mov	r0, r8
 8001da6:	4022      	ands	r2, r4
 8001da8:	4313      	orrs	r3, r2
 8001daa:	4662      	mov	r2, ip
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	07d2      	lsls	r2, r2, #31
 8001db0:	085b      	lsrs	r3, r3, #1
 8001db2:	4313      	orrs	r3, r2
 8001db4:	0019      	movs	r1, r3
 8001db6:	b007      	add	sp, #28
 8001db8:	bc3c      	pop	{r2, r3, r4, r5}
 8001dba:	4690      	mov	r8, r2
 8001dbc:	4699      	mov	r9, r3
 8001dbe:	46a2      	mov	sl, r4
 8001dc0:	46ab      	mov	fp, r5
 8001dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	2280      	movs	r2, #128	; 0x80
 8001dc8:	469c      	mov	ip, r3
 8001dca:	0312      	lsls	r2, r2, #12
 8001dcc:	4698      	mov	r8, r3
 8001dce:	4c03      	ldr	r4, [pc, #12]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001dd0:	e7e0      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	4c01      	ldr	r4, [pc, #4]	; (8001ddc <__aeabi_ddiv+0x1e4>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	4698      	mov	r8, r3
 8001dda:	e7db      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8001ddc:	000007ff 	.word	0x000007ff
 8001de0:	fffffc01 	.word	0xfffffc01
 8001de4:	0800d050 	.word	0x0800d050
 8001de8:	fffffc0d 	.word	0xfffffc0d
 8001dec:	800fffff 	.word	0x800fffff
 8001df0:	45d9      	cmp	r9, fp
 8001df2:	d900      	bls.n	8001df6 <__aeabi_ddiv+0x1fe>
 8001df4:	e139      	b.n	800206a <__aeabi_ddiv+0x472>
 8001df6:	d100      	bne.n	8001dfa <__aeabi_ddiv+0x202>
 8001df8:	e134      	b.n	8002064 <__aeabi_ddiv+0x46c>
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	4646      	mov	r6, r8
 8001dfe:	464d      	mov	r5, r9
 8001e00:	469a      	mov	sl, r3
 8001e02:	3c01      	subs	r4, #1
 8001e04:	465b      	mov	r3, fp
 8001e06:	0e0a      	lsrs	r2, r1, #24
 8001e08:	021b      	lsls	r3, r3, #8
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	020b      	lsls	r3, r1, #8
 8001e0e:	0c17      	lsrs	r7, r2, #16
 8001e10:	9303      	str	r3, [sp, #12]
 8001e12:	0413      	lsls	r3, r2, #16
 8001e14:	0c1b      	lsrs	r3, r3, #16
 8001e16:	0039      	movs	r1, r7
 8001e18:	0028      	movs	r0, r5
 8001e1a:	4690      	mov	r8, r2
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	f7fe f999 	bl	8000154 <__udivsi3>
 8001e22:	0002      	movs	r2, r0
 8001e24:	9b01      	ldr	r3, [sp, #4]
 8001e26:	4683      	mov	fp, r0
 8001e28:	435a      	muls	r2, r3
 8001e2a:	0028      	movs	r0, r5
 8001e2c:	0039      	movs	r1, r7
 8001e2e:	4691      	mov	r9, r2
 8001e30:	f7fe fa16 	bl	8000260 <__aeabi_uidivmod>
 8001e34:	0c35      	lsrs	r5, r6, #16
 8001e36:	0409      	lsls	r1, r1, #16
 8001e38:	430d      	orrs	r5, r1
 8001e3a:	45a9      	cmp	r9, r5
 8001e3c:	d90d      	bls.n	8001e5a <__aeabi_ddiv+0x262>
 8001e3e:	465b      	mov	r3, fp
 8001e40:	4445      	add	r5, r8
 8001e42:	3b01      	subs	r3, #1
 8001e44:	45a8      	cmp	r8, r5
 8001e46:	d900      	bls.n	8001e4a <__aeabi_ddiv+0x252>
 8001e48:	e13a      	b.n	80020c0 <__aeabi_ddiv+0x4c8>
 8001e4a:	45a9      	cmp	r9, r5
 8001e4c:	d800      	bhi.n	8001e50 <__aeabi_ddiv+0x258>
 8001e4e:	e137      	b.n	80020c0 <__aeabi_ddiv+0x4c8>
 8001e50:	2302      	movs	r3, #2
 8001e52:	425b      	negs	r3, r3
 8001e54:	469c      	mov	ip, r3
 8001e56:	4445      	add	r5, r8
 8001e58:	44e3      	add	fp, ip
 8001e5a:	464b      	mov	r3, r9
 8001e5c:	1aeb      	subs	r3, r5, r3
 8001e5e:	0039      	movs	r1, r7
 8001e60:	0018      	movs	r0, r3
 8001e62:	9304      	str	r3, [sp, #16]
 8001e64:	f7fe f976 	bl	8000154 <__udivsi3>
 8001e68:	9b01      	ldr	r3, [sp, #4]
 8001e6a:	0005      	movs	r5, r0
 8001e6c:	4343      	muls	r3, r0
 8001e6e:	0039      	movs	r1, r7
 8001e70:	9804      	ldr	r0, [sp, #16]
 8001e72:	4699      	mov	r9, r3
 8001e74:	f7fe f9f4 	bl	8000260 <__aeabi_uidivmod>
 8001e78:	0433      	lsls	r3, r6, #16
 8001e7a:	0409      	lsls	r1, r1, #16
 8001e7c:	0c1b      	lsrs	r3, r3, #16
 8001e7e:	430b      	orrs	r3, r1
 8001e80:	4599      	cmp	r9, r3
 8001e82:	d909      	bls.n	8001e98 <__aeabi_ddiv+0x2a0>
 8001e84:	4443      	add	r3, r8
 8001e86:	1e6a      	subs	r2, r5, #1
 8001e88:	4598      	cmp	r8, r3
 8001e8a:	d900      	bls.n	8001e8e <__aeabi_ddiv+0x296>
 8001e8c:	e11a      	b.n	80020c4 <__aeabi_ddiv+0x4cc>
 8001e8e:	4599      	cmp	r9, r3
 8001e90:	d800      	bhi.n	8001e94 <__aeabi_ddiv+0x29c>
 8001e92:	e117      	b.n	80020c4 <__aeabi_ddiv+0x4cc>
 8001e94:	3d02      	subs	r5, #2
 8001e96:	4443      	add	r3, r8
 8001e98:	464a      	mov	r2, r9
 8001e9a:	1a9b      	subs	r3, r3, r2
 8001e9c:	465a      	mov	r2, fp
 8001e9e:	0412      	lsls	r2, r2, #16
 8001ea0:	432a      	orrs	r2, r5
 8001ea2:	9903      	ldr	r1, [sp, #12]
 8001ea4:	4693      	mov	fp, r2
 8001ea6:	0c10      	lsrs	r0, r2, #16
 8001ea8:	0c0a      	lsrs	r2, r1, #16
 8001eaa:	4691      	mov	r9, r2
 8001eac:	0409      	lsls	r1, r1, #16
 8001eae:	465a      	mov	r2, fp
 8001eb0:	0c09      	lsrs	r1, r1, #16
 8001eb2:	464e      	mov	r6, r9
 8001eb4:	000d      	movs	r5, r1
 8001eb6:	0412      	lsls	r2, r2, #16
 8001eb8:	0c12      	lsrs	r2, r2, #16
 8001eba:	4345      	muls	r5, r0
 8001ebc:	9105      	str	r1, [sp, #20]
 8001ebe:	4351      	muls	r1, r2
 8001ec0:	4372      	muls	r2, r6
 8001ec2:	4370      	muls	r0, r6
 8001ec4:	1952      	adds	r2, r2, r5
 8001ec6:	0c0e      	lsrs	r6, r1, #16
 8001ec8:	18b2      	adds	r2, r6, r2
 8001eca:	4295      	cmp	r5, r2
 8001ecc:	d903      	bls.n	8001ed6 <__aeabi_ddiv+0x2de>
 8001ece:	2580      	movs	r5, #128	; 0x80
 8001ed0:	026d      	lsls	r5, r5, #9
 8001ed2:	46ac      	mov	ip, r5
 8001ed4:	4460      	add	r0, ip
 8001ed6:	0c15      	lsrs	r5, r2, #16
 8001ed8:	0409      	lsls	r1, r1, #16
 8001eda:	0412      	lsls	r2, r2, #16
 8001edc:	0c09      	lsrs	r1, r1, #16
 8001ede:	1828      	adds	r0, r5, r0
 8001ee0:	1852      	adds	r2, r2, r1
 8001ee2:	4283      	cmp	r3, r0
 8001ee4:	d200      	bcs.n	8001ee8 <__aeabi_ddiv+0x2f0>
 8001ee6:	e0ce      	b.n	8002086 <__aeabi_ddiv+0x48e>
 8001ee8:	d100      	bne.n	8001eec <__aeabi_ddiv+0x2f4>
 8001eea:	e0c8      	b.n	800207e <__aeabi_ddiv+0x486>
 8001eec:	1a1d      	subs	r5, r3, r0
 8001eee:	4653      	mov	r3, sl
 8001ef0:	1a9e      	subs	r6, r3, r2
 8001ef2:	45b2      	cmp	sl, r6
 8001ef4:	4192      	sbcs	r2, r2
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	1aab      	subs	r3, r5, r2
 8001efa:	469a      	mov	sl, r3
 8001efc:	4598      	cmp	r8, r3
 8001efe:	d100      	bne.n	8001f02 <__aeabi_ddiv+0x30a>
 8001f00:	e117      	b.n	8002132 <__aeabi_ddiv+0x53a>
 8001f02:	0039      	movs	r1, r7
 8001f04:	0018      	movs	r0, r3
 8001f06:	f7fe f925 	bl	8000154 <__udivsi3>
 8001f0a:	9b01      	ldr	r3, [sp, #4]
 8001f0c:	0005      	movs	r5, r0
 8001f0e:	4343      	muls	r3, r0
 8001f10:	0039      	movs	r1, r7
 8001f12:	4650      	mov	r0, sl
 8001f14:	9304      	str	r3, [sp, #16]
 8001f16:	f7fe f9a3 	bl	8000260 <__aeabi_uidivmod>
 8001f1a:	9804      	ldr	r0, [sp, #16]
 8001f1c:	040b      	lsls	r3, r1, #16
 8001f1e:	0c31      	lsrs	r1, r6, #16
 8001f20:	4319      	orrs	r1, r3
 8001f22:	4288      	cmp	r0, r1
 8001f24:	d909      	bls.n	8001f3a <__aeabi_ddiv+0x342>
 8001f26:	4441      	add	r1, r8
 8001f28:	1e6b      	subs	r3, r5, #1
 8001f2a:	4588      	cmp	r8, r1
 8001f2c:	d900      	bls.n	8001f30 <__aeabi_ddiv+0x338>
 8001f2e:	e107      	b.n	8002140 <__aeabi_ddiv+0x548>
 8001f30:	4288      	cmp	r0, r1
 8001f32:	d800      	bhi.n	8001f36 <__aeabi_ddiv+0x33e>
 8001f34:	e104      	b.n	8002140 <__aeabi_ddiv+0x548>
 8001f36:	3d02      	subs	r5, #2
 8001f38:	4441      	add	r1, r8
 8001f3a:	9b04      	ldr	r3, [sp, #16]
 8001f3c:	1acb      	subs	r3, r1, r3
 8001f3e:	0018      	movs	r0, r3
 8001f40:	0039      	movs	r1, r7
 8001f42:	9304      	str	r3, [sp, #16]
 8001f44:	f7fe f906 	bl	8000154 <__udivsi3>
 8001f48:	9b01      	ldr	r3, [sp, #4]
 8001f4a:	4682      	mov	sl, r0
 8001f4c:	4343      	muls	r3, r0
 8001f4e:	0039      	movs	r1, r7
 8001f50:	9804      	ldr	r0, [sp, #16]
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	f7fe f984 	bl	8000260 <__aeabi_uidivmod>
 8001f58:	9801      	ldr	r0, [sp, #4]
 8001f5a:	040b      	lsls	r3, r1, #16
 8001f5c:	0431      	lsls	r1, r6, #16
 8001f5e:	0c09      	lsrs	r1, r1, #16
 8001f60:	4319      	orrs	r1, r3
 8001f62:	4288      	cmp	r0, r1
 8001f64:	d90d      	bls.n	8001f82 <__aeabi_ddiv+0x38a>
 8001f66:	4653      	mov	r3, sl
 8001f68:	4441      	add	r1, r8
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	4588      	cmp	r8, r1
 8001f6e:	d900      	bls.n	8001f72 <__aeabi_ddiv+0x37a>
 8001f70:	e0e8      	b.n	8002144 <__aeabi_ddiv+0x54c>
 8001f72:	4288      	cmp	r0, r1
 8001f74:	d800      	bhi.n	8001f78 <__aeabi_ddiv+0x380>
 8001f76:	e0e5      	b.n	8002144 <__aeabi_ddiv+0x54c>
 8001f78:	2302      	movs	r3, #2
 8001f7a:	425b      	negs	r3, r3
 8001f7c:	469c      	mov	ip, r3
 8001f7e:	4441      	add	r1, r8
 8001f80:	44e2      	add	sl, ip
 8001f82:	9b01      	ldr	r3, [sp, #4]
 8001f84:	042d      	lsls	r5, r5, #16
 8001f86:	1ace      	subs	r6, r1, r3
 8001f88:	4651      	mov	r1, sl
 8001f8a:	4329      	orrs	r1, r5
 8001f8c:	9d05      	ldr	r5, [sp, #20]
 8001f8e:	464f      	mov	r7, r9
 8001f90:	002a      	movs	r2, r5
 8001f92:	040b      	lsls	r3, r1, #16
 8001f94:	0c08      	lsrs	r0, r1, #16
 8001f96:	0c1b      	lsrs	r3, r3, #16
 8001f98:	435a      	muls	r2, r3
 8001f9a:	4345      	muls	r5, r0
 8001f9c:	437b      	muls	r3, r7
 8001f9e:	4378      	muls	r0, r7
 8001fa0:	195b      	adds	r3, r3, r5
 8001fa2:	0c17      	lsrs	r7, r2, #16
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	429d      	cmp	r5, r3
 8001fa8:	d903      	bls.n	8001fb2 <__aeabi_ddiv+0x3ba>
 8001faa:	2580      	movs	r5, #128	; 0x80
 8001fac:	026d      	lsls	r5, r5, #9
 8001fae:	46ac      	mov	ip, r5
 8001fb0:	4460      	add	r0, ip
 8001fb2:	0c1d      	lsrs	r5, r3, #16
 8001fb4:	0412      	lsls	r2, r2, #16
 8001fb6:	041b      	lsls	r3, r3, #16
 8001fb8:	0c12      	lsrs	r2, r2, #16
 8001fba:	1828      	adds	r0, r5, r0
 8001fbc:	189b      	adds	r3, r3, r2
 8001fbe:	4286      	cmp	r6, r0
 8001fc0:	d200      	bcs.n	8001fc4 <__aeabi_ddiv+0x3cc>
 8001fc2:	e093      	b.n	80020ec <__aeabi_ddiv+0x4f4>
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_ddiv+0x3d0>
 8001fc6:	e08e      	b.n	80020e6 <__aeabi_ddiv+0x4ee>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	4319      	orrs	r1, r3
 8001fcc:	4ba0      	ldr	r3, [pc, #640]	; (8002250 <__aeabi_ddiv+0x658>)
 8001fce:	18e3      	adds	r3, r4, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	dc00      	bgt.n	8001fd6 <__aeabi_ddiv+0x3de>
 8001fd4:	e099      	b.n	800210a <__aeabi_ddiv+0x512>
 8001fd6:	074a      	lsls	r2, r1, #29
 8001fd8:	d000      	beq.n	8001fdc <__aeabi_ddiv+0x3e4>
 8001fda:	e09e      	b.n	800211a <__aeabi_ddiv+0x522>
 8001fdc:	465a      	mov	r2, fp
 8001fde:	01d2      	lsls	r2, r2, #7
 8001fe0:	d506      	bpl.n	8001ff0 <__aeabi_ddiv+0x3f8>
 8001fe2:	465a      	mov	r2, fp
 8001fe4:	4b9b      	ldr	r3, [pc, #620]	; (8002254 <__aeabi_ddiv+0x65c>)
 8001fe6:	401a      	ands	r2, r3
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	4693      	mov	fp, r2
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	18e3      	adds	r3, r4, r3
 8001ff0:	4a99      	ldr	r2, [pc, #612]	; (8002258 <__aeabi_ddiv+0x660>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	dd68      	ble.n	80020c8 <__aeabi_ddiv+0x4d0>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	9a02      	ldr	r2, [sp, #8]
 8001ffa:	4c98      	ldr	r4, [pc, #608]	; (800225c <__aeabi_ddiv+0x664>)
 8001ffc:	401a      	ands	r2, r3
 8001ffe:	2300      	movs	r3, #0
 8002000:	4694      	mov	ip, r2
 8002002:	4698      	mov	r8, r3
 8002004:	2200      	movs	r2, #0
 8002006:	e6c5      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002008:	2280      	movs	r2, #128	; 0x80
 800200a:	464b      	mov	r3, r9
 800200c:	0312      	lsls	r2, r2, #12
 800200e:	4213      	tst	r3, r2
 8002010:	d00a      	beq.n	8002028 <__aeabi_ddiv+0x430>
 8002012:	465b      	mov	r3, fp
 8002014:	4213      	tst	r3, r2
 8002016:	d106      	bne.n	8002026 <__aeabi_ddiv+0x42e>
 8002018:	431a      	orrs	r2, r3
 800201a:	0312      	lsls	r2, r2, #12
 800201c:	0b12      	lsrs	r2, r2, #12
 800201e:	46ac      	mov	ip, r5
 8002020:	4688      	mov	r8, r1
 8002022:	4c8e      	ldr	r4, [pc, #568]	; (800225c <__aeabi_ddiv+0x664>)
 8002024:	e6b6      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002026:	464b      	mov	r3, r9
 8002028:	431a      	orrs	r2, r3
 800202a:	0312      	lsls	r2, r2, #12
 800202c:	0b12      	lsrs	r2, r2, #12
 800202e:	46bc      	mov	ip, r7
 8002030:	4c8a      	ldr	r4, [pc, #552]	; (800225c <__aeabi_ddiv+0x664>)
 8002032:	e6af      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002034:	0003      	movs	r3, r0
 8002036:	465a      	mov	r2, fp
 8002038:	3b28      	subs	r3, #40	; 0x28
 800203a:	409a      	lsls	r2, r3
 800203c:	2300      	movs	r3, #0
 800203e:	4691      	mov	r9, r2
 8002040:	4698      	mov	r8, r3
 8002042:	e657      	b.n	8001cf4 <__aeabi_ddiv+0xfc>
 8002044:	4658      	mov	r0, fp
 8002046:	f001 f8c1 	bl	80031cc <__clzsi2>
 800204a:	3020      	adds	r0, #32
 800204c:	e640      	b.n	8001cd0 <__aeabi_ddiv+0xd8>
 800204e:	0003      	movs	r3, r0
 8002050:	4652      	mov	r2, sl
 8002052:	3b28      	subs	r3, #40	; 0x28
 8002054:	409a      	lsls	r2, r3
 8002056:	2100      	movs	r1, #0
 8002058:	4693      	mov	fp, r2
 800205a:	e677      	b.n	8001d4c <__aeabi_ddiv+0x154>
 800205c:	f001 f8b6 	bl	80031cc <__clzsi2>
 8002060:	3020      	adds	r0, #32
 8002062:	e65f      	b.n	8001d24 <__aeabi_ddiv+0x12c>
 8002064:	4588      	cmp	r8, r1
 8002066:	d200      	bcs.n	800206a <__aeabi_ddiv+0x472>
 8002068:	e6c7      	b.n	8001dfa <__aeabi_ddiv+0x202>
 800206a:	464b      	mov	r3, r9
 800206c:	07de      	lsls	r6, r3, #31
 800206e:	085d      	lsrs	r5, r3, #1
 8002070:	4643      	mov	r3, r8
 8002072:	085b      	lsrs	r3, r3, #1
 8002074:	431e      	orrs	r6, r3
 8002076:	4643      	mov	r3, r8
 8002078:	07db      	lsls	r3, r3, #31
 800207a:	469a      	mov	sl, r3
 800207c:	e6c2      	b.n	8001e04 <__aeabi_ddiv+0x20c>
 800207e:	2500      	movs	r5, #0
 8002080:	4592      	cmp	sl, r2
 8002082:	d300      	bcc.n	8002086 <__aeabi_ddiv+0x48e>
 8002084:	e733      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 8002086:	9e03      	ldr	r6, [sp, #12]
 8002088:	4659      	mov	r1, fp
 800208a:	46b4      	mov	ip, r6
 800208c:	44e2      	add	sl, ip
 800208e:	45b2      	cmp	sl, r6
 8002090:	41ad      	sbcs	r5, r5
 8002092:	426d      	negs	r5, r5
 8002094:	4445      	add	r5, r8
 8002096:	18eb      	adds	r3, r5, r3
 8002098:	3901      	subs	r1, #1
 800209a:	4598      	cmp	r8, r3
 800209c:	d207      	bcs.n	80020ae <__aeabi_ddiv+0x4b6>
 800209e:	4298      	cmp	r0, r3
 80020a0:	d900      	bls.n	80020a4 <__aeabi_ddiv+0x4ac>
 80020a2:	e07f      	b.n	80021a4 <__aeabi_ddiv+0x5ac>
 80020a4:	d100      	bne.n	80020a8 <__aeabi_ddiv+0x4b0>
 80020a6:	e0bc      	b.n	8002222 <__aeabi_ddiv+0x62a>
 80020a8:	1a1d      	subs	r5, r3, r0
 80020aa:	468b      	mov	fp, r1
 80020ac:	e71f      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 80020ae:	4598      	cmp	r8, r3
 80020b0:	d1fa      	bne.n	80020a8 <__aeabi_ddiv+0x4b0>
 80020b2:	9d03      	ldr	r5, [sp, #12]
 80020b4:	4555      	cmp	r5, sl
 80020b6:	d9f2      	bls.n	800209e <__aeabi_ddiv+0x4a6>
 80020b8:	4643      	mov	r3, r8
 80020ba:	468b      	mov	fp, r1
 80020bc:	1a1d      	subs	r5, r3, r0
 80020be:	e716      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 80020c0:	469b      	mov	fp, r3
 80020c2:	e6ca      	b.n	8001e5a <__aeabi_ddiv+0x262>
 80020c4:	0015      	movs	r5, r2
 80020c6:	e6e7      	b.n	8001e98 <__aeabi_ddiv+0x2a0>
 80020c8:	465a      	mov	r2, fp
 80020ca:	08c9      	lsrs	r1, r1, #3
 80020cc:	0752      	lsls	r2, r2, #29
 80020ce:	430a      	orrs	r2, r1
 80020d0:	055b      	lsls	r3, r3, #21
 80020d2:	4690      	mov	r8, r2
 80020d4:	0d5c      	lsrs	r4, r3, #21
 80020d6:	465a      	mov	r2, fp
 80020d8:	2301      	movs	r3, #1
 80020da:	9902      	ldr	r1, [sp, #8]
 80020dc:	0252      	lsls	r2, r2, #9
 80020de:	4019      	ands	r1, r3
 80020e0:	0b12      	lsrs	r2, r2, #12
 80020e2:	468c      	mov	ip, r1
 80020e4:	e656      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d100      	bne.n	80020ec <__aeabi_ddiv+0x4f4>
 80020ea:	e76f      	b.n	8001fcc <__aeabi_ddiv+0x3d4>
 80020ec:	4446      	add	r6, r8
 80020ee:	1e4a      	subs	r2, r1, #1
 80020f0:	45b0      	cmp	r8, r6
 80020f2:	d929      	bls.n	8002148 <__aeabi_ddiv+0x550>
 80020f4:	0011      	movs	r1, r2
 80020f6:	4286      	cmp	r6, r0
 80020f8:	d000      	beq.n	80020fc <__aeabi_ddiv+0x504>
 80020fa:	e765      	b.n	8001fc8 <__aeabi_ddiv+0x3d0>
 80020fc:	9a03      	ldr	r2, [sp, #12]
 80020fe:	4293      	cmp	r3, r2
 8002100:	d000      	beq.n	8002104 <__aeabi_ddiv+0x50c>
 8002102:	e761      	b.n	8001fc8 <__aeabi_ddiv+0x3d0>
 8002104:	e762      	b.n	8001fcc <__aeabi_ddiv+0x3d4>
 8002106:	2101      	movs	r1, #1
 8002108:	4249      	negs	r1, r1
 800210a:	2001      	movs	r0, #1
 800210c:	1ac2      	subs	r2, r0, r3
 800210e:	2a38      	cmp	r2, #56	; 0x38
 8002110:	dd21      	ble.n	8002156 <__aeabi_ddiv+0x55e>
 8002112:	9b02      	ldr	r3, [sp, #8]
 8002114:	4003      	ands	r3, r0
 8002116:	469c      	mov	ip, r3
 8002118:	e638      	b.n	8001d8c <__aeabi_ddiv+0x194>
 800211a:	220f      	movs	r2, #15
 800211c:	400a      	ands	r2, r1
 800211e:	2a04      	cmp	r2, #4
 8002120:	d100      	bne.n	8002124 <__aeabi_ddiv+0x52c>
 8002122:	e75b      	b.n	8001fdc <__aeabi_ddiv+0x3e4>
 8002124:	000a      	movs	r2, r1
 8002126:	1d11      	adds	r1, r2, #4
 8002128:	4291      	cmp	r1, r2
 800212a:	4192      	sbcs	r2, r2
 800212c:	4252      	negs	r2, r2
 800212e:	4493      	add	fp, r2
 8002130:	e754      	b.n	8001fdc <__aeabi_ddiv+0x3e4>
 8002132:	4b47      	ldr	r3, [pc, #284]	; (8002250 <__aeabi_ddiv+0x658>)
 8002134:	18e3      	adds	r3, r4, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	dde5      	ble.n	8002106 <__aeabi_ddiv+0x50e>
 800213a:	2201      	movs	r2, #1
 800213c:	4252      	negs	r2, r2
 800213e:	e7f2      	b.n	8002126 <__aeabi_ddiv+0x52e>
 8002140:	001d      	movs	r5, r3
 8002142:	e6fa      	b.n	8001f3a <__aeabi_ddiv+0x342>
 8002144:	469a      	mov	sl, r3
 8002146:	e71c      	b.n	8001f82 <__aeabi_ddiv+0x38a>
 8002148:	42b0      	cmp	r0, r6
 800214a:	d839      	bhi.n	80021c0 <__aeabi_ddiv+0x5c8>
 800214c:	d06e      	beq.n	800222c <__aeabi_ddiv+0x634>
 800214e:	0011      	movs	r1, r2
 8002150:	e73a      	b.n	8001fc8 <__aeabi_ddiv+0x3d0>
 8002152:	9302      	str	r3, [sp, #8]
 8002154:	e73a      	b.n	8001fcc <__aeabi_ddiv+0x3d4>
 8002156:	2a1f      	cmp	r2, #31
 8002158:	dc3c      	bgt.n	80021d4 <__aeabi_ddiv+0x5dc>
 800215a:	2320      	movs	r3, #32
 800215c:	1a9b      	subs	r3, r3, r2
 800215e:	000c      	movs	r4, r1
 8002160:	4658      	mov	r0, fp
 8002162:	4099      	lsls	r1, r3
 8002164:	4098      	lsls	r0, r3
 8002166:	1e4b      	subs	r3, r1, #1
 8002168:	4199      	sbcs	r1, r3
 800216a:	465b      	mov	r3, fp
 800216c:	40d4      	lsrs	r4, r2
 800216e:	40d3      	lsrs	r3, r2
 8002170:	4320      	orrs	r0, r4
 8002172:	4308      	orrs	r0, r1
 8002174:	001a      	movs	r2, r3
 8002176:	0743      	lsls	r3, r0, #29
 8002178:	d009      	beq.n	800218e <__aeabi_ddiv+0x596>
 800217a:	230f      	movs	r3, #15
 800217c:	4003      	ands	r3, r0
 800217e:	2b04      	cmp	r3, #4
 8002180:	d005      	beq.n	800218e <__aeabi_ddiv+0x596>
 8002182:	0001      	movs	r1, r0
 8002184:	1d08      	adds	r0, r1, #4
 8002186:	4288      	cmp	r0, r1
 8002188:	419b      	sbcs	r3, r3
 800218a:	425b      	negs	r3, r3
 800218c:	18d2      	adds	r2, r2, r3
 800218e:	0213      	lsls	r3, r2, #8
 8002190:	d53a      	bpl.n	8002208 <__aeabi_ddiv+0x610>
 8002192:	2301      	movs	r3, #1
 8002194:	9a02      	ldr	r2, [sp, #8]
 8002196:	2401      	movs	r4, #1
 8002198:	401a      	ands	r2, r3
 800219a:	2300      	movs	r3, #0
 800219c:	4694      	mov	ip, r2
 800219e:	4698      	mov	r8, r3
 80021a0:	2200      	movs	r2, #0
 80021a2:	e5f7      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 80021a4:	2102      	movs	r1, #2
 80021a6:	4249      	negs	r1, r1
 80021a8:	468c      	mov	ip, r1
 80021aa:	9d03      	ldr	r5, [sp, #12]
 80021ac:	44e3      	add	fp, ip
 80021ae:	46ac      	mov	ip, r5
 80021b0:	44e2      	add	sl, ip
 80021b2:	45aa      	cmp	sl, r5
 80021b4:	41ad      	sbcs	r5, r5
 80021b6:	426d      	negs	r5, r5
 80021b8:	4445      	add	r5, r8
 80021ba:	18ed      	adds	r5, r5, r3
 80021bc:	1a2d      	subs	r5, r5, r0
 80021be:	e696      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 80021c0:	1e8a      	subs	r2, r1, #2
 80021c2:	9903      	ldr	r1, [sp, #12]
 80021c4:	004d      	lsls	r5, r1, #1
 80021c6:	428d      	cmp	r5, r1
 80021c8:	4189      	sbcs	r1, r1
 80021ca:	4249      	negs	r1, r1
 80021cc:	4441      	add	r1, r8
 80021ce:	1876      	adds	r6, r6, r1
 80021d0:	9503      	str	r5, [sp, #12]
 80021d2:	e78f      	b.n	80020f4 <__aeabi_ddiv+0x4fc>
 80021d4:	201f      	movs	r0, #31
 80021d6:	4240      	negs	r0, r0
 80021d8:	1ac3      	subs	r3, r0, r3
 80021da:	4658      	mov	r0, fp
 80021dc:	40d8      	lsrs	r0, r3
 80021de:	0003      	movs	r3, r0
 80021e0:	2a20      	cmp	r2, #32
 80021e2:	d028      	beq.n	8002236 <__aeabi_ddiv+0x63e>
 80021e4:	2040      	movs	r0, #64	; 0x40
 80021e6:	465d      	mov	r5, fp
 80021e8:	1a82      	subs	r2, r0, r2
 80021ea:	4095      	lsls	r5, r2
 80021ec:	4329      	orrs	r1, r5
 80021ee:	1e4a      	subs	r2, r1, #1
 80021f0:	4191      	sbcs	r1, r2
 80021f2:	4319      	orrs	r1, r3
 80021f4:	2307      	movs	r3, #7
 80021f6:	2200      	movs	r2, #0
 80021f8:	400b      	ands	r3, r1
 80021fa:	d009      	beq.n	8002210 <__aeabi_ddiv+0x618>
 80021fc:	230f      	movs	r3, #15
 80021fe:	2200      	movs	r2, #0
 8002200:	400b      	ands	r3, r1
 8002202:	0008      	movs	r0, r1
 8002204:	2b04      	cmp	r3, #4
 8002206:	d1bd      	bne.n	8002184 <__aeabi_ddiv+0x58c>
 8002208:	0001      	movs	r1, r0
 800220a:	0753      	lsls	r3, r2, #29
 800220c:	0252      	lsls	r2, r2, #9
 800220e:	0b12      	lsrs	r2, r2, #12
 8002210:	08c9      	lsrs	r1, r1, #3
 8002212:	4319      	orrs	r1, r3
 8002214:	2301      	movs	r3, #1
 8002216:	4688      	mov	r8, r1
 8002218:	9902      	ldr	r1, [sp, #8]
 800221a:	2400      	movs	r4, #0
 800221c:	4019      	ands	r1, r3
 800221e:	468c      	mov	ip, r1
 8002220:	e5b8      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002222:	4552      	cmp	r2, sl
 8002224:	d8be      	bhi.n	80021a4 <__aeabi_ddiv+0x5ac>
 8002226:	468b      	mov	fp, r1
 8002228:	2500      	movs	r5, #0
 800222a:	e660      	b.n	8001eee <__aeabi_ddiv+0x2f6>
 800222c:	9d03      	ldr	r5, [sp, #12]
 800222e:	429d      	cmp	r5, r3
 8002230:	d3c6      	bcc.n	80021c0 <__aeabi_ddiv+0x5c8>
 8002232:	0011      	movs	r1, r2
 8002234:	e762      	b.n	80020fc <__aeabi_ddiv+0x504>
 8002236:	2500      	movs	r5, #0
 8002238:	e7d8      	b.n	80021ec <__aeabi_ddiv+0x5f4>
 800223a:	2280      	movs	r2, #128	; 0x80
 800223c:	465b      	mov	r3, fp
 800223e:	0312      	lsls	r2, r2, #12
 8002240:	431a      	orrs	r2, r3
 8002242:	9b01      	ldr	r3, [sp, #4]
 8002244:	0312      	lsls	r2, r2, #12
 8002246:	0b12      	lsrs	r2, r2, #12
 8002248:	469c      	mov	ip, r3
 800224a:	4688      	mov	r8, r1
 800224c:	4c03      	ldr	r4, [pc, #12]	; (800225c <__aeabi_ddiv+0x664>)
 800224e:	e5a1      	b.n	8001d94 <__aeabi_ddiv+0x19c>
 8002250:	000003ff 	.word	0x000003ff
 8002254:	feffffff 	.word	0xfeffffff
 8002258:	000007fe 	.word	0x000007fe
 800225c:	000007ff 	.word	0x000007ff

08002260 <__eqdf2>:
 8002260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002262:	464f      	mov	r7, r9
 8002264:	4646      	mov	r6, r8
 8002266:	46d6      	mov	lr, sl
 8002268:	005c      	lsls	r4, r3, #1
 800226a:	b5c0      	push	{r6, r7, lr}
 800226c:	031f      	lsls	r7, r3, #12
 800226e:	0fdb      	lsrs	r3, r3, #31
 8002270:	469a      	mov	sl, r3
 8002272:	4b17      	ldr	r3, [pc, #92]	; (80022d0 <__eqdf2+0x70>)
 8002274:	030e      	lsls	r6, r1, #12
 8002276:	004d      	lsls	r5, r1, #1
 8002278:	4684      	mov	ip, r0
 800227a:	4680      	mov	r8, r0
 800227c:	0b36      	lsrs	r6, r6, #12
 800227e:	0d6d      	lsrs	r5, r5, #21
 8002280:	0fc9      	lsrs	r1, r1, #31
 8002282:	4691      	mov	r9, r2
 8002284:	0b3f      	lsrs	r7, r7, #12
 8002286:	0d64      	lsrs	r4, r4, #21
 8002288:	2001      	movs	r0, #1
 800228a:	429d      	cmp	r5, r3
 800228c:	d008      	beq.n	80022a0 <__eqdf2+0x40>
 800228e:	429c      	cmp	r4, r3
 8002290:	d001      	beq.n	8002296 <__eqdf2+0x36>
 8002292:	42a5      	cmp	r5, r4
 8002294:	d00b      	beq.n	80022ae <__eqdf2+0x4e>
 8002296:	bc1c      	pop	{r2, r3, r4}
 8002298:	4690      	mov	r8, r2
 800229a:	4699      	mov	r9, r3
 800229c:	46a2      	mov	sl, r4
 800229e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022a0:	4663      	mov	r3, ip
 80022a2:	4333      	orrs	r3, r6
 80022a4:	d1f7      	bne.n	8002296 <__eqdf2+0x36>
 80022a6:	42ac      	cmp	r4, r5
 80022a8:	d1f5      	bne.n	8002296 <__eqdf2+0x36>
 80022aa:	433a      	orrs	r2, r7
 80022ac:	d1f3      	bne.n	8002296 <__eqdf2+0x36>
 80022ae:	2001      	movs	r0, #1
 80022b0:	42be      	cmp	r6, r7
 80022b2:	d1f0      	bne.n	8002296 <__eqdf2+0x36>
 80022b4:	45c8      	cmp	r8, r9
 80022b6:	d1ee      	bne.n	8002296 <__eqdf2+0x36>
 80022b8:	4551      	cmp	r1, sl
 80022ba:	d007      	beq.n	80022cc <__eqdf2+0x6c>
 80022bc:	2d00      	cmp	r5, #0
 80022be:	d1ea      	bne.n	8002296 <__eqdf2+0x36>
 80022c0:	4663      	mov	r3, ip
 80022c2:	431e      	orrs	r6, r3
 80022c4:	0030      	movs	r0, r6
 80022c6:	1e46      	subs	r6, r0, #1
 80022c8:	41b0      	sbcs	r0, r6
 80022ca:	e7e4      	b.n	8002296 <__eqdf2+0x36>
 80022cc:	2000      	movs	r0, #0
 80022ce:	e7e2      	b.n	8002296 <__eqdf2+0x36>
 80022d0:	000007ff 	.word	0x000007ff

080022d4 <__gedf2>:
 80022d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d6:	4645      	mov	r5, r8
 80022d8:	46de      	mov	lr, fp
 80022da:	4657      	mov	r7, sl
 80022dc:	464e      	mov	r6, r9
 80022de:	b5e0      	push	{r5, r6, r7, lr}
 80022e0:	031f      	lsls	r7, r3, #12
 80022e2:	0b3d      	lsrs	r5, r7, #12
 80022e4:	4f2c      	ldr	r7, [pc, #176]	; (8002398 <__gedf2+0xc4>)
 80022e6:	030e      	lsls	r6, r1, #12
 80022e8:	004c      	lsls	r4, r1, #1
 80022ea:	46ab      	mov	fp, r5
 80022ec:	005d      	lsls	r5, r3, #1
 80022ee:	4684      	mov	ip, r0
 80022f0:	0b36      	lsrs	r6, r6, #12
 80022f2:	0d64      	lsrs	r4, r4, #21
 80022f4:	0fc9      	lsrs	r1, r1, #31
 80022f6:	4690      	mov	r8, r2
 80022f8:	0d6d      	lsrs	r5, r5, #21
 80022fa:	0fdb      	lsrs	r3, r3, #31
 80022fc:	42bc      	cmp	r4, r7
 80022fe:	d02a      	beq.n	8002356 <__gedf2+0x82>
 8002300:	4f25      	ldr	r7, [pc, #148]	; (8002398 <__gedf2+0xc4>)
 8002302:	42bd      	cmp	r5, r7
 8002304:	d02d      	beq.n	8002362 <__gedf2+0x8e>
 8002306:	2c00      	cmp	r4, #0
 8002308:	d10f      	bne.n	800232a <__gedf2+0x56>
 800230a:	4330      	orrs	r0, r6
 800230c:	0007      	movs	r7, r0
 800230e:	4681      	mov	r9, r0
 8002310:	4278      	negs	r0, r7
 8002312:	4178      	adcs	r0, r7
 8002314:	b2c0      	uxtb	r0, r0
 8002316:	2d00      	cmp	r5, #0
 8002318:	d117      	bne.n	800234a <__gedf2+0x76>
 800231a:	465f      	mov	r7, fp
 800231c:	433a      	orrs	r2, r7
 800231e:	d114      	bne.n	800234a <__gedf2+0x76>
 8002320:	464b      	mov	r3, r9
 8002322:	2000      	movs	r0, #0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00a      	beq.n	800233e <__gedf2+0x6a>
 8002328:	e006      	b.n	8002338 <__gedf2+0x64>
 800232a:	2d00      	cmp	r5, #0
 800232c:	d102      	bne.n	8002334 <__gedf2+0x60>
 800232e:	4658      	mov	r0, fp
 8002330:	4302      	orrs	r2, r0
 8002332:	d001      	beq.n	8002338 <__gedf2+0x64>
 8002334:	4299      	cmp	r1, r3
 8002336:	d018      	beq.n	800236a <__gedf2+0x96>
 8002338:	4248      	negs	r0, r1
 800233a:	2101      	movs	r1, #1
 800233c:	4308      	orrs	r0, r1
 800233e:	bc3c      	pop	{r2, r3, r4, r5}
 8002340:	4690      	mov	r8, r2
 8002342:	4699      	mov	r9, r3
 8002344:	46a2      	mov	sl, r4
 8002346:	46ab      	mov	fp, r5
 8002348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800234a:	2800      	cmp	r0, #0
 800234c:	d0f2      	beq.n	8002334 <__gedf2+0x60>
 800234e:	2001      	movs	r0, #1
 8002350:	3b01      	subs	r3, #1
 8002352:	4318      	orrs	r0, r3
 8002354:	e7f3      	b.n	800233e <__gedf2+0x6a>
 8002356:	0037      	movs	r7, r6
 8002358:	4307      	orrs	r7, r0
 800235a:	d0d1      	beq.n	8002300 <__gedf2+0x2c>
 800235c:	2002      	movs	r0, #2
 800235e:	4240      	negs	r0, r0
 8002360:	e7ed      	b.n	800233e <__gedf2+0x6a>
 8002362:	465f      	mov	r7, fp
 8002364:	4317      	orrs	r7, r2
 8002366:	d0ce      	beq.n	8002306 <__gedf2+0x32>
 8002368:	e7f8      	b.n	800235c <__gedf2+0x88>
 800236a:	42ac      	cmp	r4, r5
 800236c:	dce4      	bgt.n	8002338 <__gedf2+0x64>
 800236e:	da03      	bge.n	8002378 <__gedf2+0xa4>
 8002370:	1e48      	subs	r0, r1, #1
 8002372:	2101      	movs	r1, #1
 8002374:	4308      	orrs	r0, r1
 8002376:	e7e2      	b.n	800233e <__gedf2+0x6a>
 8002378:	455e      	cmp	r6, fp
 800237a:	d8dd      	bhi.n	8002338 <__gedf2+0x64>
 800237c:	d006      	beq.n	800238c <__gedf2+0xb8>
 800237e:	2000      	movs	r0, #0
 8002380:	455e      	cmp	r6, fp
 8002382:	d2dc      	bcs.n	800233e <__gedf2+0x6a>
 8002384:	2301      	movs	r3, #1
 8002386:	1e48      	subs	r0, r1, #1
 8002388:	4318      	orrs	r0, r3
 800238a:	e7d8      	b.n	800233e <__gedf2+0x6a>
 800238c:	45c4      	cmp	ip, r8
 800238e:	d8d3      	bhi.n	8002338 <__gedf2+0x64>
 8002390:	2000      	movs	r0, #0
 8002392:	45c4      	cmp	ip, r8
 8002394:	d3f6      	bcc.n	8002384 <__gedf2+0xb0>
 8002396:	e7d2      	b.n	800233e <__gedf2+0x6a>
 8002398:	000007ff 	.word	0x000007ff

0800239c <__ledf2>:
 800239c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800239e:	464e      	mov	r6, r9
 80023a0:	4645      	mov	r5, r8
 80023a2:	46de      	mov	lr, fp
 80023a4:	4657      	mov	r7, sl
 80023a6:	005c      	lsls	r4, r3, #1
 80023a8:	b5e0      	push	{r5, r6, r7, lr}
 80023aa:	031f      	lsls	r7, r3, #12
 80023ac:	0fdb      	lsrs	r3, r3, #31
 80023ae:	4699      	mov	r9, r3
 80023b0:	4b2a      	ldr	r3, [pc, #168]	; (800245c <__ledf2+0xc0>)
 80023b2:	030e      	lsls	r6, r1, #12
 80023b4:	004d      	lsls	r5, r1, #1
 80023b6:	0fc9      	lsrs	r1, r1, #31
 80023b8:	4684      	mov	ip, r0
 80023ba:	0b36      	lsrs	r6, r6, #12
 80023bc:	0d6d      	lsrs	r5, r5, #21
 80023be:	468b      	mov	fp, r1
 80023c0:	4690      	mov	r8, r2
 80023c2:	0b3f      	lsrs	r7, r7, #12
 80023c4:	0d64      	lsrs	r4, r4, #21
 80023c6:	429d      	cmp	r5, r3
 80023c8:	d020      	beq.n	800240c <__ledf2+0x70>
 80023ca:	4b24      	ldr	r3, [pc, #144]	; (800245c <__ledf2+0xc0>)
 80023cc:	429c      	cmp	r4, r3
 80023ce:	d022      	beq.n	8002416 <__ledf2+0x7a>
 80023d0:	2d00      	cmp	r5, #0
 80023d2:	d112      	bne.n	80023fa <__ledf2+0x5e>
 80023d4:	4330      	orrs	r0, r6
 80023d6:	4243      	negs	r3, r0
 80023d8:	4143      	adcs	r3, r0
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	2c00      	cmp	r4, #0
 80023de:	d01f      	beq.n	8002420 <__ledf2+0x84>
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d00c      	beq.n	80023fe <__ledf2+0x62>
 80023e4:	464b      	mov	r3, r9
 80023e6:	2001      	movs	r0, #1
 80023e8:	3b01      	subs	r3, #1
 80023ea:	4303      	orrs	r3, r0
 80023ec:	0018      	movs	r0, r3
 80023ee:	bc3c      	pop	{r2, r3, r4, r5}
 80023f0:	4690      	mov	r8, r2
 80023f2:	4699      	mov	r9, r3
 80023f4:	46a2      	mov	sl, r4
 80023f6:	46ab      	mov	fp, r5
 80023f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023fa:	2c00      	cmp	r4, #0
 80023fc:	d016      	beq.n	800242c <__ledf2+0x90>
 80023fe:	45cb      	cmp	fp, r9
 8002400:	d017      	beq.n	8002432 <__ledf2+0x96>
 8002402:	465b      	mov	r3, fp
 8002404:	4259      	negs	r1, r3
 8002406:	2301      	movs	r3, #1
 8002408:	430b      	orrs	r3, r1
 800240a:	e7ef      	b.n	80023ec <__ledf2+0x50>
 800240c:	0031      	movs	r1, r6
 800240e:	2302      	movs	r3, #2
 8002410:	4301      	orrs	r1, r0
 8002412:	d1eb      	bne.n	80023ec <__ledf2+0x50>
 8002414:	e7d9      	b.n	80023ca <__ledf2+0x2e>
 8002416:	0039      	movs	r1, r7
 8002418:	2302      	movs	r3, #2
 800241a:	4311      	orrs	r1, r2
 800241c:	d1e6      	bne.n	80023ec <__ledf2+0x50>
 800241e:	e7d7      	b.n	80023d0 <__ledf2+0x34>
 8002420:	433a      	orrs	r2, r7
 8002422:	d1dd      	bne.n	80023e0 <__ledf2+0x44>
 8002424:	2300      	movs	r3, #0
 8002426:	2800      	cmp	r0, #0
 8002428:	d0e0      	beq.n	80023ec <__ledf2+0x50>
 800242a:	e7ea      	b.n	8002402 <__ledf2+0x66>
 800242c:	433a      	orrs	r2, r7
 800242e:	d1e6      	bne.n	80023fe <__ledf2+0x62>
 8002430:	e7e7      	b.n	8002402 <__ledf2+0x66>
 8002432:	42a5      	cmp	r5, r4
 8002434:	dce5      	bgt.n	8002402 <__ledf2+0x66>
 8002436:	db05      	blt.n	8002444 <__ledf2+0xa8>
 8002438:	42be      	cmp	r6, r7
 800243a:	d8e2      	bhi.n	8002402 <__ledf2+0x66>
 800243c:	d007      	beq.n	800244e <__ledf2+0xb2>
 800243e:	2300      	movs	r3, #0
 8002440:	42be      	cmp	r6, r7
 8002442:	d2d3      	bcs.n	80023ec <__ledf2+0x50>
 8002444:	4659      	mov	r1, fp
 8002446:	2301      	movs	r3, #1
 8002448:	3901      	subs	r1, #1
 800244a:	430b      	orrs	r3, r1
 800244c:	e7ce      	b.n	80023ec <__ledf2+0x50>
 800244e:	45c4      	cmp	ip, r8
 8002450:	d8d7      	bhi.n	8002402 <__ledf2+0x66>
 8002452:	2300      	movs	r3, #0
 8002454:	45c4      	cmp	ip, r8
 8002456:	d3f5      	bcc.n	8002444 <__ledf2+0xa8>
 8002458:	e7c8      	b.n	80023ec <__ledf2+0x50>
 800245a:	46c0      	nop			; (mov r8, r8)
 800245c:	000007ff 	.word	0x000007ff

08002460 <__aeabi_dmul>:
 8002460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002462:	4657      	mov	r7, sl
 8002464:	4645      	mov	r5, r8
 8002466:	46de      	mov	lr, fp
 8002468:	464e      	mov	r6, r9
 800246a:	b5e0      	push	{r5, r6, r7, lr}
 800246c:	030c      	lsls	r4, r1, #12
 800246e:	4698      	mov	r8, r3
 8002470:	004e      	lsls	r6, r1, #1
 8002472:	0b23      	lsrs	r3, r4, #12
 8002474:	b087      	sub	sp, #28
 8002476:	0007      	movs	r7, r0
 8002478:	4692      	mov	sl, r2
 800247a:	469b      	mov	fp, r3
 800247c:	0d76      	lsrs	r6, r6, #21
 800247e:	0fcd      	lsrs	r5, r1, #31
 8002480:	2e00      	cmp	r6, #0
 8002482:	d06b      	beq.n	800255c <__aeabi_dmul+0xfc>
 8002484:	4b6d      	ldr	r3, [pc, #436]	; (800263c <__aeabi_dmul+0x1dc>)
 8002486:	429e      	cmp	r6, r3
 8002488:	d035      	beq.n	80024f6 <__aeabi_dmul+0x96>
 800248a:	2480      	movs	r4, #128	; 0x80
 800248c:	465b      	mov	r3, fp
 800248e:	0f42      	lsrs	r2, r0, #29
 8002490:	0424      	lsls	r4, r4, #16
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4314      	orrs	r4, r2
 8002496:	431c      	orrs	r4, r3
 8002498:	00c3      	lsls	r3, r0, #3
 800249a:	4699      	mov	r9, r3
 800249c:	4b68      	ldr	r3, [pc, #416]	; (8002640 <__aeabi_dmul+0x1e0>)
 800249e:	46a3      	mov	fp, r4
 80024a0:	469c      	mov	ip, r3
 80024a2:	2300      	movs	r3, #0
 80024a4:	2700      	movs	r7, #0
 80024a6:	4466      	add	r6, ip
 80024a8:	9302      	str	r3, [sp, #8]
 80024aa:	4643      	mov	r3, r8
 80024ac:	031c      	lsls	r4, r3, #12
 80024ae:	005a      	lsls	r2, r3, #1
 80024b0:	0fdb      	lsrs	r3, r3, #31
 80024b2:	4650      	mov	r0, sl
 80024b4:	0b24      	lsrs	r4, r4, #12
 80024b6:	0d52      	lsrs	r2, r2, #21
 80024b8:	4698      	mov	r8, r3
 80024ba:	d100      	bne.n	80024be <__aeabi_dmul+0x5e>
 80024bc:	e076      	b.n	80025ac <__aeabi_dmul+0x14c>
 80024be:	4b5f      	ldr	r3, [pc, #380]	; (800263c <__aeabi_dmul+0x1dc>)
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d06d      	beq.n	80025a0 <__aeabi_dmul+0x140>
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	0f41      	lsrs	r1, r0, #29
 80024c8:	041b      	lsls	r3, r3, #16
 80024ca:	430b      	orrs	r3, r1
 80024cc:	495c      	ldr	r1, [pc, #368]	; (8002640 <__aeabi_dmul+0x1e0>)
 80024ce:	00e4      	lsls	r4, r4, #3
 80024d0:	468c      	mov	ip, r1
 80024d2:	431c      	orrs	r4, r3
 80024d4:	00c3      	lsls	r3, r0, #3
 80024d6:	2000      	movs	r0, #0
 80024d8:	4462      	add	r2, ip
 80024da:	4641      	mov	r1, r8
 80024dc:	18b6      	adds	r6, r6, r2
 80024de:	4069      	eors	r1, r5
 80024e0:	1c72      	adds	r2, r6, #1
 80024e2:	9101      	str	r1, [sp, #4]
 80024e4:	4694      	mov	ip, r2
 80024e6:	4307      	orrs	r7, r0
 80024e8:	2f0f      	cmp	r7, #15
 80024ea:	d900      	bls.n	80024ee <__aeabi_dmul+0x8e>
 80024ec:	e0b0      	b.n	8002650 <__aeabi_dmul+0x1f0>
 80024ee:	4a55      	ldr	r2, [pc, #340]	; (8002644 <__aeabi_dmul+0x1e4>)
 80024f0:	00bf      	lsls	r7, r7, #2
 80024f2:	59d2      	ldr	r2, [r2, r7]
 80024f4:	4697      	mov	pc, r2
 80024f6:	465b      	mov	r3, fp
 80024f8:	4303      	orrs	r3, r0
 80024fa:	4699      	mov	r9, r3
 80024fc:	d000      	beq.n	8002500 <__aeabi_dmul+0xa0>
 80024fe:	e087      	b.n	8002610 <__aeabi_dmul+0x1b0>
 8002500:	2300      	movs	r3, #0
 8002502:	469b      	mov	fp, r3
 8002504:	3302      	adds	r3, #2
 8002506:	2708      	movs	r7, #8
 8002508:	9302      	str	r3, [sp, #8]
 800250a:	e7ce      	b.n	80024aa <__aeabi_dmul+0x4a>
 800250c:	4642      	mov	r2, r8
 800250e:	9201      	str	r2, [sp, #4]
 8002510:	2802      	cmp	r0, #2
 8002512:	d067      	beq.n	80025e4 <__aeabi_dmul+0x184>
 8002514:	2803      	cmp	r0, #3
 8002516:	d100      	bne.n	800251a <__aeabi_dmul+0xba>
 8002518:	e20e      	b.n	8002938 <__aeabi_dmul+0x4d8>
 800251a:	2801      	cmp	r0, #1
 800251c:	d000      	beq.n	8002520 <__aeabi_dmul+0xc0>
 800251e:	e162      	b.n	80027e6 <__aeabi_dmul+0x386>
 8002520:	2300      	movs	r3, #0
 8002522:	2400      	movs	r4, #0
 8002524:	2200      	movs	r2, #0
 8002526:	4699      	mov	r9, r3
 8002528:	9901      	ldr	r1, [sp, #4]
 800252a:	4001      	ands	r1, r0
 800252c:	b2cd      	uxtb	r5, r1
 800252e:	2100      	movs	r1, #0
 8002530:	0312      	lsls	r2, r2, #12
 8002532:	0d0b      	lsrs	r3, r1, #20
 8002534:	0b12      	lsrs	r2, r2, #12
 8002536:	051b      	lsls	r3, r3, #20
 8002538:	4313      	orrs	r3, r2
 800253a:	4a43      	ldr	r2, [pc, #268]	; (8002648 <__aeabi_dmul+0x1e8>)
 800253c:	0524      	lsls	r4, r4, #20
 800253e:	4013      	ands	r3, r2
 8002540:	431c      	orrs	r4, r3
 8002542:	0064      	lsls	r4, r4, #1
 8002544:	07ed      	lsls	r5, r5, #31
 8002546:	0864      	lsrs	r4, r4, #1
 8002548:	432c      	orrs	r4, r5
 800254a:	4648      	mov	r0, r9
 800254c:	0021      	movs	r1, r4
 800254e:	b007      	add	sp, #28
 8002550:	bc3c      	pop	{r2, r3, r4, r5}
 8002552:	4690      	mov	r8, r2
 8002554:	4699      	mov	r9, r3
 8002556:	46a2      	mov	sl, r4
 8002558:	46ab      	mov	fp, r5
 800255a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800255c:	4303      	orrs	r3, r0
 800255e:	4699      	mov	r9, r3
 8002560:	d04f      	beq.n	8002602 <__aeabi_dmul+0x1a2>
 8002562:	465b      	mov	r3, fp
 8002564:	2b00      	cmp	r3, #0
 8002566:	d100      	bne.n	800256a <__aeabi_dmul+0x10a>
 8002568:	e189      	b.n	800287e <__aeabi_dmul+0x41e>
 800256a:	4658      	mov	r0, fp
 800256c:	f000 fe2e 	bl	80031cc <__clzsi2>
 8002570:	0003      	movs	r3, r0
 8002572:	3b0b      	subs	r3, #11
 8002574:	2b1c      	cmp	r3, #28
 8002576:	dd00      	ble.n	800257a <__aeabi_dmul+0x11a>
 8002578:	e17a      	b.n	8002870 <__aeabi_dmul+0x410>
 800257a:	221d      	movs	r2, #29
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	003a      	movs	r2, r7
 8002580:	0001      	movs	r1, r0
 8002582:	465c      	mov	r4, fp
 8002584:	40da      	lsrs	r2, r3
 8002586:	3908      	subs	r1, #8
 8002588:	408c      	lsls	r4, r1
 800258a:	0013      	movs	r3, r2
 800258c:	408f      	lsls	r7, r1
 800258e:	4323      	orrs	r3, r4
 8002590:	469b      	mov	fp, r3
 8002592:	46b9      	mov	r9, r7
 8002594:	2300      	movs	r3, #0
 8002596:	4e2d      	ldr	r6, [pc, #180]	; (800264c <__aeabi_dmul+0x1ec>)
 8002598:	2700      	movs	r7, #0
 800259a:	1a36      	subs	r6, r6, r0
 800259c:	9302      	str	r3, [sp, #8]
 800259e:	e784      	b.n	80024aa <__aeabi_dmul+0x4a>
 80025a0:	4653      	mov	r3, sl
 80025a2:	4323      	orrs	r3, r4
 80025a4:	d12a      	bne.n	80025fc <__aeabi_dmul+0x19c>
 80025a6:	2400      	movs	r4, #0
 80025a8:	2002      	movs	r0, #2
 80025aa:	e796      	b.n	80024da <__aeabi_dmul+0x7a>
 80025ac:	4653      	mov	r3, sl
 80025ae:	4323      	orrs	r3, r4
 80025b0:	d020      	beq.n	80025f4 <__aeabi_dmul+0x194>
 80025b2:	2c00      	cmp	r4, #0
 80025b4:	d100      	bne.n	80025b8 <__aeabi_dmul+0x158>
 80025b6:	e157      	b.n	8002868 <__aeabi_dmul+0x408>
 80025b8:	0020      	movs	r0, r4
 80025ba:	f000 fe07 	bl	80031cc <__clzsi2>
 80025be:	0003      	movs	r3, r0
 80025c0:	3b0b      	subs	r3, #11
 80025c2:	2b1c      	cmp	r3, #28
 80025c4:	dd00      	ble.n	80025c8 <__aeabi_dmul+0x168>
 80025c6:	e149      	b.n	800285c <__aeabi_dmul+0x3fc>
 80025c8:	211d      	movs	r1, #29
 80025ca:	1acb      	subs	r3, r1, r3
 80025cc:	4651      	mov	r1, sl
 80025ce:	0002      	movs	r2, r0
 80025d0:	40d9      	lsrs	r1, r3
 80025d2:	4653      	mov	r3, sl
 80025d4:	3a08      	subs	r2, #8
 80025d6:	4094      	lsls	r4, r2
 80025d8:	4093      	lsls	r3, r2
 80025da:	430c      	orrs	r4, r1
 80025dc:	4a1b      	ldr	r2, [pc, #108]	; (800264c <__aeabi_dmul+0x1ec>)
 80025de:	1a12      	subs	r2, r2, r0
 80025e0:	2000      	movs	r0, #0
 80025e2:	e77a      	b.n	80024da <__aeabi_dmul+0x7a>
 80025e4:	2501      	movs	r5, #1
 80025e6:	9b01      	ldr	r3, [sp, #4]
 80025e8:	4c14      	ldr	r4, [pc, #80]	; (800263c <__aeabi_dmul+0x1dc>)
 80025ea:	401d      	ands	r5, r3
 80025ec:	2300      	movs	r3, #0
 80025ee:	2200      	movs	r2, #0
 80025f0:	4699      	mov	r9, r3
 80025f2:	e79c      	b.n	800252e <__aeabi_dmul+0xce>
 80025f4:	2400      	movs	r4, #0
 80025f6:	2200      	movs	r2, #0
 80025f8:	2001      	movs	r0, #1
 80025fa:	e76e      	b.n	80024da <__aeabi_dmul+0x7a>
 80025fc:	4653      	mov	r3, sl
 80025fe:	2003      	movs	r0, #3
 8002600:	e76b      	b.n	80024da <__aeabi_dmul+0x7a>
 8002602:	2300      	movs	r3, #0
 8002604:	469b      	mov	fp, r3
 8002606:	3301      	adds	r3, #1
 8002608:	2704      	movs	r7, #4
 800260a:	2600      	movs	r6, #0
 800260c:	9302      	str	r3, [sp, #8]
 800260e:	e74c      	b.n	80024aa <__aeabi_dmul+0x4a>
 8002610:	2303      	movs	r3, #3
 8002612:	4681      	mov	r9, r0
 8002614:	270c      	movs	r7, #12
 8002616:	9302      	str	r3, [sp, #8]
 8002618:	e747      	b.n	80024aa <__aeabi_dmul+0x4a>
 800261a:	2280      	movs	r2, #128	; 0x80
 800261c:	2300      	movs	r3, #0
 800261e:	2500      	movs	r5, #0
 8002620:	0312      	lsls	r2, r2, #12
 8002622:	4699      	mov	r9, r3
 8002624:	4c05      	ldr	r4, [pc, #20]	; (800263c <__aeabi_dmul+0x1dc>)
 8002626:	e782      	b.n	800252e <__aeabi_dmul+0xce>
 8002628:	465c      	mov	r4, fp
 800262a:	464b      	mov	r3, r9
 800262c:	9802      	ldr	r0, [sp, #8]
 800262e:	e76f      	b.n	8002510 <__aeabi_dmul+0xb0>
 8002630:	465c      	mov	r4, fp
 8002632:	464b      	mov	r3, r9
 8002634:	9501      	str	r5, [sp, #4]
 8002636:	9802      	ldr	r0, [sp, #8]
 8002638:	e76a      	b.n	8002510 <__aeabi_dmul+0xb0>
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	000007ff 	.word	0x000007ff
 8002640:	fffffc01 	.word	0xfffffc01
 8002644:	0800d090 	.word	0x0800d090
 8002648:	800fffff 	.word	0x800fffff
 800264c:	fffffc0d 	.word	0xfffffc0d
 8002650:	464a      	mov	r2, r9
 8002652:	4649      	mov	r1, r9
 8002654:	0c17      	lsrs	r7, r2, #16
 8002656:	0c1a      	lsrs	r2, r3, #16
 8002658:	041b      	lsls	r3, r3, #16
 800265a:	0c1b      	lsrs	r3, r3, #16
 800265c:	0408      	lsls	r0, r1, #16
 800265e:	0019      	movs	r1, r3
 8002660:	0c00      	lsrs	r0, r0, #16
 8002662:	4341      	muls	r1, r0
 8002664:	0015      	movs	r5, r2
 8002666:	4688      	mov	r8, r1
 8002668:	0019      	movs	r1, r3
 800266a:	437d      	muls	r5, r7
 800266c:	4379      	muls	r1, r7
 800266e:	9503      	str	r5, [sp, #12]
 8002670:	4689      	mov	r9, r1
 8002672:	0029      	movs	r1, r5
 8002674:	0015      	movs	r5, r2
 8002676:	4345      	muls	r5, r0
 8002678:	444d      	add	r5, r9
 800267a:	9502      	str	r5, [sp, #8]
 800267c:	4645      	mov	r5, r8
 800267e:	0c2d      	lsrs	r5, r5, #16
 8002680:	46aa      	mov	sl, r5
 8002682:	9d02      	ldr	r5, [sp, #8]
 8002684:	4455      	add	r5, sl
 8002686:	45a9      	cmp	r9, r5
 8002688:	d906      	bls.n	8002698 <__aeabi_dmul+0x238>
 800268a:	468a      	mov	sl, r1
 800268c:	2180      	movs	r1, #128	; 0x80
 800268e:	0249      	lsls	r1, r1, #9
 8002690:	4689      	mov	r9, r1
 8002692:	44ca      	add	sl, r9
 8002694:	4651      	mov	r1, sl
 8002696:	9103      	str	r1, [sp, #12]
 8002698:	0c29      	lsrs	r1, r5, #16
 800269a:	9104      	str	r1, [sp, #16]
 800269c:	4641      	mov	r1, r8
 800269e:	0409      	lsls	r1, r1, #16
 80026a0:	042d      	lsls	r5, r5, #16
 80026a2:	0c09      	lsrs	r1, r1, #16
 80026a4:	4688      	mov	r8, r1
 80026a6:	0029      	movs	r1, r5
 80026a8:	0c25      	lsrs	r5, r4, #16
 80026aa:	0424      	lsls	r4, r4, #16
 80026ac:	4441      	add	r1, r8
 80026ae:	0c24      	lsrs	r4, r4, #16
 80026b0:	9105      	str	r1, [sp, #20]
 80026b2:	0021      	movs	r1, r4
 80026b4:	4341      	muls	r1, r0
 80026b6:	4688      	mov	r8, r1
 80026b8:	0021      	movs	r1, r4
 80026ba:	4379      	muls	r1, r7
 80026bc:	468a      	mov	sl, r1
 80026be:	4368      	muls	r0, r5
 80026c0:	4641      	mov	r1, r8
 80026c2:	4450      	add	r0, sl
 80026c4:	4681      	mov	r9, r0
 80026c6:	0c08      	lsrs	r0, r1, #16
 80026c8:	4448      	add	r0, r9
 80026ca:	436f      	muls	r7, r5
 80026cc:	4582      	cmp	sl, r0
 80026ce:	d903      	bls.n	80026d8 <__aeabi_dmul+0x278>
 80026d0:	2180      	movs	r1, #128	; 0x80
 80026d2:	0249      	lsls	r1, r1, #9
 80026d4:	4689      	mov	r9, r1
 80026d6:	444f      	add	r7, r9
 80026d8:	0c01      	lsrs	r1, r0, #16
 80026da:	4689      	mov	r9, r1
 80026dc:	0039      	movs	r1, r7
 80026de:	4449      	add	r1, r9
 80026e0:	9102      	str	r1, [sp, #8]
 80026e2:	4641      	mov	r1, r8
 80026e4:	040f      	lsls	r7, r1, #16
 80026e6:	9904      	ldr	r1, [sp, #16]
 80026e8:	0c3f      	lsrs	r7, r7, #16
 80026ea:	4688      	mov	r8, r1
 80026ec:	0400      	lsls	r0, r0, #16
 80026ee:	19c0      	adds	r0, r0, r7
 80026f0:	4480      	add	r8, r0
 80026f2:	4641      	mov	r1, r8
 80026f4:	9104      	str	r1, [sp, #16]
 80026f6:	4659      	mov	r1, fp
 80026f8:	0c0f      	lsrs	r7, r1, #16
 80026fa:	0409      	lsls	r1, r1, #16
 80026fc:	0c09      	lsrs	r1, r1, #16
 80026fe:	4688      	mov	r8, r1
 8002700:	4359      	muls	r1, r3
 8002702:	468a      	mov	sl, r1
 8002704:	0039      	movs	r1, r7
 8002706:	4351      	muls	r1, r2
 8002708:	4689      	mov	r9, r1
 800270a:	4641      	mov	r1, r8
 800270c:	434a      	muls	r2, r1
 800270e:	4651      	mov	r1, sl
 8002710:	0c09      	lsrs	r1, r1, #16
 8002712:	468b      	mov	fp, r1
 8002714:	437b      	muls	r3, r7
 8002716:	18d2      	adds	r2, r2, r3
 8002718:	445a      	add	r2, fp
 800271a:	4293      	cmp	r3, r2
 800271c:	d903      	bls.n	8002726 <__aeabi_dmul+0x2c6>
 800271e:	2380      	movs	r3, #128	; 0x80
 8002720:	025b      	lsls	r3, r3, #9
 8002722:	469b      	mov	fp, r3
 8002724:	44d9      	add	r9, fp
 8002726:	4651      	mov	r1, sl
 8002728:	0409      	lsls	r1, r1, #16
 800272a:	0c09      	lsrs	r1, r1, #16
 800272c:	468a      	mov	sl, r1
 800272e:	4641      	mov	r1, r8
 8002730:	4361      	muls	r1, r4
 8002732:	437c      	muls	r4, r7
 8002734:	0c13      	lsrs	r3, r2, #16
 8002736:	0412      	lsls	r2, r2, #16
 8002738:	444b      	add	r3, r9
 800273a:	4452      	add	r2, sl
 800273c:	46a1      	mov	r9, r4
 800273e:	468a      	mov	sl, r1
 8002740:	003c      	movs	r4, r7
 8002742:	4641      	mov	r1, r8
 8002744:	436c      	muls	r4, r5
 8002746:	434d      	muls	r5, r1
 8002748:	4651      	mov	r1, sl
 800274a:	444d      	add	r5, r9
 800274c:	0c0f      	lsrs	r7, r1, #16
 800274e:	197d      	adds	r5, r7, r5
 8002750:	45a9      	cmp	r9, r5
 8002752:	d903      	bls.n	800275c <__aeabi_dmul+0x2fc>
 8002754:	2180      	movs	r1, #128	; 0x80
 8002756:	0249      	lsls	r1, r1, #9
 8002758:	4688      	mov	r8, r1
 800275a:	4444      	add	r4, r8
 800275c:	9f04      	ldr	r7, [sp, #16]
 800275e:	9903      	ldr	r1, [sp, #12]
 8002760:	46b8      	mov	r8, r7
 8002762:	4441      	add	r1, r8
 8002764:	468b      	mov	fp, r1
 8002766:	4583      	cmp	fp, r0
 8002768:	4180      	sbcs	r0, r0
 800276a:	4241      	negs	r1, r0
 800276c:	4688      	mov	r8, r1
 800276e:	4651      	mov	r1, sl
 8002770:	0408      	lsls	r0, r1, #16
 8002772:	042f      	lsls	r7, r5, #16
 8002774:	0c00      	lsrs	r0, r0, #16
 8002776:	183f      	adds	r7, r7, r0
 8002778:	4658      	mov	r0, fp
 800277a:	9902      	ldr	r1, [sp, #8]
 800277c:	1810      	adds	r0, r2, r0
 800277e:	4689      	mov	r9, r1
 8002780:	4290      	cmp	r0, r2
 8002782:	4192      	sbcs	r2, r2
 8002784:	444f      	add	r7, r9
 8002786:	46ba      	mov	sl, r7
 8002788:	4252      	negs	r2, r2
 800278a:	4699      	mov	r9, r3
 800278c:	4693      	mov	fp, r2
 800278e:	44c2      	add	sl, r8
 8002790:	44d1      	add	r9, sl
 8002792:	44cb      	add	fp, r9
 8002794:	428f      	cmp	r7, r1
 8002796:	41bf      	sbcs	r7, r7
 8002798:	45c2      	cmp	sl, r8
 800279a:	4189      	sbcs	r1, r1
 800279c:	4599      	cmp	r9, r3
 800279e:	419b      	sbcs	r3, r3
 80027a0:	4593      	cmp	fp, r2
 80027a2:	4192      	sbcs	r2, r2
 80027a4:	427f      	negs	r7, r7
 80027a6:	4249      	negs	r1, r1
 80027a8:	0c2d      	lsrs	r5, r5, #16
 80027aa:	4252      	negs	r2, r2
 80027ac:	430f      	orrs	r7, r1
 80027ae:	425b      	negs	r3, r3
 80027b0:	4313      	orrs	r3, r2
 80027b2:	197f      	adds	r7, r7, r5
 80027b4:	18ff      	adds	r7, r7, r3
 80027b6:	465b      	mov	r3, fp
 80027b8:	193c      	adds	r4, r7, r4
 80027ba:	0ddb      	lsrs	r3, r3, #23
 80027bc:	9a05      	ldr	r2, [sp, #20]
 80027be:	0264      	lsls	r4, r4, #9
 80027c0:	431c      	orrs	r4, r3
 80027c2:	0243      	lsls	r3, r0, #9
 80027c4:	4313      	orrs	r3, r2
 80027c6:	1e5d      	subs	r5, r3, #1
 80027c8:	41ab      	sbcs	r3, r5
 80027ca:	465a      	mov	r2, fp
 80027cc:	0dc0      	lsrs	r0, r0, #23
 80027ce:	4303      	orrs	r3, r0
 80027d0:	0252      	lsls	r2, r2, #9
 80027d2:	4313      	orrs	r3, r2
 80027d4:	01e2      	lsls	r2, r4, #7
 80027d6:	d556      	bpl.n	8002886 <__aeabi_dmul+0x426>
 80027d8:	2001      	movs	r0, #1
 80027da:	085a      	lsrs	r2, r3, #1
 80027dc:	4003      	ands	r3, r0
 80027de:	4313      	orrs	r3, r2
 80027e0:	07e2      	lsls	r2, r4, #31
 80027e2:	4313      	orrs	r3, r2
 80027e4:	0864      	lsrs	r4, r4, #1
 80027e6:	485a      	ldr	r0, [pc, #360]	; (8002950 <__aeabi_dmul+0x4f0>)
 80027e8:	4460      	add	r0, ip
 80027ea:	2800      	cmp	r0, #0
 80027ec:	dd4d      	ble.n	800288a <__aeabi_dmul+0x42a>
 80027ee:	075a      	lsls	r2, r3, #29
 80027f0:	d009      	beq.n	8002806 <__aeabi_dmul+0x3a6>
 80027f2:	220f      	movs	r2, #15
 80027f4:	401a      	ands	r2, r3
 80027f6:	2a04      	cmp	r2, #4
 80027f8:	d005      	beq.n	8002806 <__aeabi_dmul+0x3a6>
 80027fa:	1d1a      	adds	r2, r3, #4
 80027fc:	429a      	cmp	r2, r3
 80027fe:	419b      	sbcs	r3, r3
 8002800:	425b      	negs	r3, r3
 8002802:	18e4      	adds	r4, r4, r3
 8002804:	0013      	movs	r3, r2
 8002806:	01e2      	lsls	r2, r4, #7
 8002808:	d504      	bpl.n	8002814 <__aeabi_dmul+0x3b4>
 800280a:	2080      	movs	r0, #128	; 0x80
 800280c:	4a51      	ldr	r2, [pc, #324]	; (8002954 <__aeabi_dmul+0x4f4>)
 800280e:	00c0      	lsls	r0, r0, #3
 8002810:	4014      	ands	r4, r2
 8002812:	4460      	add	r0, ip
 8002814:	4a50      	ldr	r2, [pc, #320]	; (8002958 <__aeabi_dmul+0x4f8>)
 8002816:	4290      	cmp	r0, r2
 8002818:	dd00      	ble.n	800281c <__aeabi_dmul+0x3bc>
 800281a:	e6e3      	b.n	80025e4 <__aeabi_dmul+0x184>
 800281c:	2501      	movs	r5, #1
 800281e:	08db      	lsrs	r3, r3, #3
 8002820:	0762      	lsls	r2, r4, #29
 8002822:	431a      	orrs	r2, r3
 8002824:	0264      	lsls	r4, r4, #9
 8002826:	9b01      	ldr	r3, [sp, #4]
 8002828:	4691      	mov	r9, r2
 800282a:	0b22      	lsrs	r2, r4, #12
 800282c:	0544      	lsls	r4, r0, #21
 800282e:	0d64      	lsrs	r4, r4, #21
 8002830:	401d      	ands	r5, r3
 8002832:	e67c      	b.n	800252e <__aeabi_dmul+0xce>
 8002834:	2280      	movs	r2, #128	; 0x80
 8002836:	4659      	mov	r1, fp
 8002838:	0312      	lsls	r2, r2, #12
 800283a:	4211      	tst	r1, r2
 800283c:	d008      	beq.n	8002850 <__aeabi_dmul+0x3f0>
 800283e:	4214      	tst	r4, r2
 8002840:	d106      	bne.n	8002850 <__aeabi_dmul+0x3f0>
 8002842:	4322      	orrs	r2, r4
 8002844:	0312      	lsls	r2, r2, #12
 8002846:	0b12      	lsrs	r2, r2, #12
 8002848:	4645      	mov	r5, r8
 800284a:	4699      	mov	r9, r3
 800284c:	4c43      	ldr	r4, [pc, #268]	; (800295c <__aeabi_dmul+0x4fc>)
 800284e:	e66e      	b.n	800252e <__aeabi_dmul+0xce>
 8002850:	465b      	mov	r3, fp
 8002852:	431a      	orrs	r2, r3
 8002854:	0312      	lsls	r2, r2, #12
 8002856:	0b12      	lsrs	r2, r2, #12
 8002858:	4c40      	ldr	r4, [pc, #256]	; (800295c <__aeabi_dmul+0x4fc>)
 800285a:	e668      	b.n	800252e <__aeabi_dmul+0xce>
 800285c:	0003      	movs	r3, r0
 800285e:	4654      	mov	r4, sl
 8002860:	3b28      	subs	r3, #40	; 0x28
 8002862:	409c      	lsls	r4, r3
 8002864:	2300      	movs	r3, #0
 8002866:	e6b9      	b.n	80025dc <__aeabi_dmul+0x17c>
 8002868:	f000 fcb0 	bl	80031cc <__clzsi2>
 800286c:	3020      	adds	r0, #32
 800286e:	e6a6      	b.n	80025be <__aeabi_dmul+0x15e>
 8002870:	0003      	movs	r3, r0
 8002872:	3b28      	subs	r3, #40	; 0x28
 8002874:	409f      	lsls	r7, r3
 8002876:	2300      	movs	r3, #0
 8002878:	46bb      	mov	fp, r7
 800287a:	4699      	mov	r9, r3
 800287c:	e68a      	b.n	8002594 <__aeabi_dmul+0x134>
 800287e:	f000 fca5 	bl	80031cc <__clzsi2>
 8002882:	3020      	adds	r0, #32
 8002884:	e674      	b.n	8002570 <__aeabi_dmul+0x110>
 8002886:	46b4      	mov	ip, r6
 8002888:	e7ad      	b.n	80027e6 <__aeabi_dmul+0x386>
 800288a:	2501      	movs	r5, #1
 800288c:	1a2a      	subs	r2, r5, r0
 800288e:	2a38      	cmp	r2, #56	; 0x38
 8002890:	dd06      	ble.n	80028a0 <__aeabi_dmul+0x440>
 8002892:	9b01      	ldr	r3, [sp, #4]
 8002894:	2400      	movs	r4, #0
 8002896:	401d      	ands	r5, r3
 8002898:	2300      	movs	r3, #0
 800289a:	2200      	movs	r2, #0
 800289c:	4699      	mov	r9, r3
 800289e:	e646      	b.n	800252e <__aeabi_dmul+0xce>
 80028a0:	2a1f      	cmp	r2, #31
 80028a2:	dc21      	bgt.n	80028e8 <__aeabi_dmul+0x488>
 80028a4:	2520      	movs	r5, #32
 80028a6:	0020      	movs	r0, r4
 80028a8:	1aad      	subs	r5, r5, r2
 80028aa:	001e      	movs	r6, r3
 80028ac:	40ab      	lsls	r3, r5
 80028ae:	40a8      	lsls	r0, r5
 80028b0:	40d6      	lsrs	r6, r2
 80028b2:	1e5d      	subs	r5, r3, #1
 80028b4:	41ab      	sbcs	r3, r5
 80028b6:	4330      	orrs	r0, r6
 80028b8:	4318      	orrs	r0, r3
 80028ba:	40d4      	lsrs	r4, r2
 80028bc:	0743      	lsls	r3, r0, #29
 80028be:	d009      	beq.n	80028d4 <__aeabi_dmul+0x474>
 80028c0:	230f      	movs	r3, #15
 80028c2:	4003      	ands	r3, r0
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d005      	beq.n	80028d4 <__aeabi_dmul+0x474>
 80028c8:	0003      	movs	r3, r0
 80028ca:	1d18      	adds	r0, r3, #4
 80028cc:	4298      	cmp	r0, r3
 80028ce:	419b      	sbcs	r3, r3
 80028d0:	425b      	negs	r3, r3
 80028d2:	18e4      	adds	r4, r4, r3
 80028d4:	0223      	lsls	r3, r4, #8
 80028d6:	d521      	bpl.n	800291c <__aeabi_dmul+0x4bc>
 80028d8:	2501      	movs	r5, #1
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	2401      	movs	r4, #1
 80028de:	401d      	ands	r5, r3
 80028e0:	2300      	movs	r3, #0
 80028e2:	2200      	movs	r2, #0
 80028e4:	4699      	mov	r9, r3
 80028e6:	e622      	b.n	800252e <__aeabi_dmul+0xce>
 80028e8:	251f      	movs	r5, #31
 80028ea:	0021      	movs	r1, r4
 80028ec:	426d      	negs	r5, r5
 80028ee:	1a28      	subs	r0, r5, r0
 80028f0:	40c1      	lsrs	r1, r0
 80028f2:	0008      	movs	r0, r1
 80028f4:	2a20      	cmp	r2, #32
 80028f6:	d01d      	beq.n	8002934 <__aeabi_dmul+0x4d4>
 80028f8:	355f      	adds	r5, #95	; 0x5f
 80028fa:	1aaa      	subs	r2, r5, r2
 80028fc:	4094      	lsls	r4, r2
 80028fe:	4323      	orrs	r3, r4
 8002900:	1e5c      	subs	r4, r3, #1
 8002902:	41a3      	sbcs	r3, r4
 8002904:	2507      	movs	r5, #7
 8002906:	4303      	orrs	r3, r0
 8002908:	401d      	ands	r5, r3
 800290a:	2200      	movs	r2, #0
 800290c:	2d00      	cmp	r5, #0
 800290e:	d009      	beq.n	8002924 <__aeabi_dmul+0x4c4>
 8002910:	220f      	movs	r2, #15
 8002912:	2400      	movs	r4, #0
 8002914:	401a      	ands	r2, r3
 8002916:	0018      	movs	r0, r3
 8002918:	2a04      	cmp	r2, #4
 800291a:	d1d6      	bne.n	80028ca <__aeabi_dmul+0x46a>
 800291c:	0003      	movs	r3, r0
 800291e:	0765      	lsls	r5, r4, #29
 8002920:	0264      	lsls	r4, r4, #9
 8002922:	0b22      	lsrs	r2, r4, #12
 8002924:	08db      	lsrs	r3, r3, #3
 8002926:	432b      	orrs	r3, r5
 8002928:	2501      	movs	r5, #1
 800292a:	4699      	mov	r9, r3
 800292c:	9b01      	ldr	r3, [sp, #4]
 800292e:	2400      	movs	r4, #0
 8002930:	401d      	ands	r5, r3
 8002932:	e5fc      	b.n	800252e <__aeabi_dmul+0xce>
 8002934:	2400      	movs	r4, #0
 8002936:	e7e2      	b.n	80028fe <__aeabi_dmul+0x49e>
 8002938:	2280      	movs	r2, #128	; 0x80
 800293a:	2501      	movs	r5, #1
 800293c:	0312      	lsls	r2, r2, #12
 800293e:	4322      	orrs	r2, r4
 8002940:	9901      	ldr	r1, [sp, #4]
 8002942:	0312      	lsls	r2, r2, #12
 8002944:	0b12      	lsrs	r2, r2, #12
 8002946:	400d      	ands	r5, r1
 8002948:	4699      	mov	r9, r3
 800294a:	4c04      	ldr	r4, [pc, #16]	; (800295c <__aeabi_dmul+0x4fc>)
 800294c:	e5ef      	b.n	800252e <__aeabi_dmul+0xce>
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	000003ff 	.word	0x000003ff
 8002954:	feffffff 	.word	0xfeffffff
 8002958:	000007fe 	.word	0x000007fe
 800295c:	000007ff 	.word	0x000007ff

08002960 <__aeabi_dsub>:
 8002960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002962:	4646      	mov	r6, r8
 8002964:	46d6      	mov	lr, sl
 8002966:	464f      	mov	r7, r9
 8002968:	030c      	lsls	r4, r1, #12
 800296a:	b5c0      	push	{r6, r7, lr}
 800296c:	0fcd      	lsrs	r5, r1, #31
 800296e:	004e      	lsls	r6, r1, #1
 8002970:	0a61      	lsrs	r1, r4, #9
 8002972:	0f44      	lsrs	r4, r0, #29
 8002974:	430c      	orrs	r4, r1
 8002976:	00c1      	lsls	r1, r0, #3
 8002978:	0058      	lsls	r0, r3, #1
 800297a:	0d40      	lsrs	r0, r0, #21
 800297c:	4684      	mov	ip, r0
 800297e:	468a      	mov	sl, r1
 8002980:	000f      	movs	r7, r1
 8002982:	0319      	lsls	r1, r3, #12
 8002984:	0f50      	lsrs	r0, r2, #29
 8002986:	0a49      	lsrs	r1, r1, #9
 8002988:	4301      	orrs	r1, r0
 800298a:	48c6      	ldr	r0, [pc, #792]	; (8002ca4 <__aeabi_dsub+0x344>)
 800298c:	0d76      	lsrs	r6, r6, #21
 800298e:	46a8      	mov	r8, r5
 8002990:	0fdb      	lsrs	r3, r3, #31
 8002992:	00d2      	lsls	r2, r2, #3
 8002994:	4584      	cmp	ip, r0
 8002996:	d100      	bne.n	800299a <__aeabi_dsub+0x3a>
 8002998:	e0d8      	b.n	8002b4c <__aeabi_dsub+0x1ec>
 800299a:	2001      	movs	r0, #1
 800299c:	4043      	eors	r3, r0
 800299e:	42ab      	cmp	r3, r5
 80029a0:	d100      	bne.n	80029a4 <__aeabi_dsub+0x44>
 80029a2:	e0a6      	b.n	8002af2 <__aeabi_dsub+0x192>
 80029a4:	4660      	mov	r0, ip
 80029a6:	1a35      	subs	r5, r6, r0
 80029a8:	2d00      	cmp	r5, #0
 80029aa:	dc00      	bgt.n	80029ae <__aeabi_dsub+0x4e>
 80029ac:	e105      	b.n	8002bba <__aeabi_dsub+0x25a>
 80029ae:	2800      	cmp	r0, #0
 80029b0:	d110      	bne.n	80029d4 <__aeabi_dsub+0x74>
 80029b2:	000b      	movs	r3, r1
 80029b4:	4313      	orrs	r3, r2
 80029b6:	d100      	bne.n	80029ba <__aeabi_dsub+0x5a>
 80029b8:	e0d7      	b.n	8002b6a <__aeabi_dsub+0x20a>
 80029ba:	1e6b      	subs	r3, r5, #1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d000      	beq.n	80029c2 <__aeabi_dsub+0x62>
 80029c0:	e14b      	b.n	8002c5a <__aeabi_dsub+0x2fa>
 80029c2:	4653      	mov	r3, sl
 80029c4:	1a9f      	subs	r7, r3, r2
 80029c6:	45ba      	cmp	sl, r7
 80029c8:	4180      	sbcs	r0, r0
 80029ca:	1a64      	subs	r4, r4, r1
 80029cc:	4240      	negs	r0, r0
 80029ce:	1a24      	subs	r4, r4, r0
 80029d0:	2601      	movs	r6, #1
 80029d2:	e01e      	b.n	8002a12 <__aeabi_dsub+0xb2>
 80029d4:	4bb3      	ldr	r3, [pc, #716]	; (8002ca4 <__aeabi_dsub+0x344>)
 80029d6:	429e      	cmp	r6, r3
 80029d8:	d048      	beq.n	8002a6c <__aeabi_dsub+0x10c>
 80029da:	2380      	movs	r3, #128	; 0x80
 80029dc:	041b      	lsls	r3, r3, #16
 80029de:	4319      	orrs	r1, r3
 80029e0:	2d38      	cmp	r5, #56	; 0x38
 80029e2:	dd00      	ble.n	80029e6 <__aeabi_dsub+0x86>
 80029e4:	e119      	b.n	8002c1a <__aeabi_dsub+0x2ba>
 80029e6:	2d1f      	cmp	r5, #31
 80029e8:	dd00      	ble.n	80029ec <__aeabi_dsub+0x8c>
 80029ea:	e14c      	b.n	8002c86 <__aeabi_dsub+0x326>
 80029ec:	2320      	movs	r3, #32
 80029ee:	000f      	movs	r7, r1
 80029f0:	1b5b      	subs	r3, r3, r5
 80029f2:	0010      	movs	r0, r2
 80029f4:	409a      	lsls	r2, r3
 80029f6:	409f      	lsls	r7, r3
 80029f8:	40e8      	lsrs	r0, r5
 80029fa:	1e53      	subs	r3, r2, #1
 80029fc:	419a      	sbcs	r2, r3
 80029fe:	40e9      	lsrs	r1, r5
 8002a00:	4307      	orrs	r7, r0
 8002a02:	4317      	orrs	r7, r2
 8002a04:	4653      	mov	r3, sl
 8002a06:	1bdf      	subs	r7, r3, r7
 8002a08:	1a61      	subs	r1, r4, r1
 8002a0a:	45ba      	cmp	sl, r7
 8002a0c:	41a4      	sbcs	r4, r4
 8002a0e:	4264      	negs	r4, r4
 8002a10:	1b0c      	subs	r4, r1, r4
 8002a12:	0223      	lsls	r3, r4, #8
 8002a14:	d400      	bmi.n	8002a18 <__aeabi_dsub+0xb8>
 8002a16:	e0c5      	b.n	8002ba4 <__aeabi_dsub+0x244>
 8002a18:	0264      	lsls	r4, r4, #9
 8002a1a:	0a65      	lsrs	r5, r4, #9
 8002a1c:	2d00      	cmp	r5, #0
 8002a1e:	d100      	bne.n	8002a22 <__aeabi_dsub+0xc2>
 8002a20:	e0f6      	b.n	8002c10 <__aeabi_dsub+0x2b0>
 8002a22:	0028      	movs	r0, r5
 8002a24:	f000 fbd2 	bl	80031cc <__clzsi2>
 8002a28:	0003      	movs	r3, r0
 8002a2a:	3b08      	subs	r3, #8
 8002a2c:	2b1f      	cmp	r3, #31
 8002a2e:	dd00      	ble.n	8002a32 <__aeabi_dsub+0xd2>
 8002a30:	e0e9      	b.n	8002c06 <__aeabi_dsub+0x2a6>
 8002a32:	2220      	movs	r2, #32
 8002a34:	003c      	movs	r4, r7
 8002a36:	1ad2      	subs	r2, r2, r3
 8002a38:	409d      	lsls	r5, r3
 8002a3a:	40d4      	lsrs	r4, r2
 8002a3c:	409f      	lsls	r7, r3
 8002a3e:	4325      	orrs	r5, r4
 8002a40:	429e      	cmp	r6, r3
 8002a42:	dd00      	ble.n	8002a46 <__aeabi_dsub+0xe6>
 8002a44:	e0db      	b.n	8002bfe <__aeabi_dsub+0x29e>
 8002a46:	1b9e      	subs	r6, r3, r6
 8002a48:	1c73      	adds	r3, r6, #1
 8002a4a:	2b1f      	cmp	r3, #31
 8002a4c:	dd00      	ble.n	8002a50 <__aeabi_dsub+0xf0>
 8002a4e:	e10a      	b.n	8002c66 <__aeabi_dsub+0x306>
 8002a50:	2220      	movs	r2, #32
 8002a52:	0038      	movs	r0, r7
 8002a54:	1ad2      	subs	r2, r2, r3
 8002a56:	0029      	movs	r1, r5
 8002a58:	4097      	lsls	r7, r2
 8002a5a:	002c      	movs	r4, r5
 8002a5c:	4091      	lsls	r1, r2
 8002a5e:	40d8      	lsrs	r0, r3
 8002a60:	1e7a      	subs	r2, r7, #1
 8002a62:	4197      	sbcs	r7, r2
 8002a64:	40dc      	lsrs	r4, r3
 8002a66:	2600      	movs	r6, #0
 8002a68:	4301      	orrs	r1, r0
 8002a6a:	430f      	orrs	r7, r1
 8002a6c:	077b      	lsls	r3, r7, #29
 8002a6e:	d009      	beq.n	8002a84 <__aeabi_dsub+0x124>
 8002a70:	230f      	movs	r3, #15
 8002a72:	403b      	ands	r3, r7
 8002a74:	2b04      	cmp	r3, #4
 8002a76:	d005      	beq.n	8002a84 <__aeabi_dsub+0x124>
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	42bb      	cmp	r3, r7
 8002a7c:	41bf      	sbcs	r7, r7
 8002a7e:	427f      	negs	r7, r7
 8002a80:	19e4      	adds	r4, r4, r7
 8002a82:	001f      	movs	r7, r3
 8002a84:	0223      	lsls	r3, r4, #8
 8002a86:	d525      	bpl.n	8002ad4 <__aeabi_dsub+0x174>
 8002a88:	4b86      	ldr	r3, [pc, #536]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002a8a:	3601      	adds	r6, #1
 8002a8c:	429e      	cmp	r6, r3
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dsub+0x132>
 8002a90:	e0af      	b.n	8002bf2 <__aeabi_dsub+0x292>
 8002a92:	4b85      	ldr	r3, [pc, #532]	; (8002ca8 <__aeabi_dsub+0x348>)
 8002a94:	2501      	movs	r5, #1
 8002a96:	401c      	ands	r4, r3
 8002a98:	4643      	mov	r3, r8
 8002a9a:	0762      	lsls	r2, r4, #29
 8002a9c:	08ff      	lsrs	r7, r7, #3
 8002a9e:	0264      	lsls	r4, r4, #9
 8002aa0:	0576      	lsls	r6, r6, #21
 8002aa2:	4317      	orrs	r7, r2
 8002aa4:	0b24      	lsrs	r4, r4, #12
 8002aa6:	0d76      	lsrs	r6, r6, #21
 8002aa8:	401d      	ands	r5, r3
 8002aaa:	2100      	movs	r1, #0
 8002aac:	0324      	lsls	r4, r4, #12
 8002aae:	0b23      	lsrs	r3, r4, #12
 8002ab0:	0d0c      	lsrs	r4, r1, #20
 8002ab2:	4a7e      	ldr	r2, [pc, #504]	; (8002cac <__aeabi_dsub+0x34c>)
 8002ab4:	0524      	lsls	r4, r4, #20
 8002ab6:	431c      	orrs	r4, r3
 8002ab8:	4014      	ands	r4, r2
 8002aba:	0533      	lsls	r3, r6, #20
 8002abc:	4323      	orrs	r3, r4
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	07ed      	lsls	r5, r5, #31
 8002ac2:	085b      	lsrs	r3, r3, #1
 8002ac4:	432b      	orrs	r3, r5
 8002ac6:	0038      	movs	r0, r7
 8002ac8:	0019      	movs	r1, r3
 8002aca:	bc1c      	pop	{r2, r3, r4}
 8002acc:	4690      	mov	r8, r2
 8002ace:	4699      	mov	r9, r3
 8002ad0:	46a2      	mov	sl, r4
 8002ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ad4:	2501      	movs	r5, #1
 8002ad6:	4643      	mov	r3, r8
 8002ad8:	0762      	lsls	r2, r4, #29
 8002ada:	08ff      	lsrs	r7, r7, #3
 8002adc:	4317      	orrs	r7, r2
 8002ade:	08e4      	lsrs	r4, r4, #3
 8002ae0:	401d      	ands	r5, r3
 8002ae2:	4b70      	ldr	r3, [pc, #448]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002ae4:	429e      	cmp	r6, r3
 8002ae6:	d036      	beq.n	8002b56 <__aeabi_dsub+0x1f6>
 8002ae8:	0324      	lsls	r4, r4, #12
 8002aea:	0576      	lsls	r6, r6, #21
 8002aec:	0b24      	lsrs	r4, r4, #12
 8002aee:	0d76      	lsrs	r6, r6, #21
 8002af0:	e7db      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002af2:	4663      	mov	r3, ip
 8002af4:	1af3      	subs	r3, r6, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	dc00      	bgt.n	8002afc <__aeabi_dsub+0x19c>
 8002afa:	e094      	b.n	8002c26 <__aeabi_dsub+0x2c6>
 8002afc:	4660      	mov	r0, ip
 8002afe:	2800      	cmp	r0, #0
 8002b00:	d035      	beq.n	8002b6e <__aeabi_dsub+0x20e>
 8002b02:	4868      	ldr	r0, [pc, #416]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002b04:	4286      	cmp	r6, r0
 8002b06:	d0b1      	beq.n	8002a6c <__aeabi_dsub+0x10c>
 8002b08:	2780      	movs	r7, #128	; 0x80
 8002b0a:	043f      	lsls	r7, r7, #16
 8002b0c:	4339      	orrs	r1, r7
 8002b0e:	2b38      	cmp	r3, #56	; 0x38
 8002b10:	dc00      	bgt.n	8002b14 <__aeabi_dsub+0x1b4>
 8002b12:	e0fd      	b.n	8002d10 <__aeabi_dsub+0x3b0>
 8002b14:	430a      	orrs	r2, r1
 8002b16:	0017      	movs	r7, r2
 8002b18:	2100      	movs	r1, #0
 8002b1a:	1e7a      	subs	r2, r7, #1
 8002b1c:	4197      	sbcs	r7, r2
 8002b1e:	4457      	add	r7, sl
 8002b20:	4557      	cmp	r7, sl
 8002b22:	4180      	sbcs	r0, r0
 8002b24:	1909      	adds	r1, r1, r4
 8002b26:	4244      	negs	r4, r0
 8002b28:	190c      	adds	r4, r1, r4
 8002b2a:	0223      	lsls	r3, r4, #8
 8002b2c:	d53a      	bpl.n	8002ba4 <__aeabi_dsub+0x244>
 8002b2e:	4b5d      	ldr	r3, [pc, #372]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002b30:	3601      	adds	r6, #1
 8002b32:	429e      	cmp	r6, r3
 8002b34:	d100      	bne.n	8002b38 <__aeabi_dsub+0x1d8>
 8002b36:	e14b      	b.n	8002dd0 <__aeabi_dsub+0x470>
 8002b38:	2201      	movs	r2, #1
 8002b3a:	4b5b      	ldr	r3, [pc, #364]	; (8002ca8 <__aeabi_dsub+0x348>)
 8002b3c:	401c      	ands	r4, r3
 8002b3e:	087b      	lsrs	r3, r7, #1
 8002b40:	4017      	ands	r7, r2
 8002b42:	431f      	orrs	r7, r3
 8002b44:	07e2      	lsls	r2, r4, #31
 8002b46:	4317      	orrs	r7, r2
 8002b48:	0864      	lsrs	r4, r4, #1
 8002b4a:	e78f      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002b4c:	0008      	movs	r0, r1
 8002b4e:	4310      	orrs	r0, r2
 8002b50:	d000      	beq.n	8002b54 <__aeabi_dsub+0x1f4>
 8002b52:	e724      	b.n	800299e <__aeabi_dsub+0x3e>
 8002b54:	e721      	b.n	800299a <__aeabi_dsub+0x3a>
 8002b56:	0023      	movs	r3, r4
 8002b58:	433b      	orrs	r3, r7
 8002b5a:	d100      	bne.n	8002b5e <__aeabi_dsub+0x1fe>
 8002b5c:	e1b9      	b.n	8002ed2 <__aeabi_dsub+0x572>
 8002b5e:	2280      	movs	r2, #128	; 0x80
 8002b60:	0312      	lsls	r2, r2, #12
 8002b62:	4314      	orrs	r4, r2
 8002b64:	0324      	lsls	r4, r4, #12
 8002b66:	0b24      	lsrs	r4, r4, #12
 8002b68:	e79f      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002b6a:	002e      	movs	r6, r5
 8002b6c:	e77e      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002b6e:	0008      	movs	r0, r1
 8002b70:	4310      	orrs	r0, r2
 8002b72:	d100      	bne.n	8002b76 <__aeabi_dsub+0x216>
 8002b74:	e0ca      	b.n	8002d0c <__aeabi_dsub+0x3ac>
 8002b76:	1e58      	subs	r0, r3, #1
 8002b78:	4684      	mov	ip, r0
 8002b7a:	2800      	cmp	r0, #0
 8002b7c:	d000      	beq.n	8002b80 <__aeabi_dsub+0x220>
 8002b7e:	e0e7      	b.n	8002d50 <__aeabi_dsub+0x3f0>
 8002b80:	4452      	add	r2, sl
 8002b82:	4552      	cmp	r2, sl
 8002b84:	4180      	sbcs	r0, r0
 8002b86:	1864      	adds	r4, r4, r1
 8002b88:	4240      	negs	r0, r0
 8002b8a:	1824      	adds	r4, r4, r0
 8002b8c:	0017      	movs	r7, r2
 8002b8e:	2601      	movs	r6, #1
 8002b90:	0223      	lsls	r3, r4, #8
 8002b92:	d507      	bpl.n	8002ba4 <__aeabi_dsub+0x244>
 8002b94:	2602      	movs	r6, #2
 8002b96:	e7cf      	b.n	8002b38 <__aeabi_dsub+0x1d8>
 8002b98:	4664      	mov	r4, ip
 8002b9a:	432c      	orrs	r4, r5
 8002b9c:	d100      	bne.n	8002ba0 <__aeabi_dsub+0x240>
 8002b9e:	e1b3      	b.n	8002f08 <__aeabi_dsub+0x5a8>
 8002ba0:	002c      	movs	r4, r5
 8002ba2:	4667      	mov	r7, ip
 8002ba4:	077b      	lsls	r3, r7, #29
 8002ba6:	d000      	beq.n	8002baa <__aeabi_dsub+0x24a>
 8002ba8:	e762      	b.n	8002a70 <__aeabi_dsub+0x110>
 8002baa:	0763      	lsls	r3, r4, #29
 8002bac:	08ff      	lsrs	r7, r7, #3
 8002bae:	431f      	orrs	r7, r3
 8002bb0:	2501      	movs	r5, #1
 8002bb2:	4643      	mov	r3, r8
 8002bb4:	08e4      	lsrs	r4, r4, #3
 8002bb6:	401d      	ands	r5, r3
 8002bb8:	e793      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002bba:	2d00      	cmp	r5, #0
 8002bbc:	d178      	bne.n	8002cb0 <__aeabi_dsub+0x350>
 8002bbe:	1c75      	adds	r5, r6, #1
 8002bc0:	056d      	lsls	r5, r5, #21
 8002bc2:	0d6d      	lsrs	r5, r5, #21
 8002bc4:	2d01      	cmp	r5, #1
 8002bc6:	dc00      	bgt.n	8002bca <__aeabi_dsub+0x26a>
 8002bc8:	e0f2      	b.n	8002db0 <__aeabi_dsub+0x450>
 8002bca:	4650      	mov	r0, sl
 8002bcc:	1a80      	subs	r0, r0, r2
 8002bce:	4582      	cmp	sl, r0
 8002bd0:	41bf      	sbcs	r7, r7
 8002bd2:	1a65      	subs	r5, r4, r1
 8002bd4:	427f      	negs	r7, r7
 8002bd6:	1bed      	subs	r5, r5, r7
 8002bd8:	4684      	mov	ip, r0
 8002bda:	0228      	lsls	r0, r5, #8
 8002bdc:	d400      	bmi.n	8002be0 <__aeabi_dsub+0x280>
 8002bde:	e08c      	b.n	8002cfa <__aeabi_dsub+0x39a>
 8002be0:	4650      	mov	r0, sl
 8002be2:	1a17      	subs	r7, r2, r0
 8002be4:	42ba      	cmp	r2, r7
 8002be6:	4192      	sbcs	r2, r2
 8002be8:	1b0c      	subs	r4, r1, r4
 8002bea:	4255      	negs	r5, r2
 8002bec:	1b65      	subs	r5, r4, r5
 8002bee:	4698      	mov	r8, r3
 8002bf0:	e714      	b.n	8002a1c <__aeabi_dsub+0xbc>
 8002bf2:	2501      	movs	r5, #1
 8002bf4:	4643      	mov	r3, r8
 8002bf6:	2400      	movs	r4, #0
 8002bf8:	401d      	ands	r5, r3
 8002bfa:	2700      	movs	r7, #0
 8002bfc:	e755      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002bfe:	4c2a      	ldr	r4, [pc, #168]	; (8002ca8 <__aeabi_dsub+0x348>)
 8002c00:	1af6      	subs	r6, r6, r3
 8002c02:	402c      	ands	r4, r5
 8002c04:	e732      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002c06:	003d      	movs	r5, r7
 8002c08:	3828      	subs	r0, #40	; 0x28
 8002c0a:	4085      	lsls	r5, r0
 8002c0c:	2700      	movs	r7, #0
 8002c0e:	e717      	b.n	8002a40 <__aeabi_dsub+0xe0>
 8002c10:	0038      	movs	r0, r7
 8002c12:	f000 fadb 	bl	80031cc <__clzsi2>
 8002c16:	3020      	adds	r0, #32
 8002c18:	e706      	b.n	8002a28 <__aeabi_dsub+0xc8>
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	0017      	movs	r7, r2
 8002c1e:	2100      	movs	r1, #0
 8002c20:	1e7a      	subs	r2, r7, #1
 8002c22:	4197      	sbcs	r7, r2
 8002c24:	e6ee      	b.n	8002a04 <__aeabi_dsub+0xa4>
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d000      	beq.n	8002c2c <__aeabi_dsub+0x2cc>
 8002c2a:	e0e5      	b.n	8002df8 <__aeabi_dsub+0x498>
 8002c2c:	1c73      	adds	r3, r6, #1
 8002c2e:	469c      	mov	ip, r3
 8002c30:	055b      	lsls	r3, r3, #21
 8002c32:	0d5b      	lsrs	r3, r3, #21
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	dc00      	bgt.n	8002c3a <__aeabi_dsub+0x2da>
 8002c38:	e09f      	b.n	8002d7a <__aeabi_dsub+0x41a>
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002c3c:	459c      	cmp	ip, r3
 8002c3e:	d100      	bne.n	8002c42 <__aeabi_dsub+0x2e2>
 8002c40:	e0c5      	b.n	8002dce <__aeabi_dsub+0x46e>
 8002c42:	4452      	add	r2, sl
 8002c44:	4552      	cmp	r2, sl
 8002c46:	4180      	sbcs	r0, r0
 8002c48:	1864      	adds	r4, r4, r1
 8002c4a:	4240      	negs	r0, r0
 8002c4c:	1824      	adds	r4, r4, r0
 8002c4e:	07e7      	lsls	r7, r4, #31
 8002c50:	0852      	lsrs	r2, r2, #1
 8002c52:	4317      	orrs	r7, r2
 8002c54:	0864      	lsrs	r4, r4, #1
 8002c56:	4666      	mov	r6, ip
 8002c58:	e708      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002c5a:	4812      	ldr	r0, [pc, #72]	; (8002ca4 <__aeabi_dsub+0x344>)
 8002c5c:	4285      	cmp	r5, r0
 8002c5e:	d100      	bne.n	8002c62 <__aeabi_dsub+0x302>
 8002c60:	e085      	b.n	8002d6e <__aeabi_dsub+0x40e>
 8002c62:	001d      	movs	r5, r3
 8002c64:	e6bc      	b.n	80029e0 <__aeabi_dsub+0x80>
 8002c66:	0029      	movs	r1, r5
 8002c68:	3e1f      	subs	r6, #31
 8002c6a:	40f1      	lsrs	r1, r6
 8002c6c:	2b20      	cmp	r3, #32
 8002c6e:	d100      	bne.n	8002c72 <__aeabi_dsub+0x312>
 8002c70:	e07f      	b.n	8002d72 <__aeabi_dsub+0x412>
 8002c72:	2240      	movs	r2, #64	; 0x40
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	409d      	lsls	r5, r3
 8002c78:	432f      	orrs	r7, r5
 8002c7a:	1e7d      	subs	r5, r7, #1
 8002c7c:	41af      	sbcs	r7, r5
 8002c7e:	2400      	movs	r4, #0
 8002c80:	430f      	orrs	r7, r1
 8002c82:	2600      	movs	r6, #0
 8002c84:	e78e      	b.n	8002ba4 <__aeabi_dsub+0x244>
 8002c86:	002b      	movs	r3, r5
 8002c88:	000f      	movs	r7, r1
 8002c8a:	3b20      	subs	r3, #32
 8002c8c:	40df      	lsrs	r7, r3
 8002c8e:	2d20      	cmp	r5, #32
 8002c90:	d071      	beq.n	8002d76 <__aeabi_dsub+0x416>
 8002c92:	2340      	movs	r3, #64	; 0x40
 8002c94:	1b5d      	subs	r5, r3, r5
 8002c96:	40a9      	lsls	r1, r5
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	1e51      	subs	r1, r2, #1
 8002c9c:	418a      	sbcs	r2, r1
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	4317      	orrs	r7, r2
 8002ca2:	e6af      	b.n	8002a04 <__aeabi_dsub+0xa4>
 8002ca4:	000007ff 	.word	0x000007ff
 8002ca8:	ff7fffff 	.word	0xff7fffff
 8002cac:	800fffff 	.word	0x800fffff
 8002cb0:	2e00      	cmp	r6, #0
 8002cb2:	d03e      	beq.n	8002d32 <__aeabi_dsub+0x3d2>
 8002cb4:	4eb3      	ldr	r6, [pc, #716]	; (8002f84 <__aeabi_dsub+0x624>)
 8002cb6:	45b4      	cmp	ip, r6
 8002cb8:	d045      	beq.n	8002d46 <__aeabi_dsub+0x3e6>
 8002cba:	2680      	movs	r6, #128	; 0x80
 8002cbc:	0436      	lsls	r6, r6, #16
 8002cbe:	426d      	negs	r5, r5
 8002cc0:	4334      	orrs	r4, r6
 8002cc2:	2d38      	cmp	r5, #56	; 0x38
 8002cc4:	dd00      	ble.n	8002cc8 <__aeabi_dsub+0x368>
 8002cc6:	e0a8      	b.n	8002e1a <__aeabi_dsub+0x4ba>
 8002cc8:	2d1f      	cmp	r5, #31
 8002cca:	dd00      	ble.n	8002cce <__aeabi_dsub+0x36e>
 8002ccc:	e11f      	b.n	8002f0e <__aeabi_dsub+0x5ae>
 8002cce:	2620      	movs	r6, #32
 8002cd0:	0027      	movs	r7, r4
 8002cd2:	4650      	mov	r0, sl
 8002cd4:	1b76      	subs	r6, r6, r5
 8002cd6:	40b7      	lsls	r7, r6
 8002cd8:	40e8      	lsrs	r0, r5
 8002cda:	4307      	orrs	r7, r0
 8002cdc:	4650      	mov	r0, sl
 8002cde:	40b0      	lsls	r0, r6
 8002ce0:	1e46      	subs	r6, r0, #1
 8002ce2:	41b0      	sbcs	r0, r6
 8002ce4:	40ec      	lsrs	r4, r5
 8002ce6:	4338      	orrs	r0, r7
 8002ce8:	1a17      	subs	r7, r2, r0
 8002cea:	42ba      	cmp	r2, r7
 8002cec:	4192      	sbcs	r2, r2
 8002cee:	1b0c      	subs	r4, r1, r4
 8002cf0:	4252      	negs	r2, r2
 8002cf2:	1aa4      	subs	r4, r4, r2
 8002cf4:	4666      	mov	r6, ip
 8002cf6:	4698      	mov	r8, r3
 8002cf8:	e68b      	b.n	8002a12 <__aeabi_dsub+0xb2>
 8002cfa:	4664      	mov	r4, ip
 8002cfc:	4667      	mov	r7, ip
 8002cfe:	432c      	orrs	r4, r5
 8002d00:	d000      	beq.n	8002d04 <__aeabi_dsub+0x3a4>
 8002d02:	e68b      	b.n	8002a1c <__aeabi_dsub+0xbc>
 8002d04:	2500      	movs	r5, #0
 8002d06:	2600      	movs	r6, #0
 8002d08:	2700      	movs	r7, #0
 8002d0a:	e6ea      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002d0c:	001e      	movs	r6, r3
 8002d0e:	e6ad      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d10:	2b1f      	cmp	r3, #31
 8002d12:	dc60      	bgt.n	8002dd6 <__aeabi_dsub+0x476>
 8002d14:	2720      	movs	r7, #32
 8002d16:	1af8      	subs	r0, r7, r3
 8002d18:	000f      	movs	r7, r1
 8002d1a:	4684      	mov	ip, r0
 8002d1c:	4087      	lsls	r7, r0
 8002d1e:	0010      	movs	r0, r2
 8002d20:	40d8      	lsrs	r0, r3
 8002d22:	4307      	orrs	r7, r0
 8002d24:	4660      	mov	r0, ip
 8002d26:	4082      	lsls	r2, r0
 8002d28:	1e50      	subs	r0, r2, #1
 8002d2a:	4182      	sbcs	r2, r0
 8002d2c:	40d9      	lsrs	r1, r3
 8002d2e:	4317      	orrs	r7, r2
 8002d30:	e6f5      	b.n	8002b1e <__aeabi_dsub+0x1be>
 8002d32:	0026      	movs	r6, r4
 8002d34:	4650      	mov	r0, sl
 8002d36:	4306      	orrs	r6, r0
 8002d38:	d005      	beq.n	8002d46 <__aeabi_dsub+0x3e6>
 8002d3a:	43ed      	mvns	r5, r5
 8002d3c:	2d00      	cmp	r5, #0
 8002d3e:	d0d3      	beq.n	8002ce8 <__aeabi_dsub+0x388>
 8002d40:	4e90      	ldr	r6, [pc, #576]	; (8002f84 <__aeabi_dsub+0x624>)
 8002d42:	45b4      	cmp	ip, r6
 8002d44:	d1bd      	bne.n	8002cc2 <__aeabi_dsub+0x362>
 8002d46:	000c      	movs	r4, r1
 8002d48:	0017      	movs	r7, r2
 8002d4a:	4666      	mov	r6, ip
 8002d4c:	4698      	mov	r8, r3
 8002d4e:	e68d      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d50:	488c      	ldr	r0, [pc, #560]	; (8002f84 <__aeabi_dsub+0x624>)
 8002d52:	4283      	cmp	r3, r0
 8002d54:	d00b      	beq.n	8002d6e <__aeabi_dsub+0x40e>
 8002d56:	4663      	mov	r3, ip
 8002d58:	e6d9      	b.n	8002b0e <__aeabi_dsub+0x1ae>
 8002d5a:	2d00      	cmp	r5, #0
 8002d5c:	d000      	beq.n	8002d60 <__aeabi_dsub+0x400>
 8002d5e:	e096      	b.n	8002e8e <__aeabi_dsub+0x52e>
 8002d60:	0008      	movs	r0, r1
 8002d62:	4310      	orrs	r0, r2
 8002d64:	d100      	bne.n	8002d68 <__aeabi_dsub+0x408>
 8002d66:	e0e2      	b.n	8002f2e <__aeabi_dsub+0x5ce>
 8002d68:	000c      	movs	r4, r1
 8002d6a:	0017      	movs	r7, r2
 8002d6c:	4698      	mov	r8, r3
 8002d6e:	4e85      	ldr	r6, [pc, #532]	; (8002f84 <__aeabi_dsub+0x624>)
 8002d70:	e67c      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d72:	2500      	movs	r5, #0
 8002d74:	e780      	b.n	8002c78 <__aeabi_dsub+0x318>
 8002d76:	2100      	movs	r1, #0
 8002d78:	e78e      	b.n	8002c98 <__aeabi_dsub+0x338>
 8002d7a:	0023      	movs	r3, r4
 8002d7c:	4650      	mov	r0, sl
 8002d7e:	4303      	orrs	r3, r0
 8002d80:	2e00      	cmp	r6, #0
 8002d82:	d000      	beq.n	8002d86 <__aeabi_dsub+0x426>
 8002d84:	e0a8      	b.n	8002ed8 <__aeabi_dsub+0x578>
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d100      	bne.n	8002d8c <__aeabi_dsub+0x42c>
 8002d8a:	e0de      	b.n	8002f4a <__aeabi_dsub+0x5ea>
 8002d8c:	000b      	movs	r3, r1
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	d100      	bne.n	8002d94 <__aeabi_dsub+0x434>
 8002d92:	e66b      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002d94:	4452      	add	r2, sl
 8002d96:	4552      	cmp	r2, sl
 8002d98:	4180      	sbcs	r0, r0
 8002d9a:	1864      	adds	r4, r4, r1
 8002d9c:	4240      	negs	r0, r0
 8002d9e:	1824      	adds	r4, r4, r0
 8002da0:	0017      	movs	r7, r2
 8002da2:	0223      	lsls	r3, r4, #8
 8002da4:	d400      	bmi.n	8002da8 <__aeabi_dsub+0x448>
 8002da6:	e6fd      	b.n	8002ba4 <__aeabi_dsub+0x244>
 8002da8:	4b77      	ldr	r3, [pc, #476]	; (8002f88 <__aeabi_dsub+0x628>)
 8002daa:	4666      	mov	r6, ip
 8002dac:	401c      	ands	r4, r3
 8002dae:	e65d      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002db0:	0025      	movs	r5, r4
 8002db2:	4650      	mov	r0, sl
 8002db4:	4305      	orrs	r5, r0
 8002db6:	2e00      	cmp	r6, #0
 8002db8:	d1cf      	bne.n	8002d5a <__aeabi_dsub+0x3fa>
 8002dba:	2d00      	cmp	r5, #0
 8002dbc:	d14f      	bne.n	8002e5e <__aeabi_dsub+0x4fe>
 8002dbe:	000c      	movs	r4, r1
 8002dc0:	4314      	orrs	r4, r2
 8002dc2:	d100      	bne.n	8002dc6 <__aeabi_dsub+0x466>
 8002dc4:	e0a0      	b.n	8002f08 <__aeabi_dsub+0x5a8>
 8002dc6:	000c      	movs	r4, r1
 8002dc8:	0017      	movs	r7, r2
 8002dca:	4698      	mov	r8, r3
 8002dcc:	e64e      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002dce:	4666      	mov	r6, ip
 8002dd0:	2400      	movs	r4, #0
 8002dd2:	2700      	movs	r7, #0
 8002dd4:	e685      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002dd6:	001f      	movs	r7, r3
 8002dd8:	0008      	movs	r0, r1
 8002dda:	3f20      	subs	r7, #32
 8002ddc:	40f8      	lsrs	r0, r7
 8002dde:	0007      	movs	r7, r0
 8002de0:	2b20      	cmp	r3, #32
 8002de2:	d100      	bne.n	8002de6 <__aeabi_dsub+0x486>
 8002de4:	e08e      	b.n	8002f04 <__aeabi_dsub+0x5a4>
 8002de6:	2040      	movs	r0, #64	; 0x40
 8002de8:	1ac3      	subs	r3, r0, r3
 8002dea:	4099      	lsls	r1, r3
 8002dec:	430a      	orrs	r2, r1
 8002dee:	1e51      	subs	r1, r2, #1
 8002df0:	418a      	sbcs	r2, r1
 8002df2:	2100      	movs	r1, #0
 8002df4:	4317      	orrs	r7, r2
 8002df6:	e692      	b.n	8002b1e <__aeabi_dsub+0x1be>
 8002df8:	2e00      	cmp	r6, #0
 8002dfa:	d114      	bne.n	8002e26 <__aeabi_dsub+0x4c6>
 8002dfc:	0026      	movs	r6, r4
 8002dfe:	4650      	mov	r0, sl
 8002e00:	4306      	orrs	r6, r0
 8002e02:	d062      	beq.n	8002eca <__aeabi_dsub+0x56a>
 8002e04:	43db      	mvns	r3, r3
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d15c      	bne.n	8002ec4 <__aeabi_dsub+0x564>
 8002e0a:	1887      	adds	r7, r0, r2
 8002e0c:	4297      	cmp	r7, r2
 8002e0e:	4192      	sbcs	r2, r2
 8002e10:	1864      	adds	r4, r4, r1
 8002e12:	4252      	negs	r2, r2
 8002e14:	18a4      	adds	r4, r4, r2
 8002e16:	4666      	mov	r6, ip
 8002e18:	e687      	b.n	8002b2a <__aeabi_dsub+0x1ca>
 8002e1a:	4650      	mov	r0, sl
 8002e1c:	4320      	orrs	r0, r4
 8002e1e:	1e44      	subs	r4, r0, #1
 8002e20:	41a0      	sbcs	r0, r4
 8002e22:	2400      	movs	r4, #0
 8002e24:	e760      	b.n	8002ce8 <__aeabi_dsub+0x388>
 8002e26:	4e57      	ldr	r6, [pc, #348]	; (8002f84 <__aeabi_dsub+0x624>)
 8002e28:	45b4      	cmp	ip, r6
 8002e2a:	d04e      	beq.n	8002eca <__aeabi_dsub+0x56a>
 8002e2c:	2680      	movs	r6, #128	; 0x80
 8002e2e:	0436      	lsls	r6, r6, #16
 8002e30:	425b      	negs	r3, r3
 8002e32:	4334      	orrs	r4, r6
 8002e34:	2b38      	cmp	r3, #56	; 0x38
 8002e36:	dd00      	ble.n	8002e3a <__aeabi_dsub+0x4da>
 8002e38:	e07f      	b.n	8002f3a <__aeabi_dsub+0x5da>
 8002e3a:	2b1f      	cmp	r3, #31
 8002e3c:	dd00      	ble.n	8002e40 <__aeabi_dsub+0x4e0>
 8002e3e:	e08b      	b.n	8002f58 <__aeabi_dsub+0x5f8>
 8002e40:	2620      	movs	r6, #32
 8002e42:	0027      	movs	r7, r4
 8002e44:	4650      	mov	r0, sl
 8002e46:	1af6      	subs	r6, r6, r3
 8002e48:	40b7      	lsls	r7, r6
 8002e4a:	40d8      	lsrs	r0, r3
 8002e4c:	4307      	orrs	r7, r0
 8002e4e:	4650      	mov	r0, sl
 8002e50:	40b0      	lsls	r0, r6
 8002e52:	1e46      	subs	r6, r0, #1
 8002e54:	41b0      	sbcs	r0, r6
 8002e56:	4307      	orrs	r7, r0
 8002e58:	40dc      	lsrs	r4, r3
 8002e5a:	18bf      	adds	r7, r7, r2
 8002e5c:	e7d6      	b.n	8002e0c <__aeabi_dsub+0x4ac>
 8002e5e:	000d      	movs	r5, r1
 8002e60:	4315      	orrs	r5, r2
 8002e62:	d100      	bne.n	8002e66 <__aeabi_dsub+0x506>
 8002e64:	e602      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002e66:	4650      	mov	r0, sl
 8002e68:	1a80      	subs	r0, r0, r2
 8002e6a:	4582      	cmp	sl, r0
 8002e6c:	41bf      	sbcs	r7, r7
 8002e6e:	1a65      	subs	r5, r4, r1
 8002e70:	427f      	negs	r7, r7
 8002e72:	1bed      	subs	r5, r5, r7
 8002e74:	4684      	mov	ip, r0
 8002e76:	0228      	lsls	r0, r5, #8
 8002e78:	d400      	bmi.n	8002e7c <__aeabi_dsub+0x51c>
 8002e7a:	e68d      	b.n	8002b98 <__aeabi_dsub+0x238>
 8002e7c:	4650      	mov	r0, sl
 8002e7e:	1a17      	subs	r7, r2, r0
 8002e80:	42ba      	cmp	r2, r7
 8002e82:	4192      	sbcs	r2, r2
 8002e84:	1b0c      	subs	r4, r1, r4
 8002e86:	4252      	negs	r2, r2
 8002e88:	1aa4      	subs	r4, r4, r2
 8002e8a:	4698      	mov	r8, r3
 8002e8c:	e5ee      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002e8e:	000d      	movs	r5, r1
 8002e90:	4315      	orrs	r5, r2
 8002e92:	d100      	bne.n	8002e96 <__aeabi_dsub+0x536>
 8002e94:	e76b      	b.n	8002d6e <__aeabi_dsub+0x40e>
 8002e96:	4650      	mov	r0, sl
 8002e98:	0767      	lsls	r7, r4, #29
 8002e9a:	08c0      	lsrs	r0, r0, #3
 8002e9c:	4307      	orrs	r7, r0
 8002e9e:	2080      	movs	r0, #128	; 0x80
 8002ea0:	08e4      	lsrs	r4, r4, #3
 8002ea2:	0300      	lsls	r0, r0, #12
 8002ea4:	4204      	tst	r4, r0
 8002ea6:	d007      	beq.n	8002eb8 <__aeabi_dsub+0x558>
 8002ea8:	08cd      	lsrs	r5, r1, #3
 8002eaa:	4205      	tst	r5, r0
 8002eac:	d104      	bne.n	8002eb8 <__aeabi_dsub+0x558>
 8002eae:	002c      	movs	r4, r5
 8002eb0:	4698      	mov	r8, r3
 8002eb2:	08d7      	lsrs	r7, r2, #3
 8002eb4:	0749      	lsls	r1, r1, #29
 8002eb6:	430f      	orrs	r7, r1
 8002eb8:	0f7b      	lsrs	r3, r7, #29
 8002eba:	00e4      	lsls	r4, r4, #3
 8002ebc:	431c      	orrs	r4, r3
 8002ebe:	00ff      	lsls	r7, r7, #3
 8002ec0:	4e30      	ldr	r6, [pc, #192]	; (8002f84 <__aeabi_dsub+0x624>)
 8002ec2:	e5d3      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002ec4:	4e2f      	ldr	r6, [pc, #188]	; (8002f84 <__aeabi_dsub+0x624>)
 8002ec6:	45b4      	cmp	ip, r6
 8002ec8:	d1b4      	bne.n	8002e34 <__aeabi_dsub+0x4d4>
 8002eca:	000c      	movs	r4, r1
 8002ecc:	0017      	movs	r7, r2
 8002ece:	4666      	mov	r6, ip
 8002ed0:	e5cc      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002ed2:	2700      	movs	r7, #0
 8002ed4:	2400      	movs	r4, #0
 8002ed6:	e5e8      	b.n	8002aaa <__aeabi_dsub+0x14a>
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d039      	beq.n	8002f50 <__aeabi_dsub+0x5f0>
 8002edc:	000b      	movs	r3, r1
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	d100      	bne.n	8002ee4 <__aeabi_dsub+0x584>
 8002ee2:	e744      	b.n	8002d6e <__aeabi_dsub+0x40e>
 8002ee4:	08c0      	lsrs	r0, r0, #3
 8002ee6:	0767      	lsls	r7, r4, #29
 8002ee8:	4307      	orrs	r7, r0
 8002eea:	2080      	movs	r0, #128	; 0x80
 8002eec:	08e4      	lsrs	r4, r4, #3
 8002eee:	0300      	lsls	r0, r0, #12
 8002ef0:	4204      	tst	r4, r0
 8002ef2:	d0e1      	beq.n	8002eb8 <__aeabi_dsub+0x558>
 8002ef4:	08cb      	lsrs	r3, r1, #3
 8002ef6:	4203      	tst	r3, r0
 8002ef8:	d1de      	bne.n	8002eb8 <__aeabi_dsub+0x558>
 8002efa:	08d7      	lsrs	r7, r2, #3
 8002efc:	0749      	lsls	r1, r1, #29
 8002efe:	430f      	orrs	r7, r1
 8002f00:	001c      	movs	r4, r3
 8002f02:	e7d9      	b.n	8002eb8 <__aeabi_dsub+0x558>
 8002f04:	2100      	movs	r1, #0
 8002f06:	e771      	b.n	8002dec <__aeabi_dsub+0x48c>
 8002f08:	2500      	movs	r5, #0
 8002f0a:	2700      	movs	r7, #0
 8002f0c:	e5e9      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002f0e:	002e      	movs	r6, r5
 8002f10:	0027      	movs	r7, r4
 8002f12:	3e20      	subs	r6, #32
 8002f14:	40f7      	lsrs	r7, r6
 8002f16:	2d20      	cmp	r5, #32
 8002f18:	d02f      	beq.n	8002f7a <__aeabi_dsub+0x61a>
 8002f1a:	2640      	movs	r6, #64	; 0x40
 8002f1c:	1b75      	subs	r5, r6, r5
 8002f1e:	40ac      	lsls	r4, r5
 8002f20:	4650      	mov	r0, sl
 8002f22:	4320      	orrs	r0, r4
 8002f24:	1e44      	subs	r4, r0, #1
 8002f26:	41a0      	sbcs	r0, r4
 8002f28:	2400      	movs	r4, #0
 8002f2a:	4338      	orrs	r0, r7
 8002f2c:	e6dc      	b.n	8002ce8 <__aeabi_dsub+0x388>
 8002f2e:	2480      	movs	r4, #128	; 0x80
 8002f30:	2500      	movs	r5, #0
 8002f32:	0324      	lsls	r4, r4, #12
 8002f34:	4e13      	ldr	r6, [pc, #76]	; (8002f84 <__aeabi_dsub+0x624>)
 8002f36:	2700      	movs	r7, #0
 8002f38:	e5d3      	b.n	8002ae2 <__aeabi_dsub+0x182>
 8002f3a:	4650      	mov	r0, sl
 8002f3c:	4320      	orrs	r0, r4
 8002f3e:	0007      	movs	r7, r0
 8002f40:	1e78      	subs	r0, r7, #1
 8002f42:	4187      	sbcs	r7, r0
 8002f44:	2400      	movs	r4, #0
 8002f46:	18bf      	adds	r7, r7, r2
 8002f48:	e760      	b.n	8002e0c <__aeabi_dsub+0x4ac>
 8002f4a:	000c      	movs	r4, r1
 8002f4c:	0017      	movs	r7, r2
 8002f4e:	e58d      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002f50:	000c      	movs	r4, r1
 8002f52:	0017      	movs	r7, r2
 8002f54:	4e0b      	ldr	r6, [pc, #44]	; (8002f84 <__aeabi_dsub+0x624>)
 8002f56:	e589      	b.n	8002a6c <__aeabi_dsub+0x10c>
 8002f58:	001e      	movs	r6, r3
 8002f5a:	0027      	movs	r7, r4
 8002f5c:	3e20      	subs	r6, #32
 8002f5e:	40f7      	lsrs	r7, r6
 8002f60:	2b20      	cmp	r3, #32
 8002f62:	d00c      	beq.n	8002f7e <__aeabi_dsub+0x61e>
 8002f64:	2640      	movs	r6, #64	; 0x40
 8002f66:	1af3      	subs	r3, r6, r3
 8002f68:	409c      	lsls	r4, r3
 8002f6a:	4650      	mov	r0, sl
 8002f6c:	4320      	orrs	r0, r4
 8002f6e:	1e44      	subs	r4, r0, #1
 8002f70:	41a0      	sbcs	r0, r4
 8002f72:	4307      	orrs	r7, r0
 8002f74:	2400      	movs	r4, #0
 8002f76:	18bf      	adds	r7, r7, r2
 8002f78:	e748      	b.n	8002e0c <__aeabi_dsub+0x4ac>
 8002f7a:	2400      	movs	r4, #0
 8002f7c:	e7d0      	b.n	8002f20 <__aeabi_dsub+0x5c0>
 8002f7e:	2400      	movs	r4, #0
 8002f80:	e7f3      	b.n	8002f6a <__aeabi_dsub+0x60a>
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	000007ff 	.word	0x000007ff
 8002f88:	ff7fffff 	.word	0xff7fffff

08002f8c <__aeabi_dcmpun>:
 8002f8c:	b570      	push	{r4, r5, r6, lr}
 8002f8e:	4e0e      	ldr	r6, [pc, #56]	; (8002fc8 <__aeabi_dcmpun+0x3c>)
 8002f90:	030d      	lsls	r5, r1, #12
 8002f92:	031c      	lsls	r4, r3, #12
 8002f94:	0049      	lsls	r1, r1, #1
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	0b2d      	lsrs	r5, r5, #12
 8002f9a:	0d49      	lsrs	r1, r1, #21
 8002f9c:	0b24      	lsrs	r4, r4, #12
 8002f9e:	0d5b      	lsrs	r3, r3, #21
 8002fa0:	42b1      	cmp	r1, r6
 8002fa2:	d004      	beq.n	8002fae <__aeabi_dcmpun+0x22>
 8002fa4:	4908      	ldr	r1, [pc, #32]	; (8002fc8 <__aeabi_dcmpun+0x3c>)
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	428b      	cmp	r3, r1
 8002faa:	d008      	beq.n	8002fbe <__aeabi_dcmpun+0x32>
 8002fac:	bd70      	pop	{r4, r5, r6, pc}
 8002fae:	4305      	orrs	r5, r0
 8002fb0:	2001      	movs	r0, #1
 8002fb2:	2d00      	cmp	r5, #0
 8002fb4:	d1fa      	bne.n	8002fac <__aeabi_dcmpun+0x20>
 8002fb6:	4904      	ldr	r1, [pc, #16]	; (8002fc8 <__aeabi_dcmpun+0x3c>)
 8002fb8:	2000      	movs	r0, #0
 8002fba:	428b      	cmp	r3, r1
 8002fbc:	d1f6      	bne.n	8002fac <__aeabi_dcmpun+0x20>
 8002fbe:	4314      	orrs	r4, r2
 8002fc0:	0020      	movs	r0, r4
 8002fc2:	1e44      	subs	r4, r0, #1
 8002fc4:	41a0      	sbcs	r0, r4
 8002fc6:	e7f1      	b.n	8002fac <__aeabi_dcmpun+0x20>
 8002fc8:	000007ff 	.word	0x000007ff

08002fcc <__aeabi_d2iz>:
 8002fcc:	b530      	push	{r4, r5, lr}
 8002fce:	4d13      	ldr	r5, [pc, #76]	; (800301c <__aeabi_d2iz+0x50>)
 8002fd0:	030a      	lsls	r2, r1, #12
 8002fd2:	004b      	lsls	r3, r1, #1
 8002fd4:	0b12      	lsrs	r2, r2, #12
 8002fd6:	0d5b      	lsrs	r3, r3, #21
 8002fd8:	0fc9      	lsrs	r1, r1, #31
 8002fda:	2400      	movs	r4, #0
 8002fdc:	42ab      	cmp	r3, r5
 8002fde:	dd10      	ble.n	8003002 <__aeabi_d2iz+0x36>
 8002fe0:	4c0f      	ldr	r4, [pc, #60]	; (8003020 <__aeabi_d2iz+0x54>)
 8002fe2:	42a3      	cmp	r3, r4
 8002fe4:	dc0f      	bgt.n	8003006 <__aeabi_d2iz+0x3a>
 8002fe6:	2480      	movs	r4, #128	; 0x80
 8002fe8:	4d0e      	ldr	r5, [pc, #56]	; (8003024 <__aeabi_d2iz+0x58>)
 8002fea:	0364      	lsls	r4, r4, #13
 8002fec:	4322      	orrs	r2, r4
 8002fee:	1aed      	subs	r5, r5, r3
 8002ff0:	2d1f      	cmp	r5, #31
 8002ff2:	dd0b      	ble.n	800300c <__aeabi_d2iz+0x40>
 8002ff4:	480c      	ldr	r0, [pc, #48]	; (8003028 <__aeabi_d2iz+0x5c>)
 8002ff6:	1ac3      	subs	r3, r0, r3
 8002ff8:	40da      	lsrs	r2, r3
 8002ffa:	4254      	negs	r4, r2
 8002ffc:	2900      	cmp	r1, #0
 8002ffe:	d100      	bne.n	8003002 <__aeabi_d2iz+0x36>
 8003000:	0014      	movs	r4, r2
 8003002:	0020      	movs	r0, r4
 8003004:	bd30      	pop	{r4, r5, pc}
 8003006:	4b09      	ldr	r3, [pc, #36]	; (800302c <__aeabi_d2iz+0x60>)
 8003008:	18cc      	adds	r4, r1, r3
 800300a:	e7fa      	b.n	8003002 <__aeabi_d2iz+0x36>
 800300c:	4c08      	ldr	r4, [pc, #32]	; (8003030 <__aeabi_d2iz+0x64>)
 800300e:	40e8      	lsrs	r0, r5
 8003010:	46a4      	mov	ip, r4
 8003012:	4463      	add	r3, ip
 8003014:	409a      	lsls	r2, r3
 8003016:	4302      	orrs	r2, r0
 8003018:	e7ef      	b.n	8002ffa <__aeabi_d2iz+0x2e>
 800301a:	46c0      	nop			; (mov r8, r8)
 800301c:	000003fe 	.word	0x000003fe
 8003020:	0000041d 	.word	0x0000041d
 8003024:	00000433 	.word	0x00000433
 8003028:	00000413 	.word	0x00000413
 800302c:	7fffffff 	.word	0x7fffffff
 8003030:	fffffbed 	.word	0xfffffbed

08003034 <__aeabi_i2d>:
 8003034:	b570      	push	{r4, r5, r6, lr}
 8003036:	2800      	cmp	r0, #0
 8003038:	d030      	beq.n	800309c <__aeabi_i2d+0x68>
 800303a:	17c3      	asrs	r3, r0, #31
 800303c:	18c4      	adds	r4, r0, r3
 800303e:	405c      	eors	r4, r3
 8003040:	0fc5      	lsrs	r5, r0, #31
 8003042:	0020      	movs	r0, r4
 8003044:	f000 f8c2 	bl	80031cc <__clzsi2>
 8003048:	4b17      	ldr	r3, [pc, #92]	; (80030a8 <__aeabi_i2d+0x74>)
 800304a:	4a18      	ldr	r2, [pc, #96]	; (80030ac <__aeabi_i2d+0x78>)
 800304c:	1a1b      	subs	r3, r3, r0
 800304e:	1ad2      	subs	r2, r2, r3
 8003050:	2a1f      	cmp	r2, #31
 8003052:	dd18      	ble.n	8003086 <__aeabi_i2d+0x52>
 8003054:	4a16      	ldr	r2, [pc, #88]	; (80030b0 <__aeabi_i2d+0x7c>)
 8003056:	1ad2      	subs	r2, r2, r3
 8003058:	4094      	lsls	r4, r2
 800305a:	2200      	movs	r2, #0
 800305c:	0324      	lsls	r4, r4, #12
 800305e:	055b      	lsls	r3, r3, #21
 8003060:	0b24      	lsrs	r4, r4, #12
 8003062:	0d5b      	lsrs	r3, r3, #21
 8003064:	2100      	movs	r1, #0
 8003066:	0010      	movs	r0, r2
 8003068:	0324      	lsls	r4, r4, #12
 800306a:	0d0a      	lsrs	r2, r1, #20
 800306c:	0b24      	lsrs	r4, r4, #12
 800306e:	0512      	lsls	r2, r2, #20
 8003070:	4322      	orrs	r2, r4
 8003072:	4c10      	ldr	r4, [pc, #64]	; (80030b4 <__aeabi_i2d+0x80>)
 8003074:	051b      	lsls	r3, r3, #20
 8003076:	4022      	ands	r2, r4
 8003078:	4313      	orrs	r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	07ed      	lsls	r5, r5, #31
 800307e:	085b      	lsrs	r3, r3, #1
 8003080:	432b      	orrs	r3, r5
 8003082:	0019      	movs	r1, r3
 8003084:	bd70      	pop	{r4, r5, r6, pc}
 8003086:	0021      	movs	r1, r4
 8003088:	4091      	lsls	r1, r2
 800308a:	000a      	movs	r2, r1
 800308c:	210b      	movs	r1, #11
 800308e:	1a08      	subs	r0, r1, r0
 8003090:	40c4      	lsrs	r4, r0
 8003092:	055b      	lsls	r3, r3, #21
 8003094:	0324      	lsls	r4, r4, #12
 8003096:	0b24      	lsrs	r4, r4, #12
 8003098:	0d5b      	lsrs	r3, r3, #21
 800309a:	e7e3      	b.n	8003064 <__aeabi_i2d+0x30>
 800309c:	2500      	movs	r5, #0
 800309e:	2300      	movs	r3, #0
 80030a0:	2400      	movs	r4, #0
 80030a2:	2200      	movs	r2, #0
 80030a4:	e7de      	b.n	8003064 <__aeabi_i2d+0x30>
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	0000041e 	.word	0x0000041e
 80030ac:	00000433 	.word	0x00000433
 80030b0:	00000413 	.word	0x00000413
 80030b4:	800fffff 	.word	0x800fffff

080030b8 <__aeabi_ui2d>:
 80030b8:	b510      	push	{r4, lr}
 80030ba:	1e04      	subs	r4, r0, #0
 80030bc:	d028      	beq.n	8003110 <__aeabi_ui2d+0x58>
 80030be:	f000 f885 	bl	80031cc <__clzsi2>
 80030c2:	4b15      	ldr	r3, [pc, #84]	; (8003118 <__aeabi_ui2d+0x60>)
 80030c4:	4a15      	ldr	r2, [pc, #84]	; (800311c <__aeabi_ui2d+0x64>)
 80030c6:	1a1b      	subs	r3, r3, r0
 80030c8:	1ad2      	subs	r2, r2, r3
 80030ca:	2a1f      	cmp	r2, #31
 80030cc:	dd15      	ble.n	80030fa <__aeabi_ui2d+0x42>
 80030ce:	4a14      	ldr	r2, [pc, #80]	; (8003120 <__aeabi_ui2d+0x68>)
 80030d0:	1ad2      	subs	r2, r2, r3
 80030d2:	4094      	lsls	r4, r2
 80030d4:	2200      	movs	r2, #0
 80030d6:	0324      	lsls	r4, r4, #12
 80030d8:	055b      	lsls	r3, r3, #21
 80030da:	0b24      	lsrs	r4, r4, #12
 80030dc:	0d5b      	lsrs	r3, r3, #21
 80030de:	2100      	movs	r1, #0
 80030e0:	0010      	movs	r0, r2
 80030e2:	0324      	lsls	r4, r4, #12
 80030e4:	0d0a      	lsrs	r2, r1, #20
 80030e6:	0b24      	lsrs	r4, r4, #12
 80030e8:	0512      	lsls	r2, r2, #20
 80030ea:	4322      	orrs	r2, r4
 80030ec:	4c0d      	ldr	r4, [pc, #52]	; (8003124 <__aeabi_ui2d+0x6c>)
 80030ee:	051b      	lsls	r3, r3, #20
 80030f0:	4022      	ands	r2, r4
 80030f2:	4313      	orrs	r3, r2
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	0859      	lsrs	r1, r3, #1
 80030f8:	bd10      	pop	{r4, pc}
 80030fa:	0021      	movs	r1, r4
 80030fc:	4091      	lsls	r1, r2
 80030fe:	000a      	movs	r2, r1
 8003100:	210b      	movs	r1, #11
 8003102:	1a08      	subs	r0, r1, r0
 8003104:	40c4      	lsrs	r4, r0
 8003106:	055b      	lsls	r3, r3, #21
 8003108:	0324      	lsls	r4, r4, #12
 800310a:	0b24      	lsrs	r4, r4, #12
 800310c:	0d5b      	lsrs	r3, r3, #21
 800310e:	e7e6      	b.n	80030de <__aeabi_ui2d+0x26>
 8003110:	2300      	movs	r3, #0
 8003112:	2400      	movs	r4, #0
 8003114:	2200      	movs	r2, #0
 8003116:	e7e2      	b.n	80030de <__aeabi_ui2d+0x26>
 8003118:	0000041e 	.word	0x0000041e
 800311c:	00000433 	.word	0x00000433
 8003120:	00000413 	.word	0x00000413
 8003124:	800fffff 	.word	0x800fffff

08003128 <__aeabi_f2d>:
 8003128:	0041      	lsls	r1, r0, #1
 800312a:	0e09      	lsrs	r1, r1, #24
 800312c:	1c4b      	adds	r3, r1, #1
 800312e:	b570      	push	{r4, r5, r6, lr}
 8003130:	b2db      	uxtb	r3, r3
 8003132:	0246      	lsls	r6, r0, #9
 8003134:	0a75      	lsrs	r5, r6, #9
 8003136:	0fc4      	lsrs	r4, r0, #31
 8003138:	2b01      	cmp	r3, #1
 800313a:	dd14      	ble.n	8003166 <__aeabi_f2d+0x3e>
 800313c:	23e0      	movs	r3, #224	; 0xe0
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	076d      	lsls	r5, r5, #29
 8003142:	0b36      	lsrs	r6, r6, #12
 8003144:	18cb      	adds	r3, r1, r3
 8003146:	2100      	movs	r1, #0
 8003148:	0d0a      	lsrs	r2, r1, #20
 800314a:	0028      	movs	r0, r5
 800314c:	0512      	lsls	r2, r2, #20
 800314e:	4d1c      	ldr	r5, [pc, #112]	; (80031c0 <__aeabi_f2d+0x98>)
 8003150:	4332      	orrs	r2, r6
 8003152:	055b      	lsls	r3, r3, #21
 8003154:	402a      	ands	r2, r5
 8003156:	085b      	lsrs	r3, r3, #1
 8003158:	4313      	orrs	r3, r2
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	07e4      	lsls	r4, r4, #31
 800315e:	085b      	lsrs	r3, r3, #1
 8003160:	4323      	orrs	r3, r4
 8003162:	0019      	movs	r1, r3
 8003164:	bd70      	pop	{r4, r5, r6, pc}
 8003166:	2900      	cmp	r1, #0
 8003168:	d114      	bne.n	8003194 <__aeabi_f2d+0x6c>
 800316a:	2d00      	cmp	r5, #0
 800316c:	d01e      	beq.n	80031ac <__aeabi_f2d+0x84>
 800316e:	0028      	movs	r0, r5
 8003170:	f000 f82c 	bl	80031cc <__clzsi2>
 8003174:	280a      	cmp	r0, #10
 8003176:	dc1c      	bgt.n	80031b2 <__aeabi_f2d+0x8a>
 8003178:	230b      	movs	r3, #11
 800317a:	002a      	movs	r2, r5
 800317c:	1a1b      	subs	r3, r3, r0
 800317e:	40da      	lsrs	r2, r3
 8003180:	0003      	movs	r3, r0
 8003182:	3315      	adds	r3, #21
 8003184:	409d      	lsls	r5, r3
 8003186:	4b0f      	ldr	r3, [pc, #60]	; (80031c4 <__aeabi_f2d+0x9c>)
 8003188:	0312      	lsls	r2, r2, #12
 800318a:	1a1b      	subs	r3, r3, r0
 800318c:	055b      	lsls	r3, r3, #21
 800318e:	0b16      	lsrs	r6, r2, #12
 8003190:	0d5b      	lsrs	r3, r3, #21
 8003192:	e7d8      	b.n	8003146 <__aeabi_f2d+0x1e>
 8003194:	2d00      	cmp	r5, #0
 8003196:	d006      	beq.n	80031a6 <__aeabi_f2d+0x7e>
 8003198:	0b32      	lsrs	r2, r6, #12
 800319a:	2680      	movs	r6, #128	; 0x80
 800319c:	0336      	lsls	r6, r6, #12
 800319e:	076d      	lsls	r5, r5, #29
 80031a0:	4316      	orrs	r6, r2
 80031a2:	4b09      	ldr	r3, [pc, #36]	; (80031c8 <__aeabi_f2d+0xa0>)
 80031a4:	e7cf      	b.n	8003146 <__aeabi_f2d+0x1e>
 80031a6:	4b08      	ldr	r3, [pc, #32]	; (80031c8 <__aeabi_f2d+0xa0>)
 80031a8:	2600      	movs	r6, #0
 80031aa:	e7cc      	b.n	8003146 <__aeabi_f2d+0x1e>
 80031ac:	2300      	movs	r3, #0
 80031ae:	2600      	movs	r6, #0
 80031b0:	e7c9      	b.n	8003146 <__aeabi_f2d+0x1e>
 80031b2:	0003      	movs	r3, r0
 80031b4:	002a      	movs	r2, r5
 80031b6:	3b0b      	subs	r3, #11
 80031b8:	409a      	lsls	r2, r3
 80031ba:	2500      	movs	r5, #0
 80031bc:	e7e3      	b.n	8003186 <__aeabi_f2d+0x5e>
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	800fffff 	.word	0x800fffff
 80031c4:	00000389 	.word	0x00000389
 80031c8:	000007ff 	.word	0x000007ff

080031cc <__clzsi2>:
 80031cc:	211c      	movs	r1, #28
 80031ce:	2301      	movs	r3, #1
 80031d0:	041b      	lsls	r3, r3, #16
 80031d2:	4298      	cmp	r0, r3
 80031d4:	d301      	bcc.n	80031da <__clzsi2+0xe>
 80031d6:	0c00      	lsrs	r0, r0, #16
 80031d8:	3910      	subs	r1, #16
 80031da:	0a1b      	lsrs	r3, r3, #8
 80031dc:	4298      	cmp	r0, r3
 80031de:	d301      	bcc.n	80031e4 <__clzsi2+0x18>
 80031e0:	0a00      	lsrs	r0, r0, #8
 80031e2:	3908      	subs	r1, #8
 80031e4:	091b      	lsrs	r3, r3, #4
 80031e6:	4298      	cmp	r0, r3
 80031e8:	d301      	bcc.n	80031ee <__clzsi2+0x22>
 80031ea:	0900      	lsrs	r0, r0, #4
 80031ec:	3904      	subs	r1, #4
 80031ee:	a202      	add	r2, pc, #8	; (adr r2, 80031f8 <__clzsi2+0x2c>)
 80031f0:	5c10      	ldrb	r0, [r2, r0]
 80031f2:	1840      	adds	r0, r0, r1
 80031f4:	4770      	bx	lr
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	02020304 	.word	0x02020304
 80031fc:	01010101 	.word	0x01010101
	...

08003208 <__clzdi2>:
 8003208:	b510      	push	{r4, lr}
 800320a:	2900      	cmp	r1, #0
 800320c:	d103      	bne.n	8003216 <__clzdi2+0xe>
 800320e:	f7ff ffdd 	bl	80031cc <__clzsi2>
 8003212:	3020      	adds	r0, #32
 8003214:	e002      	b.n	800321c <__clzdi2+0x14>
 8003216:	1c08      	adds	r0, r1, #0
 8003218:	f7ff ffd8 	bl	80031cc <__clzsi2>
 800321c:	bd10      	pop	{r4, pc}
 800321e:	46c0      	nop			; (mov r8, r8)

08003220 <_ZN4mbed8AnalogInD1Ev>:
    }

    virtual ~AnalogIn()
    {
        // Do nothing
    }
 8003220:	4770      	bx	lr
	...

08003224 <_ZN4mbed8AnalogIn4lockEv>:
     * @returns
     *   A pointer to the singleton
     */
    T *get()
    {
        if (NULL == _ptr) {
 8003224:	4b04      	ldr	r3, [pc, #16]	; (8003238 <_ZN4mbed8AnalogIn4lockEv+0x14>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d000      	beq.n	800322e <_ZN4mbed8AnalogIn4lockEv+0xa>
protected:

    virtual void lock()
    {
        _mutex->lock();
    }
 800322c:	4770      	bx	lr
            singleton_lock();
            if (NULL == _ptr) {
                _ptr = new (_data) T();
 800322e:	4b02      	ldr	r3, [pc, #8]	; (8003238 <_ZN4mbed8AnalogIn4lockEv+0x14>)
 8003230:	1d1a      	adds	r2, r3, #4
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	e7fa      	b.n	800322c <_ZN4mbed8AnalogIn4lockEv+0x8>
 8003236:	46c0      	nop			; (mov r8, r8)
 8003238:	20000ab4 	.word	0x20000ab4

0800323c <_ZN4mbed8AnalogIn6unlockEv>:
        if (NULL == _ptr) {
 800323c:	4b04      	ldr	r3, [pc, #16]	; (8003250 <_ZN4mbed8AnalogIn6unlockEv+0x14>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d000      	beq.n	8003246 <_ZN4mbed8AnalogIn6unlockEv+0xa>

    virtual void unlock()
    {
        _mutex->unlock();
    }
 8003244:	4770      	bx	lr
                _ptr = new (_data) T();
 8003246:	4b02      	ldr	r3, [pc, #8]	; (8003250 <_ZN4mbed8AnalogIn6unlockEv+0x14>)
 8003248:	1d1a      	adds	r2, r3, #4
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	e7fa      	b.n	8003244 <_ZN4mbed8AnalogIn6unlockEv+0x8>
 800324e:	46c0      	nop			; (mov r8, r8)
 8003250:	20000ab4 	.word	0x20000ab4

08003254 <_ZN4mbed8CallbackIFvvEE13function_callIPS1_EEvPKv>:
        _ops = &ops;
    }

    // Function attributes
    template <typename F>
    static R function_call(const void *p)
 8003254:	b510      	push	{r4, lr}
    {
        return (*(F *)p)();
 8003256:	6803      	ldr	r3, [r0, #0]
 8003258:	4798      	blx	r3
    }
 800325a:	bd10      	pop	{r4, pc}

0800325c <_ZN4mbed8CallbackIFvvEE13function_moveIPS1_EEvPvPKv>:

    template <typename F>
    static void function_move(void *d, const void *p)
    {
        new (d) F(*(F *)p);
 800325c:	2800      	cmp	r0, #0
 800325e:	d001      	beq.n	8003264 <_ZN4mbed8CallbackIFvvEE13function_moveIPS1_EEvPvPKv+0x8>
 8003260:	680b      	ldr	r3, [r1, #0]
 8003262:	6003      	str	r3, [r0, #0]
    }
 8003264:	4770      	bx	lr

08003266 <_ZN4mbed8CallbackIFvvEE13function_dtorIPS1_EEvPv>:

    template <typename F>
    static void function_dtor(void *p)
    {
        ((F *)p)->~F();
    }
 8003266:	4770      	bx	lr

08003268 <_Z16incremento_Servov>:
// instrucciones que se hayan dicho por mensaje.
// Entradas: Ninguna.
// Salidas: Ninguna
//------------------------------------------------------------------------------
void incremento_Servo()
{
 8003268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    static int aux=0;
    static int bajando=0;
    if (init==0)
 800326a:	4b40      	ldr	r3, [pc, #256]	; (800336c <_Z16incremento_Servov+0x104>)
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00c      	beq.n	800328c <_Z16incremento_Servov+0x24>
    {
        aux=1000;
        servo.pulsewidth_us(aux);
        init=1;
    }
    else if((init==1)&&(bajando==0))
 8003272:	2b01      	cmp	r3, #1
 8003274:	d01a      	beq.n	80032ac <_Z16incremento_Servov+0x44>
    {
        servo.pulsewidth_us(aux);
        aux=aux+Velocidad_Servo*Tclk;
        pc.printf("ESTOY SUBIENDO EL SERVO\n\r");
    }
    else if ((init==1)&&(bajando==1))
 8003276:	2b01      	cmp	r3, #1
 8003278:	d040      	beq.n	80032fc <_Z16incremento_Servov+0x94>
        servo.pulsewidth_us(aux);
        aux=aux-Velocidad_Servo*Tclk;
        pc.printf("ESTOY BAJANDO EL SERVO\n\r");
    }
    else {}
    if (aux>=2000)
 800327a:	4b3d      	ldr	r3, [pc, #244]	; (8003370 <_Z16incremento_Servov+0x108>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a3d      	ldr	r2, [pc, #244]	; (8003374 <_Z16incremento_Servov+0x10c>)
 8003280:	4293      	cmp	r3, r2
 8003282:	dc63      	bgt.n	800334c <_Z16incremento_Servov+0xe4>
    {
            bajando=1;
            wait(tiempo);
    }
    else if (aux<1000)
 8003284:	4a3c      	ldr	r2, [pc, #240]	; (8003378 <_Z16incremento_Servov+0x110>)
 8003286:	4293      	cmp	r3, r2
 8003288:	dd68      	ble.n	800335c <_Z16incremento_Servov+0xf4>
        bajando=0;
        wait(tiempo);
        //Reloj_sistema.deattach(&incremento_Servo,Tclk);
    }
    else {}
}
 800328a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        aux=1000;
 800328c:	24fa      	movs	r4, #250	; 0xfa
 800328e:	00a4      	lsls	r4, r4, #2
 8003290:	4b37      	ldr	r3, [pc, #220]	; (8003370 <_Z16incremento_Servov+0x108>)
 8003292:	601c      	str	r4, [r3, #0]
    /** Set the PWM pulsewidth, specified in micro-seconds (int), keeping the period the same.
     *  @param us Change the pulse width of a PWM signal specified in micro-seconds
     */
    void pulsewidth_us(int us)
    {
        core_util_critical_section_enter();
 8003294:	f001 fc42 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 8003298:	0021      	movs	r1, r4
 800329a:	4838      	ldr	r0, [pc, #224]	; (800337c <_Z16incremento_Servov+0x114>)
 800329c:	f004 fa2d 	bl	80076fa <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 80032a0:	f001 fc46 	bl	8004b30 <core_util_critical_section_exit>
        init=1;
 80032a4:	2201      	movs	r2, #1
 80032a6:	4b31      	ldr	r3, [pc, #196]	; (800336c <_Z16incremento_Servov+0x104>)
 80032a8:	701a      	strb	r2, [r3, #0]
 80032aa:	e7e6      	b.n	800327a <_Z16incremento_Servov+0x12>
    else if((init==1)&&(bajando==0))
 80032ac:	4a34      	ldr	r2, [pc, #208]	; (8003380 <_Z16incremento_Servov+0x118>)
 80032ae:	6812      	ldr	r2, [r2, #0]
 80032b0:	2a00      	cmp	r2, #0
 80032b2:	d1e0      	bne.n	8003276 <_Z16incremento_Servov+0xe>
        servo.pulsewidth_us(aux);
 80032b4:	4c2e      	ldr	r4, [pc, #184]	; (8003370 <_Z16incremento_Servov+0x108>)
 80032b6:	6825      	ldr	r5, [r4, #0]
        core_util_critical_section_enter();
 80032b8:	f001 fc30 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 80032bc:	0029      	movs	r1, r5
 80032be:	482f      	ldr	r0, [pc, #188]	; (800337c <_Z16incremento_Servov+0x114>)
 80032c0:	f004 fa1b 	bl	80076fa <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 80032c4:	f001 fc34 	bl	8004b30 <core_util_critical_section_exit>
        aux=aux+Velocidad_Servo*Tclk;
 80032c8:	4b2e      	ldr	r3, [pc, #184]	; (8003384 <_Z16incremento_Servov+0x11c>)
 80032ca:	6818      	ldr	r0, [r3, #0]
 80032cc:	f7ff ff2c 	bl	8003128 <__aeabi_f2d>
 80032d0:	4a2d      	ldr	r2, [pc, #180]	; (8003388 <_Z16incremento_Servov+0x120>)
 80032d2:	4b2e      	ldr	r3, [pc, #184]	; (800338c <_Z16incremento_Servov+0x124>)
 80032d4:	f7ff f8c4 	bl	8002460 <__aeabi_dmul>
 80032d8:	0006      	movs	r6, r0
 80032da:	000f      	movs	r7, r1
 80032dc:	6820      	ldr	r0, [r4, #0]
 80032de:	f7ff fea9 	bl	8003034 <__aeabi_i2d>
 80032e2:	0032      	movs	r2, r6
 80032e4:	003b      	movs	r3, r7
 80032e6:	f7fe f977 	bl	80015d8 <__aeabi_dadd>
 80032ea:	f7ff fe6f 	bl	8002fcc <__aeabi_d2iz>
 80032ee:	6020      	str	r0, [r4, #0]
        pc.printf("ESTOY SUBIENDO EL SERVO\n\r");
 80032f0:	4927      	ldr	r1, [pc, #156]	; (8003390 <_Z16incremento_Servov+0x128>)
 80032f2:	4828      	ldr	r0, [pc, #160]	; (8003394 <_Z16incremento_Servov+0x12c>)
 80032f4:	30bc      	adds	r0, #188	; 0xbc
 80032f6:	f001 fbb9 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
 80032fa:	e7be      	b.n	800327a <_Z16incremento_Servov+0x12>
    else if ((init==1)&&(bajando==1))
 80032fc:	4b20      	ldr	r3, [pc, #128]	; (8003380 <_Z16incremento_Servov+0x118>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d1ba      	bne.n	800327a <_Z16incremento_Servov+0x12>
        servo.pulsewidth_us(aux);
 8003304:	4c1a      	ldr	r4, [pc, #104]	; (8003370 <_Z16incremento_Servov+0x108>)
 8003306:	6825      	ldr	r5, [r4, #0]
        core_util_critical_section_enter();
 8003308:	f001 fc08 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 800330c:	0029      	movs	r1, r5
 800330e:	481b      	ldr	r0, [pc, #108]	; (800337c <_Z16incremento_Servov+0x114>)
 8003310:	f004 f9f3 	bl	80076fa <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 8003314:	f001 fc0c 	bl	8004b30 <core_util_critical_section_exit>
        aux=aux-Velocidad_Servo*Tclk;
 8003318:	4b1a      	ldr	r3, [pc, #104]	; (8003384 <_Z16incremento_Servov+0x11c>)
 800331a:	6818      	ldr	r0, [r3, #0]
 800331c:	f7ff ff04 	bl	8003128 <__aeabi_f2d>
 8003320:	4a19      	ldr	r2, [pc, #100]	; (8003388 <_Z16incremento_Servov+0x120>)
 8003322:	4b1a      	ldr	r3, [pc, #104]	; (800338c <_Z16incremento_Servov+0x124>)
 8003324:	f7ff f89c 	bl	8002460 <__aeabi_dmul>
 8003328:	0006      	movs	r6, r0
 800332a:	000f      	movs	r7, r1
 800332c:	6820      	ldr	r0, [r4, #0]
 800332e:	f7ff fe81 	bl	8003034 <__aeabi_i2d>
 8003332:	0032      	movs	r2, r6
 8003334:	003b      	movs	r3, r7
 8003336:	f7ff fb13 	bl	8002960 <__aeabi_dsub>
 800333a:	f7ff fe47 	bl	8002fcc <__aeabi_d2iz>
 800333e:	6020      	str	r0, [r4, #0]
        pc.printf("ESTOY BAJANDO EL SERVO\n\r");
 8003340:	4915      	ldr	r1, [pc, #84]	; (8003398 <_Z16incremento_Servov+0x130>)
 8003342:	4814      	ldr	r0, [pc, #80]	; (8003394 <_Z16incremento_Servov+0x12c>)
 8003344:	30bc      	adds	r0, #188	; 0xbc
 8003346:	f001 fb91 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
 800334a:	e796      	b.n	800327a <_Z16incremento_Servov+0x12>
            bajando=1;
 800334c:	2201      	movs	r2, #1
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <_Z16incremento_Servov+0x118>)
 8003350:	601a      	str	r2, [r3, #0]
            wait(tiempo);
 8003352:	4b12      	ldr	r3, [pc, #72]	; (800339c <_Z16incremento_Servov+0x134>)
 8003354:	6818      	ldr	r0, [r3, #0]
 8003356:	f002 f8a9 	bl	80054ac <wait>
 800335a:	e796      	b.n	800328a <_Z16incremento_Servov+0x22>
        bajando=0;
 800335c:	2200      	movs	r2, #0
 800335e:	4b08      	ldr	r3, [pc, #32]	; (8003380 <_Z16incremento_Servov+0x118>)
 8003360:	601a      	str	r2, [r3, #0]
        wait(tiempo);
 8003362:	4b0e      	ldr	r3, [pc, #56]	; (800339c <_Z16incremento_Servov+0x134>)
 8003364:	6818      	ldr	r0, [r3, #0]
 8003366:	f002 f8a1 	bl	80054ac <wait>
}
 800336a:	e78e      	b.n	800328a <_Z16incremento_Servov+0x22>
 800336c:	20000910 	.word	0x20000910
 8003370:	20000900 	.word	0x20000900
 8003374:	000007cf 	.word	0x000007cf
 8003378:	000003e7 	.word	0x000003e7
 800337c:	20000a94 	.word	0x20000a94
 8003380:	20000904 	.word	0x20000904
 8003384:	200008f8 	.word	0x200008f8
 8003388:	9999999a 	.word	0x9999999a
 800338c:	3fb99999 	.word	0x3fb99999
 8003390:	0800c414 	.word	0x0800c414
 8003394:	20000914 	.word	0x20000914
 8003398:	0800c430 	.word	0x0800c430
 800339c:	20000ab0 	.word	0x20000ab0

080033a0 <_ZN4mbed6PwmOutD1Ev>:
    ~PwmOut()
 80033a0:	b510      	push	{r4, lr}
 80033a2:	0004      	movs	r4, r0
        core_util_critical_section_enter();
 80033a4:	f001 fbba 	bl	8004b1c <core_util_critical_section_enter>
    }

    /** Unlock deep sleep in case it is locked */
    void unlock_deep_sleep()
    {
        if (_deep_sleep_locked == true) {
 80033a8:	7e23      	ldrb	r3, [r4, #24]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d103      	bne.n	80033b6 <_ZN4mbed6PwmOutD1Ev+0x16>
        core_util_critical_section_exit();
 80033ae:	f001 fbbf 	bl	8004b30 <core_util_critical_section_exit>
    }
 80033b2:	0020      	movs	r0, r4
 80033b4:	bd10      	pop	{r4, pc}
            sleep_manager_unlock_deep_sleep();
 80033b6:	f000 ff03 	bl	80041c0 <sleep_manager_unlock_deep_sleep_internal>
            _deep_sleep_locked = false;
 80033ba:	2300      	movs	r3, #0
 80033bc:	7623      	strb	r3, [r4, #24]
 80033be:	e7f6      	b.n	80033ae <_ZN4mbed6PwmOutD1Ev+0xe>

080033c0 <_ZN4mbed8AnalogInD0Ev>:
    virtual ~AnalogIn()
 80033c0:	b510      	push	{r4, lr}
 80033c2:	0004      	movs	r4, r0
    }
 80033c4:	f002 f852 	bl	800546c <_ZdlPv>
 80033c8:	0020      	movs	r0, r4
 80033ca:	bd10      	pop	{r4, pc}

080033cc <_ZN4mbed6TickerD1Ev>:
    void attach_us(T *obj, M method, us_timestamp_t t)
    {
        attach_us(Callback<void()>(obj, method), t);
    }

    virtual ~Ticker()
 80033cc:	b510      	push	{r4, lr}
 80033ce:	0004      	movs	r4, r0
    {
 80033d0:	4b07      	ldr	r3, [pc, #28]	; (80033f0 <_ZN4mbed6TickerD1Ev+0x24>)
 80033d2:	6003      	str	r3, [r0, #0]
        detach();
 80033d4:	f000 fd6c 	bl	8003eb0 <_ZN4mbed6Ticker6detachEv>
    {
 80033d8:	0020      	movs	r0, r4
 80033da:	3028      	adds	r0, #40	; 0x28
        if (_ops) {
 80033dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <_ZN4mbed6TickerD1Ev+0x1a>
            _ops->dtor(this);
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	4798      	blx	r3
 80033e6:	0020      	movs	r0, r4
 80033e8:	f000 fde0 	bl	8003fac <_ZN4mbed10TimerEventD1Ev>
    }
 80033ec:	0020      	movs	r0, r4
 80033ee:	bd10      	pop	{r4, pc}
 80033f0:	0800c624 	.word	0x0800c624

080033f4 <_ZN4mbed6SerialD1Ev>:
 *     pc.printf("Hello World\n");
 * }
 * @endcode
 * @ingroup drivers
 */
class Serial : public SerialBase, public Stream, private NonCopyable<Serial> {
 80033f4:	b510      	push	{r4, lr}
 80033f6:	0004      	movs	r4, r0
 80033f8:	4b08      	ldr	r3, [pc, #32]	; (800341c <_ZN4mbed6SerialD1Ev+0x28>)
 80033fa:	6003      	str	r3, [r0, #0]
 80033fc:	0019      	movs	r1, r3
 80033fe:	3120      	adds	r1, #32
 8003400:	22bc      	movs	r2, #188	; 0xbc
 8003402:	5081      	str	r1, [r0, r2]
 8003404:	3380      	adds	r3, #128	; 0x80
 8003406:	3204      	adds	r2, #4
 8003408:	5083      	str	r3, [r0, r2]
 800340a:	30bc      	adds	r0, #188	; 0xbc
 800340c:	f001 fb04 	bl	8004a18 <_ZN4mbed6StreamD1Ev>
 8003410:	0020      	movs	r0, r4
 8003412:	f000 fce5 	bl	8003de0 <_ZN4mbed10SerialBaseD1Ev>
 8003416:	0020      	movs	r0, r4
 8003418:	bd10      	pop	{r4, pc}
 800341a:	46c0      	nop			; (mov r8, r8)
 800341c:	0800c57c 	.word	0x0800c57c

08003420 <_ZThn188_N4mbed6SerialD1Ev>:
 8003420:	b408      	push	{r3}
 8003422:	4b02      	ldr	r3, [pc, #8]	; (800342c <_ZThn188_N4mbed6SerialD1Ev+0xc>)
 8003424:	469c      	mov	ip, r3
 8003426:	38bc      	subs	r0, #188	; 0xbc
 8003428:	bc08      	pop	{r3}
 800342a:	4760      	bx	ip
 800342c:	080033f5 	.word	0x080033f5

08003430 <_ZThn192_N4mbed6SerialD1Ev>:
 8003430:	b408      	push	{r3}
 8003432:	4b02      	ldr	r3, [pc, #8]	; (800343c <_ZThn192_N4mbed6SerialD1Ev+0xc>)
 8003434:	469c      	mov	ip, r3
 8003436:	38c0      	subs	r0, #192	; 0xc0
 8003438:	bc08      	pop	{r3}
 800343a:	4760      	bx	ip
 800343c:	080033f5 	.word	0x080033f5

08003440 <_Z17adquirir_entradasv>:
{
 8003440:	b570      	push	{r4, r5, r6, lr}
        lock();
 8003442:	4c37      	ldr	r4, [pc, #220]	; (8003520 <_Z17adquirir_entradasv+0xe0>)
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	0020      	movs	r0, r4
 800344a:	4798      	blx	r3
        float ret = analogin_read(&_adc);
 800344c:	1d20      	adds	r0, r4, #4
 800344e:	f003 fdcd 	bl	8006fec <analogin_read>
 8003452:	1c05      	adds	r5, r0, #0
        unlock();
 8003454:	6823      	ldr	r3, [r4, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	0020      	movs	r0, r4
 800345a:	4798      	blx	r3
    temp=sensor_temperatura.read()*330; //Lectura de la temperatura en C
 800345c:	4931      	ldr	r1, [pc, #196]	; (8003524 <_Z17adquirir_entradasv+0xe4>)
 800345e:	1c28      	adds	r0, r5, #0
 8003460:	f7fd fd48 	bl	8000ef4 <__aeabi_fmul>
 8003464:	4b30      	ldr	r3, [pc, #192]	; (8003528 <_Z17adquirir_entradasv+0xe8>)
 8003466:	6018      	str	r0, [r3, #0]
        lock();
 8003468:	4c30      	ldr	r4, [pc, #192]	; (800352c <_Z17adquirir_entradasv+0xec>)
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	0020      	movs	r0, r4
 8003470:	4798      	blx	r3
        float ret = analogin_read(&_adc);
 8003472:	1d20      	adds	r0, r4, #4
 8003474:	f003 fdba 	bl	8006fec <analogin_read>
 8003478:	1c05      	adds	r5, r0, #0
        unlock();
 800347a:	6823      	ldr	r3, [r4, #0]
 800347c:	68db      	ldr	r3, [r3, #12]
 800347e:	0020      	movs	r0, r4
 8003480:	4798      	blx	r3
    pot=potenciometro.read(); //Lectura del potenciometro en por uno.
 8003482:	4b2b      	ldr	r3, [pc, #172]	; (8003530 <_Z17adquirir_entradasv+0xf0>)
 8003484:	601d      	str	r5, [r3, #0]
        core_util_critical_section_enter();
 8003486:	f001 fb49 	bl	8004b1c <core_util_critical_section_enter>
        float val = pwmout_read(&_pwm);
 800348a:	482a      	ldr	r0, [pc, #168]	; (8003534 <_Z17adquirir_entradasv+0xf4>)
 800348c:	f003 ffca 	bl	8007424 <pwmout_read>
        core_util_critical_section_exit();
 8003490:	f001 fb4e 	bl	8004b30 <core_util_critical_section_exit>
    if((Habilitacion&0x01)==0x01)
 8003494:	4b28      	ldr	r3, [pc, #160]	; (8003538 <_Z17adquirir_entradasv+0xf8>)
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	07db      	lsls	r3, r3, #31
 800349a:	d408      	bmi.n	80034ae <_Z17adquirir_entradasv+0x6e>
    if((Habilitacion&0x02)==0x02)
 800349c:	4b26      	ldr	r3, [pc, #152]	; (8003538 <_Z17adquirir_entradasv+0xf8>)
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	079b      	lsls	r3, r3, #30
 80034a2:	d410      	bmi.n	80034c6 <_Z17adquirir_entradasv+0x86>
    if((Habilitacion&0x04)==0x04)
 80034a4:	4b24      	ldr	r3, [pc, #144]	; (8003538 <_Z17adquirir_entradasv+0xf8>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	075b      	lsls	r3, r3, #29
 80034aa:	d420      	bmi.n	80034ee <_Z17adquirir_entradasv+0xae>
}
 80034ac:	bd70      	pop	{r4, r5, r6, pc}
        pc.printf("Temperatura: %f grados Celsius\n\r",temp);
 80034ae:	4b1e      	ldr	r3, [pc, #120]	; (8003528 <_Z17adquirir_entradasv+0xe8>)
 80034b0:	6818      	ldr	r0, [r3, #0]
 80034b2:	f7ff fe39 	bl	8003128 <__aeabi_f2d>
 80034b6:	0002      	movs	r2, r0
 80034b8:	000b      	movs	r3, r1
 80034ba:	4920      	ldr	r1, [pc, #128]	; (800353c <_Z17adquirir_entradasv+0xfc>)
 80034bc:	4820      	ldr	r0, [pc, #128]	; (8003540 <_Z17adquirir_entradasv+0x100>)
 80034be:	30bc      	adds	r0, #188	; 0xbc
 80034c0:	f001 fad4 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
 80034c4:	e7ea      	b.n	800349c <_Z17adquirir_entradasv+0x5c>
        DC=pot*1000+1000; // Recta que me va a configurar la posicion del servo
 80034c6:	491f      	ldr	r1, [pc, #124]	; (8003544 <_Z17adquirir_entradasv+0x104>)
 80034c8:	4b19      	ldr	r3, [pc, #100]	; (8003530 <_Z17adquirir_entradasv+0xf0>)
 80034ca:	6818      	ldr	r0, [r3, #0]
 80034cc:	f7fd fd12 	bl	8000ef4 <__aeabi_fmul>
 80034d0:	491c      	ldr	r1, [pc, #112]	; (8003544 <_Z17adquirir_entradasv+0x104>)
 80034d2:	f7fd f98d 	bl	80007f0 <__aeabi_fadd>
 80034d6:	f7fd ffc9 	bl	800146c <__aeabi_f2iz>
 80034da:	0004      	movs	r4, r0
        core_util_critical_section_enter();
 80034dc:	f001 fb1e 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 80034e0:	0021      	movs	r1, r4
 80034e2:	4814      	ldr	r0, [pc, #80]	; (8003534 <_Z17adquirir_entradasv+0xf4>)
 80034e4:	f004 f909 	bl	80076fa <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 80034e8:	f001 fb22 	bl	8004b30 <core_util_critical_section_exit>
 80034ec:	e7da      	b.n	80034a4 <_Z17adquirir_entradasv+0x64>
        core_util_critical_section_enter();
 80034ee:	f001 fb15 	bl	8004b1c <core_util_critical_section_enter>
        float val = pwmout_read(&_pwm);
 80034f2:	4810      	ldr	r0, [pc, #64]	; (8003534 <_Z17adquirir_entradasv+0xf4>)
 80034f4:	f003 ff96 	bl	8007424 <pwmout_read>
 80034f8:	1c04      	adds	r4, r0, #0
        core_util_critical_section_exit();
 80034fa:	f001 fb19 	bl	8004b30 <core_util_critical_section_exit>
        pos_servo=90*Tpwm*servo.read()-90;
 80034fe:	4912      	ldr	r1, [pc, #72]	; (8003548 <_Z17adquirir_entradasv+0x108>)
 8003500:	1c20      	adds	r0, r4, #0
 8003502:	f7fd fcf7 	bl	8000ef4 <__aeabi_fmul>
 8003506:	4911      	ldr	r1, [pc, #68]	; (800354c <_Z17adquirir_entradasv+0x10c>)
 8003508:	f7fd fe14 	bl	8001134 <__aeabi_fsub>
        pc.printf("Posicion del servo: %f \n\r",pos_servo);//Tengo que aadir una variable que me mire la posicion del servo
 800350c:	f7ff fe0c 	bl	8003128 <__aeabi_f2d>
 8003510:	0002      	movs	r2, r0
 8003512:	000b      	movs	r3, r1
 8003514:	490e      	ldr	r1, [pc, #56]	; (8003550 <_Z17adquirir_entradasv+0x110>)
 8003516:	480a      	ldr	r0, [pc, #40]	; (8003540 <_Z17adquirir_entradasv+0x100>)
 8003518:	30bc      	adds	r0, #188	; 0xbc
 800351a:	f001 faa7 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
}
 800351e:	e7c5      	b.n	80034ac <_Z17adquirir_entradasv+0x6c>
 8003520:	20000a40 	.word	0x20000a40
 8003524:	43a50000 	.word	0x43a50000
 8003528:	2000090c 	.word	0x2000090c
 800352c:	200009ec 	.word	0x200009ec
 8003530:	20000908 	.word	0x20000908
 8003534:	20000a94 	.word	0x20000a94
 8003538:	20000874 	.word	0x20000874
 800353c:	0800c44c 	.word	0x0800c44c
 8003540:	20000914 	.word	0x20000914
 8003544:	447a0000 	.word	0x447a0000
 8003548:	44e10000 	.word	0x44e10000
 800354c:	42b40000 	.word	0x42b40000
 8003550:	0800c470 	.word	0x0800c470

08003554 <_Z10rxCallbackv>:
{
 8003554:	b510      	push	{r4, lr}
 8003556:	b08a      	sub	sp, #40	; 0x28
     * the calls from the SerialBase instead for backwards compatibility. This problem is
     * part of why Stream and Serial should be deprecated.
     */
    bool readable()
    {
        return SerialBase::readable();
 8003558:	4866      	ldr	r0, [pc, #408]	; (80036f4 <_Z10rxCallbackv+0x1a0>)
 800355a:	f000 fbc7 	bl	8003cec <_ZN4mbed10SerialBase8readableEv>
    while(pc.readable())  //Espero a que el buffer del puerto se vacie antes de salir de la interrupcion
 800355e:	2800      	cmp	r0, #0
 8003560:	d100      	bne.n	8003564 <_Z10rxCallbackv+0x10>
 8003562:	e0c4      	b.n	80036ee <_Z10rxCallbackv+0x19a>
        caracter=pc.getc();
 8003564:	4863      	ldr	r0, [pc, #396]	; (80036f4 <_Z10rxCallbackv+0x1a0>)
 8003566:	30bc      	adds	r0, #188	; 0xbc
 8003568:	f001 fa6e 	bl	8004a48 <_ZN4mbed6Stream4getcEv>
 800356c:	b2c0      	uxtb	r0, r0
        if(caracter!='\n') // Caracter que se introduce cuando se presiona el intro en el envio del mensaje
 800356e:	280a      	cmp	r0, #10
 8003570:	d0f2      	beq.n	8003558 <_Z10rxCallbackv+0x4>
            switch(caracter)
 8003572:	3841      	subs	r0, #65	; 0x41
 8003574:	b2c3      	uxtb	r3, r0
 8003576:	2b33      	cmp	r3, #51	; 0x33
 8003578:	d900      	bls.n	800357c <_Z10rxCallbackv+0x28>
 800357a:	e0b2      	b.n	80036e2 <_Z10rxCallbackv+0x18e>
 800357c:	0098      	lsls	r0, r3, #2
 800357e:	4b5e      	ldr	r3, [pc, #376]	; (80036f8 <_Z10rxCallbackv+0x1a4>)
 8003580:	581b      	ldr	r3, [r3, r0]
 8003582:	469f      	mov	pc, r3
                Habilitacion=Habilitacion|0x01;// Pone a 1 el bit menos significativo del byte Habilitacion
 8003584:	4a5d      	ldr	r2, [pc, #372]	; (80036fc <_Z10rxCallbackv+0x1a8>)
 8003586:	7813      	ldrb	r3, [r2, #0]
 8003588:	2101      	movs	r1, #1
 800358a:	430b      	orrs	r3, r1
 800358c:	7013      	strb	r3, [r2, #0]
                break;
 800358e:	e7e3      	b.n	8003558 <_Z10rxCallbackv+0x4>
                Habilitacion=Habilitacion&0xFE; // Pone a 0 el bit menos significativo del byte Habilitacion
 8003590:	4a5a      	ldr	r2, [pc, #360]	; (80036fc <_Z10rxCallbackv+0x1a8>)
 8003592:	7813      	ldrb	r3, [r2, #0]
 8003594:	2101      	movs	r1, #1
 8003596:	438b      	bics	r3, r1
 8003598:	7013      	strb	r3, [r2, #0]
                break;
 800359a:	e7dd      	b.n	8003558 <_Z10rxCallbackv+0x4>
                Habilitacion=Habilitacion|0x02;// Pone a 1 el segundo bit del byte Habilitacion
 800359c:	4a57      	ldr	r2, [pc, #348]	; (80036fc <_Z10rxCallbackv+0x1a8>)
 800359e:	7813      	ldrb	r3, [r2, #0]
 80035a0:	2102      	movs	r1, #2
 80035a2:	430b      	orrs	r3, r1
 80035a4:	7013      	strb	r3, [r2, #0]
                break;
 80035a6:	e7d7      	b.n	8003558 <_Z10rxCallbackv+0x4>
                Habilitacion=Habilitacion&0xFD; // Pone a 0 el segundo bit del byte Habilitacion
 80035a8:	4a54      	ldr	r2, [pc, #336]	; (80036fc <_Z10rxCallbackv+0x1a8>)
 80035aa:	7813      	ldrb	r3, [r2, #0]
 80035ac:	2102      	movs	r1, #2
 80035ae:	438b      	bics	r3, r1
 80035b0:	7013      	strb	r3, [r2, #0]
                break;
 80035b2:	e7d1      	b.n	8003558 <_Z10rxCallbackv+0x4>
                Habilitacion=Habilitacion^0x04;  // Conmuto el tercer bit del byte Habilitacion
 80035b4:	4a51      	ldr	r2, [pc, #324]	; (80036fc <_Z10rxCallbackv+0x1a8>)
 80035b6:	7813      	ldrb	r3, [r2, #0]
 80035b8:	2104      	movs	r1, #4
 80035ba:	404b      	eors	r3, r1
 80035bc:	7013      	strb	r3, [r2, #0]
                break;
 80035be:	e7cb      	b.n	8003558 <_Z10rxCallbackv+0x4>
                aux=pc.getc(); //TENGO QUE DEFINIR UNA VARIABLE QUE ME GUARDE LA POSICION DEL SERVO CODIFICADA EN NUMEROS ASCII, pensar en reescalar valores
 80035c0:	484c      	ldr	r0, [pc, #304]	; (80036f4 <_Z10rxCallbackv+0x1a0>)
 80035c2:	30bc      	adds	r0, #188	; 0xbc
 80035c4:	f001 fa40 	bl	8004a48 <_ZN4mbed6Stream4getcEv>
                aux=(100*aux)/9+644; // decimal 32 es 0 grados y decimal 122 es 90 grados
 80035c8:	2364      	movs	r3, #100	; 0x64
 80035ca:	4358      	muls	r0, r3
 80035cc:	2109      	movs	r1, #9
 80035ce:	f7fc fe4b 	bl	8000268 <__divsi3>
 80035d2:	23a1      	movs	r3, #161	; 0xa1
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	469c      	mov	ip, r3
 80035d8:	4460      	add	r0, ip
 80035da:	4b49      	ldr	r3, [pc, #292]	; (8003700 <_Z10rxCallbackv+0x1ac>)
 80035dc:	6018      	str	r0, [r3, #0]
                if(aux<=1000)
 80035de:	23fa      	movs	r3, #250	; 0xfa
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	4298      	cmp	r0, r3
 80035e4:	dc12      	bgt.n	800360c <_Z10rxCallbackv+0xb8>
                    aux=1000;
 80035e6:	001a      	movs	r2, r3
 80035e8:	4b45      	ldr	r3, [pc, #276]	; (8003700 <_Z10rxCallbackv+0x1ac>)
 80035ea:	601a      	str	r2, [r3, #0]
                servo.pulsewidth_us(aux);
 80035ec:	4b44      	ldr	r3, [pc, #272]	; (8003700 <_Z10rxCallbackv+0x1ac>)
 80035ee:	681c      	ldr	r4, [r3, #0]
        core_util_critical_section_enter();
 80035f0:	f001 fa94 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_pulsewidth_us(&_pwm, us);
 80035f4:	0021      	movs	r1, r4
 80035f6:	4843      	ldr	r0, [pc, #268]	; (8003704 <_Z10rxCallbackv+0x1b0>)
 80035f8:	f004 f87f 	bl	80076fa <pwmout_pulsewidth_us>
        core_util_critical_section_exit();
 80035fc:	f001 fa98 	bl	8004b30 <core_util_critical_section_exit>
                pc.printf("CASO S\n\r");
 8003600:	4941      	ldr	r1, [pc, #260]	; (8003708 <_Z10rxCallbackv+0x1b4>)
 8003602:	483c      	ldr	r0, [pc, #240]	; (80036f4 <_Z10rxCallbackv+0x1a0>)
 8003604:	30bc      	adds	r0, #188	; 0xbc
 8003606:	f001 fa31 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
                break;
 800360a:	e7a5      	b.n	8003558 <_Z10rxCallbackv+0x4>
                else if(aux>=2000)
 800360c:	4b3f      	ldr	r3, [pc, #252]	; (800370c <_Z10rxCallbackv+0x1b8>)
 800360e:	4298      	cmp	r0, r3
 8003610:	ddec      	ble.n	80035ec <_Z10rxCallbackv+0x98>
                    aux=2000;
 8003612:	22fa      	movs	r2, #250	; 0xfa
 8003614:	00d2      	lsls	r2, r2, #3
 8003616:	4b3a      	ldr	r3, [pc, #232]	; (8003700 <_Z10rxCallbackv+0x1ac>)
 8003618:	601a      	str	r2, [r3, #0]
 800361a:	e7e7      	b.n	80035ec <_Z10rxCallbackv+0x98>
                init=0;
 800361c:	2200      	movs	r2, #0
 800361e:	4b3c      	ldr	r3, [pc, #240]	; (8003710 <_Z10rxCallbackv+0x1bc>)
 8003620:	701a      	strb	r2, [r3, #0]
                Velocidad_Servo= pc.getc();
 8003622:	4c34      	ldr	r4, [pc, #208]	; (80036f4 <_Z10rxCallbackv+0x1a0>)
 8003624:	34bc      	adds	r4, #188	; 0xbc
 8003626:	0020      	movs	r0, r4
 8003628:	f001 fa0e 	bl	8004a48 <_ZN4mbed6Stream4getcEv>
 800362c:	f7fd ff3e 	bl	80014ac <__aeabi_i2f>
 8003630:	4b38      	ldr	r3, [pc, #224]	; (8003714 <_Z10rxCallbackv+0x1c0>)
 8003632:	6018      	str	r0, [r3, #0]
                tiempo= pc.getc();
 8003634:	0020      	movs	r0, r4
 8003636:	f001 fa07 	bl	8004a48 <_ZN4mbed6Stream4getcEv>
 800363a:	f7fd ff37 	bl	80014ac <__aeabi_i2f>
                tiempo=tiempo/10;
 800363e:	4936      	ldr	r1, [pc, #216]	; (8003718 <_Z10rxCallbackv+0x1c4>)
 8003640:	f7fd fa68 	bl	8000b14 <__aeabi_fdiv>
 8003644:	4b35      	ldr	r3, [pc, #212]	; (800371c <_Z10rxCallbackv+0x1c8>)
 8003646:	6018      	str	r0, [r3, #0]
                pc.printf("CASO A\n\r");
 8003648:	4935      	ldr	r1, [pc, #212]	; (8003720 <_Z10rxCallbackv+0x1cc>)
 800364a:	0020      	movs	r0, r4
 800364c:	f001 fa0e 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
        memset(this, 0, sizeof(Callback));
 8003650:	2210      	movs	r2, #16
 8003652:	2100      	movs	r1, #0
 8003654:	a802      	add	r0, sp, #8
 8003656:	f005 fc97 	bl	8008f88 <memset>
        new (this) F(f);
 800365a:	4b32      	ldr	r3, [pc, #200]	; (8003724 <_Z10rxCallbackv+0x1d0>)
 800365c:	9302      	str	r3, [sp, #8]
        _ops = &ops;
 800365e:	4b32      	ldr	r3, [pc, #200]	; (8003728 <_Z10rxCallbackv+0x1d4>)
 8003660:	9305      	str	r3, [sp, #20]
        if (func._ops) {
 8003662:	2b00      	cmp	r3, #0
 8003664:	d003      	beq.n	800366e <_Z10rxCallbackv+0x11a>
            func._ops->move(this, &func);
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	a902      	add	r1, sp, #8
 800366a:	a806      	add	r0, sp, #24
 800366c:	4798      	blx	r3
        _ops = func._ops;
 800366e:	9b05      	ldr	r3, [sp, #20]
 8003670:	9309      	str	r3, [sp, #36]	; 0x24
        core_util_critical_section_enter();
 8003672:	f001 fa53 	bl	8004b1c <core_util_critical_section_enter>
        return _ops;
 8003676:	4b2d      	ldr	r3, [pc, #180]	; (800372c <_Z10rxCallbackv+0x1d8>)
 8003678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (!_function && _lock_deepsleep) {
 800367a:	2b00      	cmp	r3, #0
 800367c:	d02a      	beq.n	80036d4 <_Z10rxCallbackv+0x180>
 800367e:	2300      	movs	r3, #0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d12b      	bne.n	80036dc <_Z10rxCallbackv+0x188>
        if (_ops) {
 8003684:	4b29      	ldr	r3, [pc, #164]	; (800372c <_Z10rxCallbackv+0x1d8>)
 8003686:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003688:	2b00      	cmp	r3, #0
 800368a:	d003      	beq.n	8003694 <_Z10rxCallbackv+0x140>
            _ops->dtor(this);
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	4827      	ldr	r0, [pc, #156]	; (800372c <_Z10rxCallbackv+0x1d8>)
 8003690:	3028      	adds	r0, #40	; 0x28
 8003692:	4798      	blx	r3
        if (func._ops) {
 8003694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003696:	2b00      	cmp	r3, #0
 8003698:	d004      	beq.n	80036a4 <_Z10rxCallbackv+0x150>
            func._ops->move(this, &func);
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	a906      	add	r1, sp, #24
 800369e:	4823      	ldr	r0, [pc, #140]	; (800372c <_Z10rxCallbackv+0x1d8>)
 80036a0:	3028      	adds	r0, #40	; 0x28
 80036a2:	4798      	blx	r3
        _ops = func._ops;
 80036a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036a6:	9301      	str	r3, [sp, #4]
 80036a8:	4820      	ldr	r0, [pc, #128]	; (800372c <_Z10rxCallbackv+0x1d8>)
 80036aa:	6343      	str	r3, [r0, #52]	; 0x34
        setup(t);
 80036ac:	4a20      	ldr	r2, [pc, #128]	; (8003730 <_Z10rxCallbackv+0x1dc>)
 80036ae:	2300      	movs	r3, #0
 80036b0:	f000 fc34 	bl	8003f1c <_ZN4mbed6Ticker5setupEy>
        core_util_critical_section_exit();
 80036b4:	f001 fa3c 	bl	8004b30 <core_util_critical_section_exit>
        if (_ops) {
 80036b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <_Z10rxCallbackv+0x170>
            _ops->dtor(this);
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	a806      	add	r0, sp, #24
 80036c2:	4798      	blx	r3
        if (_ops) {
 80036c4:	9b05      	ldr	r3, [sp, #20]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d100      	bne.n	80036cc <_Z10rxCallbackv+0x178>
 80036ca:	e745      	b.n	8003558 <_Z10rxCallbackv+0x4>
            _ops->dtor(this);
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	a802      	add	r0, sp, #8
 80036d0:	4798      	blx	r3
                break;
 80036d2:	e741      	b.n	8003558 <_Z10rxCallbackv+0x4>
        if (!_function && _lock_deepsleep) {
 80036d4:	3338      	adds	r3, #56	; 0x38
 80036d6:	4a15      	ldr	r2, [pc, #84]	; (800372c <_Z10rxCallbackv+0x1d8>)
 80036d8:	5cd3      	ldrb	r3, [r2, r3]
 80036da:	e7d1      	b.n	8003680 <_Z10rxCallbackv+0x12c>
            sleep_manager_lock_deep_sleep();
 80036dc:	f000 fd4e 	bl	800417c <sleep_manager_lock_deep_sleep_internal>
 80036e0:	e7d0      	b.n	8003684 <_Z10rxCallbackv+0x130>
                pc.printf("Error. Introduzca un valor valido\n\r");
 80036e2:	4914      	ldr	r1, [pc, #80]	; (8003734 <_Z10rxCallbackv+0x1e0>)
 80036e4:	4803      	ldr	r0, [pc, #12]	; (80036f4 <_Z10rxCallbackv+0x1a0>)
 80036e6:	30bc      	adds	r0, #188	; 0xbc
 80036e8:	f001 f9c0 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
                break;
 80036ec:	e734      	b.n	8003558 <_Z10rxCallbackv+0x4>
}
 80036ee:	b00a      	add	sp, #40	; 0x28
 80036f0:	bd10      	pop	{r4, pc}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	20000914 	.word	0x20000914
 80036f8:	0800c2e4 	.word	0x0800c2e4
 80036fc:	20000874 	.word	0x20000874
 8003700:	200008fc 	.word	0x200008fc
 8003704:	20000a94 	.word	0x20000a94
 8003708:	0800c3d8 	.word	0x0800c3d8
 800370c:	000007cf 	.word	0x000007cf
 8003710:	20000910 	.word	0x20000910
 8003714:	200008f8 	.word	0x200008f8
 8003718:	41200000 	.word	0x41200000
 800371c:	20000ab0 	.word	0x20000ab0
 8003720:	0800c3e4 	.word	0x0800c3e4
 8003724:	08003269 	.word	0x08003269
 8003728:	0800c3cc 	.word	0x0800c3cc
 800372c:	200008b8 	.word	0x200008b8
 8003730:	000186a0 	.word	0x000186a0
 8003734:	0800c3f0 	.word	0x0800c3f0

08003738 <_ZN4mbed8AnalogInC1E7PinName>:
    AnalogIn(PinName pin)
 8003738:	b510      	push	{r4, lr}
 800373a:	0004      	movs	r4, r0
    {
 800373c:	4b0b      	ldr	r3, [pc, #44]	; (800376c <_ZN4mbed8AnalogInC1E7PinName+0x34>)
 800373e:	6003      	str	r3, [r0, #0]
        if (NULL == _ptr) {
 8003740:	4b0b      	ldr	r3, [pc, #44]	; (8003770 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d008      	beq.n	800375a <_ZN4mbed8AnalogInC1E7PinName+0x22>
        analogin_init(&_adc, pin);
 8003748:	1d20      	adds	r0, r4, #4
 800374a:	f001 ffcf 	bl	80056ec <analogin_init>
 800374e:	4b08      	ldr	r3, [pc, #32]	; (8003770 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d005      	beq.n	8003762 <_ZN4mbed8AnalogInC1E7PinName+0x2a>
    }
 8003756:	0020      	movs	r0, r4
 8003758:	bd10      	pop	{r4, pc}
                _ptr = new (_data) T();
 800375a:	4b05      	ldr	r3, [pc, #20]	; (8003770 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 800375c:	1d1a      	adds	r2, r3, #4
 800375e:	601a      	str	r2, [r3, #0]
 8003760:	e7f2      	b.n	8003748 <_ZN4mbed8AnalogInC1E7PinName+0x10>
 8003762:	4b03      	ldr	r3, [pc, #12]	; (8003770 <_ZN4mbed8AnalogInC1E7PinName+0x38>)
 8003764:	1d1a      	adds	r2, r3, #4
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	e7f5      	b.n	8003756 <_ZN4mbed8AnalogInC1E7PinName+0x1e>
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	0800c3bc 	.word	0x0800c3bc
 8003770:	20000ab4 	.word	0x20000ab4

08003774 <_ZN4mbed6TickerC1Ev>:
    Ticker() : TimerEvent(), _function(0), _lock_deepsleep(true)
 8003774:	b510      	push	{r4, lr}
 8003776:	0004      	movs	r4, r0
 8003778:	f000 fbee 	bl	8003f58 <_ZN4mbed10TimerEventC1Ev>
 800377c:	4b06      	ldr	r3, [pc, #24]	; (8003798 <_ZN4mbed6TickerC1Ev+0x24>)
 800377e:	6023      	str	r3, [r4, #0]
 8003780:	0020      	movs	r0, r4
 8003782:	3028      	adds	r0, #40	; 0x28
            memset(this, 0, sizeof(Callback));
 8003784:	2210      	movs	r2, #16
 8003786:	2100      	movs	r1, #0
 8003788:	f005 fbfe 	bl	8008f88 <memset>
 800378c:	2201      	movs	r2, #1
 800378e:	2338      	movs	r3, #56	; 0x38
 8003790:	54e2      	strb	r2, [r4, r3]
    }
 8003792:	0020      	movs	r0, r4
 8003794:	bd10      	pop	{r4, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	0800c624 	.word	0x0800c624

0800379c <_Z41__static_initialization_and_destruction_0ii>:
}
 800379c:	b570      	push	{r4, r5, r6, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	2801      	cmp	r0, #1
 80037a2:	d001      	beq.n	80037a8 <_Z41__static_initialization_and_destruction_0ii+0xc>
 80037a4:	b002      	add	sp, #8
 80037a6:	bd70      	pop	{r4, r5, r6, pc}
 80037a8:	4b25      	ldr	r3, [pc, #148]	; (8003840 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80037aa:	4299      	cmp	r1, r3
 80037ac:	d1fa      	bne.n	80037a4 <_Z41__static_initialization_and_destruction_0ii+0x8>
AnalogIn sensor_temperatura(A0);
 80037ae:	4d25      	ldr	r5, [pc, #148]	; (8003844 <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80037b0:	2100      	movs	r1, #0
 80037b2:	0028      	movs	r0, r5
 80037b4:	f7ff ffc0 	bl	8003738 <_ZN4mbed8AnalogInC1E7PinName>
 80037b8:	4c23      	ldr	r4, [pc, #140]	; (8003848 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80037ba:	4e24      	ldr	r6, [pc, #144]	; (800384c <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80037bc:	0022      	movs	r2, r4
 80037be:	0031      	movs	r1, r6
 80037c0:	0028      	movs	r0, r5
 80037c2:	f001 fe03 	bl	80053cc <__aeabi_atexit>
AnalogIn potenciometro(A1);
 80037c6:	4d22      	ldr	r5, [pc, #136]	; (8003850 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80037c8:	2101      	movs	r1, #1
 80037ca:	0028      	movs	r0, r5
 80037cc:	f7ff ffb4 	bl	8003738 <_ZN4mbed8AnalogInC1E7PinName>
 80037d0:	0022      	movs	r2, r4
 80037d2:	0031      	movs	r1, r6
 80037d4:	0028      	movs	r0, r5
 80037d6:	f001 fdf9 	bl	80053cc <__aeabi_atexit>
Serial pc(SERIAL_TX,SERIAL_RX); //Utiliza los pines de la conexion de alimentacion del micro para enviar la informacion al PC
 80037da:	4d1e      	ldr	r5, [pc, #120]	; (8003854 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80037dc:	2396      	movs	r3, #150	; 0x96
 80037de:	019b      	lsls	r3, r3, #6
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	2300      	movs	r3, #0
 80037e4:	2203      	movs	r2, #3
 80037e6:	2102      	movs	r1, #2
 80037e8:	0028      	movs	r0, r5
 80037ea:	f000 f9b3 	bl	8003b54 <_ZN4mbed6SerialC1E7PinNameS1_PKci>
 80037ee:	0022      	movs	r2, r4
 80037f0:	4919      	ldr	r1, [pc, #100]	; (8003858 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80037f2:	0028      	movs	r0, r5
 80037f4:	f001 fdea 	bl	80053cc <__aeabi_atexit>
Ticker Lectura_Inputs;
 80037f8:	4d18      	ldr	r5, [pc, #96]	; (800385c <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 80037fa:	0028      	movs	r0, r5
 80037fc:	f7ff ffba 	bl	8003774 <_ZN4mbed6TickerC1Ev>
 8003800:	4e17      	ldr	r6, [pc, #92]	; (8003860 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8003802:	0022      	movs	r2, r4
 8003804:	0031      	movs	r1, r6
 8003806:	0028      	movs	r0, r5
 8003808:	f001 fde0 	bl	80053cc <__aeabi_atexit>
Ticker Reloj_sistema;
 800380c:	4d15      	ldr	r5, [pc, #84]	; (8003864 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 800380e:	0028      	movs	r0, r5
 8003810:	f7ff ffb0 	bl	8003774 <_ZN4mbed6TickerC1Ev>
 8003814:	0022      	movs	r2, r4
 8003816:	0031      	movs	r1, r6
 8003818:	0028      	movs	r0, r5
 800381a:	f001 fdd7 	bl	80053cc <__aeabi_atexit>
    PwmOut(PinName pin) : _deep_sleep_locked(false)
 800381e:	4d12      	ldr	r5, [pc, #72]	; (8003868 <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8003820:	2300      	movs	r3, #0
 8003822:	762b      	strb	r3, [r5, #24]
        core_util_critical_section_enter();
 8003824:	f001 f97a 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_init(&_pwm, pin);
 8003828:	2127      	movs	r1, #39	; 0x27
 800382a:	0028      	movs	r0, r5
 800382c:	f003 fecc 	bl	80075c8 <pwmout_init>
        core_util_critical_section_exit();
 8003830:	f001 f97e 	bl	8004b30 <core_util_critical_section_exit>
PwmOut servo(D9);
 8003834:	0022      	movs	r2, r4
 8003836:	490d      	ldr	r1, [pc, #52]	; (800386c <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 8003838:	0028      	movs	r0, r5
 800383a:	f001 fdc7 	bl	80053cc <__aeabi_atexit>
}
 800383e:	e7b1      	b.n	80037a4 <_Z41__static_initialization_and_destruction_0ii+0x8>
 8003840:	0000ffff 	.word	0x0000ffff
 8003844:	20000a40 	.word	0x20000a40
 8003848:	200000c0 	.word	0x200000c0
 800384c:	08003221 	.word	0x08003221
 8003850:	200009ec 	.word	0x200009ec
 8003854:	20000914 	.word	0x20000914
 8003858:	080033f5 	.word	0x080033f5
 800385c:	20000878 	.word	0x20000878
 8003860:	080033cd 	.word	0x080033cd
 8003864:	200008b8 	.word	0x200008b8
 8003868:	20000a94 	.word	0x20000a94
 800386c:	080033a1 	.word	0x080033a1

08003870 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf>:
    void attach(Callback<void()> func, float t)
 8003870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003872:	b085      	sub	sp, #20
 8003874:	0005      	movs	r5, r0
 8003876:	000c      	movs	r4, r1
 8003878:	1c16      	adds	r6, r2, #0
        if (func._ops) {
 800387a:	68cb      	ldr	r3, [r1, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d002      	beq.n	8003886 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x16>
            func._ops->move(this, &func);
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	4668      	mov	r0, sp
 8003884:	4798      	blx	r3
        _ops = func._ops;
 8003886:	68e3      	ldr	r3, [r4, #12]
 8003888:	9303      	str	r3, [sp, #12]
        attach_us(func, t * 1000000.0f);
 800388a:	491c      	ldr	r1, [pc, #112]	; (80038fc <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x8c>)
 800388c:	1c30      	adds	r0, r6, #0
 800388e:	f7fd fb31 	bl	8000ef4 <__aeabi_fmul>
 8003892:	f7fc fecd 	bl	8000630 <__aeabi_f2ulz>
 8003896:	0006      	movs	r6, r0
 8003898:	000f      	movs	r7, r1
        core_util_critical_section_enter();
 800389a:	f001 f93f 	bl	8004b1c <core_util_critical_section_enter>
        if (!_function && _lock_deepsleep) {
 800389e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d025      	beq.n	80038f0 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x80>
 80038a4:	2300      	movs	r3, #0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d125      	bne.n	80038f6 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x86>
        _function = func;
 80038aa:	002c      	movs	r4, r5
 80038ac:	3428      	adds	r4, #40	; 0x28
        if (this != &that) {
 80038ae:	466b      	mov	r3, sp
 80038b0:	429c      	cmp	r4, r3
 80038b2:	d00e      	beq.n	80038d2 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x62>
        if (_ops) {
 80038b4:	68e3      	ldr	r3, [r4, #12]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d002      	beq.n	80038c0 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x50>
            _ops->dtor(this);
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	0020      	movs	r0, r4
 80038be:	4798      	blx	r3
        if (func._ops) {
 80038c0:	9b03      	ldr	r3, [sp, #12]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d003      	beq.n	80038ce <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x5e>
            func._ops->move(this, &func);
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	4669      	mov	r1, sp
 80038ca:	0020      	movs	r0, r4
 80038cc:	4798      	blx	r3
        _ops = func._ops;
 80038ce:	9b03      	ldr	r3, [sp, #12]
 80038d0:	60e3      	str	r3, [r4, #12]
        setup(t);
 80038d2:	0032      	movs	r2, r6
 80038d4:	003b      	movs	r3, r7
 80038d6:	0028      	movs	r0, r5
 80038d8:	f000 fb20 	bl	8003f1c <_ZN4mbed6Ticker5setupEy>
        core_util_critical_section_exit();
 80038dc:	f001 f928 	bl	8004b30 <core_util_critical_section_exit>
        if (_ops) {
 80038e0:	9b03      	ldr	r3, [sp, #12]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d002      	beq.n	80038ec <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x7c>
            _ops->dtor(this);
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	4668      	mov	r0, sp
 80038ea:	4798      	blx	r3
    }
 80038ec:	b005      	add	sp, #20
 80038ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (!_function && _lock_deepsleep) {
 80038f0:	3338      	adds	r3, #56	; 0x38
 80038f2:	5ceb      	ldrb	r3, [r5, r3]
 80038f4:	e7d7      	b.n	80038a6 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x36>
            sleep_manager_lock_deep_sleep();
 80038f6:	f000 fc41 	bl	800417c <sleep_manager_lock_deep_sleep_internal>
 80038fa:	e7d6      	b.n	80038aa <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf+0x3a>
 80038fc:	49742400 	.word	0x49742400

08003900 <_ZN4mbed6TickerD0Ev>:
    virtual ~Ticker()
 8003900:	b510      	push	{r4, lr}
 8003902:	0004      	movs	r4, r0
    {
 8003904:	4b09      	ldr	r3, [pc, #36]	; (800392c <_ZN4mbed6TickerD0Ev+0x2c>)
 8003906:	6003      	str	r3, [r0, #0]
        detach();
 8003908:	f000 fad2 	bl	8003eb0 <_ZN4mbed6Ticker6detachEv>
    {
 800390c:	0020      	movs	r0, r4
 800390e:	3028      	adds	r0, #40	; 0x28
        if (_ops) {
 8003910:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <_ZN4mbed6TickerD0Ev+0x1a>
            _ops->dtor(this);
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	4798      	blx	r3
 800391a:	0020      	movs	r0, r4
 800391c:	f000 fb46 	bl	8003fac <_ZN4mbed10TimerEventD1Ev>
    }
 8003920:	0020      	movs	r0, r4
 8003922:	f001 fda3 	bl	800546c <_ZdlPv>
 8003926:	0020      	movs	r0, r4
 8003928:	bd10      	pop	{r4, pc}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	0800c624 	.word	0x0800c624

08003930 <main>:
{   pc.printf("\n\rAutor: Samuel Dominguez Cid\n\rPractica 3: Control de servo con Potenciometro e Interrupciones.\n\rTercera parte: Recepcion de comandos por puerto Serie para activar la lectura de la temperatura o de la posicion de servo-motor.\n\r\n\r");
 8003930:	b510      	push	{r4, lr}
 8003932:	b088      	sub	sp, #32
 8003934:	491f      	ldr	r1, [pc, #124]	; (80039b4 <main+0x84>)
 8003936:	4820      	ldr	r0, [pc, #128]	; (80039b8 <main+0x88>)
 8003938:	30bc      	adds	r0, #188	; 0xbc
 800393a:	f001 f897 	bl	8004a6c <_ZN4mbed6Stream6printfEPKcz>
        core_util_critical_section_enter();
 800393e:	f001 f8ed 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_period_ms(&_pwm, ms);
 8003942:	4c1e      	ldr	r4, [pc, #120]	; (80039bc <main+0x8c>)
 8003944:	2114      	movs	r1, #20
 8003946:	0020      	movs	r0, r4
 8003948:	f003 fed0 	bl	80076ec <pwmout_period_ms>
        core_util_critical_section_exit();
 800394c:	f001 f8f0 	bl	8004b30 <core_util_critical_section_exit>
        core_util_critical_section_enter();
 8003950:	f001 f8e4 	bl	8004b1c <core_util_critical_section_enter>
        pwmout_pulsewidth_ms(&_pwm, ms);
 8003954:	2101      	movs	r1, #1
 8003956:	0020      	movs	r0, r4
 8003958:	f003 fee1 	bl	800771e <pwmout_pulsewidth_ms>
        core_util_critical_section_exit();
 800395c:	f001 f8e8 	bl	8004b30 <core_util_critical_section_exit>
        memset(this, 0, sizeof(Callback));
 8003960:	2210      	movs	r2, #16
 8003962:	2100      	movs	r1, #0
 8003964:	4668      	mov	r0, sp
 8003966:	f005 fb0f 	bl	8008f88 <memset>
        new (this) F(f);
 800396a:	4b15      	ldr	r3, [pc, #84]	; (80039c0 <main+0x90>)
 800396c:	9300      	str	r3, [sp, #0]
        _ops = &ops;
 800396e:	4b15      	ldr	r3, [pc, #84]	; (80039c4 <main+0x94>)
 8003970:	9303      	str	r3, [sp, #12]
    Lectura_Inputs.attach(&adquirir_entradas,Tact);
 8003972:	4a15      	ldr	r2, [pc, #84]	; (80039c8 <main+0x98>)
 8003974:	4669      	mov	r1, sp
 8003976:	4815      	ldr	r0, [pc, #84]	; (80039cc <main+0x9c>)
 8003978:	f7ff ff7a 	bl	8003870 <_ZN4mbed6Ticker6attachENS_8CallbackIFvvEEEf>
        if (_ops) {
 800397c:	9b03      	ldr	r3, [sp, #12]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d002      	beq.n	8003988 <main+0x58>
            _ops->dtor(this);
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	4668      	mov	r0, sp
 8003986:	4798      	blx	r3
        memset(this, 0, sizeof(Callback));
 8003988:	2210      	movs	r2, #16
 800398a:	2100      	movs	r1, #0
 800398c:	a804      	add	r0, sp, #16
 800398e:	f005 fafb 	bl	8008f88 <memset>
        new (this) F(f);
 8003992:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <main+0xa0>)
 8003994:	9304      	str	r3, [sp, #16]
        _ops = &ops;
 8003996:	4b0b      	ldr	r3, [pc, #44]	; (80039c4 <main+0x94>)
 8003998:	9307      	str	r3, [sp, #28]
    pc.attach(&rxCallback,Serial::RxIrq);
 800399a:	2200      	movs	r2, #0
 800399c:	a904      	add	r1, sp, #16
 800399e:	4806      	ldr	r0, [pc, #24]	; (80039b8 <main+0x88>)
 80039a0:	f000 f9b4 	bl	8003d0c <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE>
        if (_ops) {
 80039a4:	9b07      	ldr	r3, [sp, #28]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d002      	beq.n	80039b0 <main+0x80>
            _ops->dtor(this);
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	a804      	add	r0, sp, #16
 80039ae:	4798      	blx	r3
 80039b0:	e7fe      	b.n	80039b0 <main+0x80>
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	0800c48c 	.word	0x0800c48c
 80039b8:	20000914 	.word	0x20000914
 80039bc:	20000a94 	.word	0x20000a94
 80039c0:	08003441 	.word	0x08003441
 80039c4:	0800c3cc 	.word	0x0800c3cc
 80039c8:	3c23d70a 	.word	0x3c23d70a
 80039cc:	20000878 	.word	0x20000878
 80039d0:	08003555 	.word	0x08003555

080039d4 <_ZN4mbed6SerialD0Ev>:
class Serial : public SerialBase, public Stream, private NonCopyable<Serial> {
 80039d4:	b510      	push	{r4, lr}
 80039d6:	0004      	movs	r4, r0
 80039d8:	4b09      	ldr	r3, [pc, #36]	; (8003a00 <_ZN4mbed6SerialD0Ev+0x2c>)
 80039da:	6003      	str	r3, [r0, #0]
 80039dc:	0019      	movs	r1, r3
 80039de:	3120      	adds	r1, #32
 80039e0:	22bc      	movs	r2, #188	; 0xbc
 80039e2:	5081      	str	r1, [r0, r2]
 80039e4:	3380      	adds	r3, #128	; 0x80
 80039e6:	3204      	adds	r2, #4
 80039e8:	5083      	str	r3, [r0, r2]
 80039ea:	30bc      	adds	r0, #188	; 0xbc
 80039ec:	f001 f814 	bl	8004a18 <_ZN4mbed6StreamD1Ev>
 80039f0:	0020      	movs	r0, r4
 80039f2:	f000 f9f5 	bl	8003de0 <_ZN4mbed10SerialBaseD1Ev>
 80039f6:	0020      	movs	r0, r4
 80039f8:	f001 fd38 	bl	800546c <_ZdlPv>
 80039fc:	0020      	movs	r0, r4
 80039fe:	bd10      	pop	{r4, pc}
 8003a00:	0800c57c 	.word	0x0800c57c

08003a04 <_ZThn188_N4mbed6SerialD0Ev>:
 8003a04:	b408      	push	{r3}
 8003a06:	4b02      	ldr	r3, [pc, #8]	; (8003a10 <_ZThn188_N4mbed6SerialD0Ev+0xc>)
 8003a08:	469c      	mov	ip, r3
 8003a0a:	38bc      	subs	r0, #188	; 0xbc
 8003a0c:	bc08      	pop	{r3}
 8003a0e:	4760      	bx	ip
 8003a10:	080039d5 	.word	0x080039d5

08003a14 <_ZThn192_N4mbed6SerialD0Ev>:
 8003a14:	b408      	push	{r3}
 8003a16:	4b02      	ldr	r3, [pc, #8]	; (8003a20 <_ZThn192_N4mbed6SerialD0Ev+0xc>)
 8003a18:	469c      	mov	ip, r3
 8003a1a:	38c0      	subs	r0, #192	; 0xc0
 8003a1c:	bc08      	pop	{r3}
 8003a1e:	4760      	bx	ip
 8003a20:	080039d5 	.word	0x080039d5

08003a24 <_GLOBAL__sub_I_sensor_temperatura>:
}
 8003a24:	b510      	push	{r4, lr}
 8003a26:	4902      	ldr	r1, [pc, #8]	; (8003a30 <_GLOBAL__sub_I_sensor_temperatura+0xc>)
 8003a28:	2001      	movs	r0, #1
 8003a2a:	f7ff feb7 	bl	800379c <_Z41__static_initialization_and_destruction_0ii>
 8003a2e:	bd10      	pop	{r4, pc}
 8003a30:	0000ffff 	.word	0x0000ffff

08003a34 <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev>:
            (BufferSize < (((uint64_t) 1) << (sizeof(CounterType) * 8))),
            "Invalid BufferSize for the CounterType"
        );
    }

    ~CircularBuffer()
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	0005      	movs	r5, r0
    {
    }
 8003a38:	1e06      	subs	r6, r0, #0
 8003a3a:	d00c      	beq.n	8003a56 <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0x22>
 8003a3c:	0004      	movs	r4, r0
 8003a3e:	3458      	adds	r4, #88	; 0x58
 8003a40:	42b4      	cmp	r4, r6
 8003a42:	d008      	beq.n	8003a56 <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0x22>
 8003a44:	3c2c      	subs	r4, #44	; 0x2c
    void *rx_buffer;           /**< Rx buffer */
    size_t rx_length;          /**< Length of Rx buffer */
    uint32_t event;            /**< Event for a transaction */
    event_callback_t callback; /**< User's callback */
    uint8_t width;             /**< Buffer's word width (8, 16, 32, 64) */
} transaction_t;
 8003a46:	0020      	movs	r0, r4
 8003a48:	3018      	adds	r0, #24

    /** Destroy a callback
     */
    ~Callback()
    {
        if (_ops) {
 8003a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f7      	beq.n	8003a40 <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0xc>
            _ops->dtor(this);
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	4798      	blx	r3
 8003a54:	e7f4      	b.n	8003a40 <_ZN4mbed14CircularBufferINS_11TransactionINS_3SPIEEELm2EmED1Ev+0xc>
 8003a56:	0028      	movs	r0, r5
 8003a58:	bd70      	pop	{r4, r5, r6, pc}
	...

08003a5c <_Z41__static_initialization_and_destruction_0ii>:
#endif
}

#endif

} // namespace mbed
 8003a5c:	b570      	push	{r4, r5, r6, lr}
 8003a5e:	0004      	movs	r4, r0
 8003a60:	2801      	cmp	r0, #1
 8003a62:	d000      	beq.n	8003a66 <_Z41__static_initialization_and_destruction_0ii+0xa>
 8003a64:	bd70      	pop	{r4, r5, r6, pc}
 8003a66:	4b10      	ldr	r3, [pc, #64]	; (8003aa8 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8003a68:	4299      	cmp	r1, r3
 8003a6a:	d1fb      	bne.n	8003a64 <_Z41__static_initialization_and_destruction_0ii+0x8>
    CircularBuffer() : _head(0), _tail(0), _full(false)
 8003a6c:	4d0f      	ldr	r5, [pc, #60]	; (8003aac <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8003a6e:	2c00      	cmp	r4, #0
 8003a70:	db0f      	blt.n	8003a92 <_Z41__static_initialization_and_destruction_0ii+0x36>
public:
    Transaction(Class *tpointer, const transaction_t &transaction) : _obj(tpointer), _data(transaction)
    {
    }

    Transaction() : _obj(), _data()
 8003a72:	2600      	movs	r6, #0
 8003a74:	0028      	movs	r0, r5
 8003a76:	c040      	stmia	r0!, {r6}
 8003a78:	2228      	movs	r2, #40	; 0x28
 8003a7a:	0031      	movs	r1, r6
 8003a7c:	f005 fa84 	bl	8008f88 <memset>
} transaction_t;
 8003a80:	0028      	movs	r0, r5
 8003a82:	3018      	adds	r0, #24
            memset(this, 0, sizeof(Callback));
 8003a84:	2210      	movs	r2, #16
 8003a86:	0031      	movs	r1, r6
 8003a88:	f005 fa7e 	bl	8008f88 <memset>
 8003a8c:	352c      	adds	r5, #44	; 0x2c
 8003a8e:	3c01      	subs	r4, #1
 8003a90:	e7ed      	b.n	8003a6e <_Z41__static_initialization_and_destruction_0ii+0x12>
 8003a92:	4806      	ldr	r0, [pc, #24]	; (8003aac <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8003a94:	2300      	movs	r3, #0
 8003a96:	6583      	str	r3, [r0, #88]	; 0x58
 8003a98:	65c3      	str	r3, [r0, #92]	; 0x5c
 8003a9a:	2260      	movs	r2, #96	; 0x60
 8003a9c:	5483      	strb	r3, [r0, r2]
CircularBuffer<Transaction<SPI>, TRANSACTION_QUEUE_SIZE_SPI> SPI::_transaction_buffer;
 8003a9e:	4a04      	ldr	r2, [pc, #16]	; (8003ab0 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8003aa0:	4904      	ldr	r1, [pc, #16]	; (8003ab4 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8003aa2:	f001 fc93 	bl	80053cc <__aeabi_atexit>
} // namespace mbed
 8003aa6:	e7dd      	b.n	8003a64 <_Z41__static_initialization_and_destruction_0ii+0x8>
 8003aa8:	0000ffff 	.word	0x0000ffff
 8003aac:	20000abc 	.word	0x20000abc
 8003ab0:	200000c0 	.word	0x200000c0
 8003ab4:	08003a35 	.word	0x08003a35

08003ab8 <_GLOBAL__sub_I__ZN4mbed3SPI19_transaction_bufferE>:
 8003ab8:	b510      	push	{r4, lr}
 8003aba:	4902      	ldr	r1, [pc, #8]	; (8003ac4 <_GLOBAL__sub_I__ZN4mbed3SPI19_transaction_bufferE+0xc>)
 8003abc:	2001      	movs	r0, #1
 8003abe:	f7ff ffcd 	bl	8003a5c <_Z41__static_initialization_and_destruction_0ii>
 8003ac2:	bd10      	pop	{r4, pc}
 8003ac4:	0000ffff 	.word	0x0000ffff

08003ac8 <_ZN4mbed10FileHandle5lseekEli>:
     *    -1 on failure or unsupported
     *  @deprecated Replaced by `off_t FileHandle::seek(off_t offset, int whence = SEEK_SET)'
     *
     */
    MBED_DEPRECATED_SINCE("mbed-os-5.4", "Replaced by FileHandle::seek")
    virtual off_t lseek(off_t offset, int whence)
 8003ac8:	b510      	push	{r4, lr}
    {
        return seek(offset, whence);
 8003aca:	6803      	ldr	r3, [r0, #0]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	4798      	blx	r3
    }
 8003ad0:	bd10      	pop	{r4, pc}

08003ad2 <_ZN4mbed10FileHandle5fsyncEv>:
     *    0 on success or un-needed,
     *   -1 on error
     *  @deprecated Replaced by `int FileHandle::sync()'
     */
    MBED_DEPRECATED_SINCE("mbed-os-5.4", "Replaced by FileHandle::sync")
    virtual int fsync()
 8003ad2:	b510      	push	{r4, lr}
    {
        return sync();
 8003ad4:	6803      	ldr	r3, [r0, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	4798      	blx	r3
    }
 8003ada:	bd10      	pop	{r4, pc}

08003adc <_ZN4mbed10FileHandle4flenEv>:
     *  @returns
     *   Length of the file
     *  @deprecated Replaced by `off_t FileHandle::size()'
     */
    MBED_DEPRECATED_SINCE("mbed-os-5.4", "Replaced by FileHandle::size")
    virtual off_t flen()
 8003adc:	b510      	push	{r4, lr}
    {
        return size();
 8003ade:	6803      	ldr	r3, [r0, #0]
 8003ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ae2:	4798      	blx	r3
    }
 8003ae4:	bd10      	pop	{r4, pc}

08003ae6 <_ZN4mbed10FileHandle12set_blockingEb>:
     *  @return             0 on success
     *  @return             Negative error code on failure
     */
    virtual int set_blocking(bool blocking)
    {
        return blocking ? 0 : -ENOTTY;
 8003ae6:	2900      	cmp	r1, #0
 8003ae8:	d001      	beq.n	8003aee <_ZN4mbed10FileHandle12set_blockingEb+0x8>
 8003aea:	2000      	movs	r0, #0
    }
 8003aec:	4770      	bx	lr
        return blocking ? 0 : -ENOTTY;
 8003aee:	2019      	movs	r0, #25
 8003af0:	4240      	negs	r0, r0
 8003af2:	e7fb      	b.n	8003aec <_ZN4mbed10FileHandle12set_blockingEb+0x6>

08003af4 <_ZNK4mbed10FileHandle11is_blockingEv>:
     *  @return             true for blocking mode, false for non-blocking mode.
     */
    virtual bool is_blocking() const
    {
        return true;
    }
 8003af4:	2001      	movs	r0, #1
 8003af6:	4770      	bx	lr

08003af8 <_ZNK4mbed10FileHandle4pollEs>:
     */
    virtual short poll(short events) const
    {
        // Possible default for real files
        return POLLIN | POLLOUT;
    }
 8003af8:	2011      	movs	r0, #17
 8003afa:	4770      	bx	lr

08003afc <_ZN4mbed10FileHandle5sigioENS_8CallbackIFvvEEE>:
     *  @param func     Function to call on state change
     */
    virtual void sigio(Callback<void()> func)
    {
        //Default for real files. Do nothing for real files.
    }
 8003afc:	4770      	bx	lr

08003afe <_ZN4mbed6Serial4lockEv>:
}

void Serial::lock()
{
    _mutex.lock();
}
 8003afe:	4770      	bx	lr

08003b00 <_ZThn188_N4mbed6Serial4lockEv>:
    }

protected:
    virtual int _getc();
    virtual int _putc(int c);
    virtual void lock();
 8003b00:	b408      	push	{r3}
 8003b02:	4b02      	ldr	r3, [pc, #8]	; (8003b0c <_ZThn188_N4mbed6Serial4lockEv+0xc>)
 8003b04:	469c      	mov	ip, r3
 8003b06:	38bc      	subs	r0, #188	; 0xbc
 8003b08:	bc08      	pop	{r3}
 8003b0a:	4760      	bx	ip
 8003b0c:	08003aff 	.word	0x08003aff

08003b10 <_ZN4mbed6Serial6unlockEv>:

void Serial::unlock()
{
    _mutex.unlock();
}
 8003b10:	4770      	bx	lr
	...

08003b14 <_ZThn188_N4mbed6Serial6unlockEv>:
    virtual void unlock();
 8003b14:	b408      	push	{r3}
 8003b16:	4b02      	ldr	r3, [pc, #8]	; (8003b20 <_ZThn188_N4mbed6Serial6unlockEv+0xc>)
 8003b18:	469c      	mov	ip, r3
 8003b1a:	38bc      	subs	r0, #188	; 0xbc
 8003b1c:	bc08      	pop	{r3}
 8003b1e:	4760      	bx	ip
 8003b20:	08003b11 	.word	0x08003b11

08003b24 <_ZN4mbed6Serial5_getcEv>:
{
 8003b24:	b510      	push	{r4, lr}
    return _base_getc();
 8003b26:	f000 f9a4 	bl	8003e72 <_ZN4mbed10SerialBase10_base_getcEv>
}
 8003b2a:	bd10      	pop	{r4, pc}

08003b2c <_ZThn188_N4mbed6Serial5_getcEv>:
    virtual int _getc();
 8003b2c:	b408      	push	{r3}
 8003b2e:	4b02      	ldr	r3, [pc, #8]	; (8003b38 <_ZThn188_N4mbed6Serial5_getcEv+0xc>)
 8003b30:	469c      	mov	ip, r3
 8003b32:	38bc      	subs	r0, #188	; 0xbc
 8003b34:	bc08      	pop	{r3}
 8003b36:	4760      	bx	ip
 8003b38:	08003b25 	.word	0x08003b25

08003b3c <_ZN4mbed6Serial5_putcEi>:
{
 8003b3c:	b510      	push	{r4, lr}
    return _base_putc(c);
 8003b3e:	f000 f99d 	bl	8003e7c <_ZN4mbed10SerialBase10_base_putcEi>
}
 8003b42:	bd10      	pop	{r4, pc}

08003b44 <_ZThn188_N4mbed6Serial5_putcEi>:
    virtual int _putc(int c);
 8003b44:	b408      	push	{r3}
 8003b46:	4b02      	ldr	r3, [pc, #8]	; (8003b50 <_ZThn188_N4mbed6Serial5_putcEi+0xc>)
 8003b48:	469c      	mov	ip, r3
 8003b4a:	38bc      	subs	r0, #188	; 0xbc
 8003b4c:	bc08      	pop	{r3}
 8003b4e:	4760      	bx	ip
 8003b50:	08003b3d 	.word	0x08003b3d

08003b54 <_ZN4mbed6SerialC1E7PinNameS1_PKci>:
Serial::Serial(PinName tx, PinName rx, const char *name, int baud) : SerialBase(tx, rx, baud), Stream(name)
 8003b54:	b570      	push	{r4, r5, r6, lr}
 8003b56:	0004      	movs	r4, r0
 8003b58:	001d      	movs	r5, r3
 8003b5a:	9b04      	ldr	r3, [sp, #16]
 8003b5c:	f000 f838 	bl	8003bd0 <_ZN4mbed10SerialBaseC1E7PinNameS1_i>
 8003b60:	0020      	movs	r0, r4
 8003b62:	30bc      	adds	r0, #188	; 0xbc
 8003b64:	0029      	movs	r1, r5
 8003b66:	f000 ff2b 	bl	80049c0 <_ZN4mbed6StreamC1EPKc>
 8003b6a:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <_ZN4mbed6SerialC1E7PinNameS1_PKci+0x30>)
 8003b6c:	001a      	movs	r2, r3
 8003b6e:	3208      	adds	r2, #8
 8003b70:	6022      	str	r2, [r4, #0]
 8003b72:	0019      	movs	r1, r3
 8003b74:	3128      	adds	r1, #40	; 0x28
 8003b76:	22bc      	movs	r2, #188	; 0xbc
 8003b78:	50a1      	str	r1, [r4, r2]
 8003b7a:	3388      	adds	r3, #136	; 0x88
 8003b7c:	3204      	adds	r2, #4
 8003b7e:	50a3      	str	r3, [r4, r2]
}
 8003b80:	0020      	movs	r0, r4
 8003b82:	bd70      	pop	{r4, r5, r6, pc}
 8003b84:	0800c574 	.word	0x0800c574

08003b88 <_ZN4mbed10SerialBase12_irq_handlerEm9SerialIrq>:
    core_util_critical_section_exit();
    unlock();
}

void SerialBase::_irq_handler(uint32_t id, SerialIrq irq_type)
{
 8003b88:	b510      	push	{r4, lr}
        return _ops;
 8003b8a:	000b      	movs	r3, r1
 8003b8c:	330a      	adds	r3, #10
 8003b8e:	011b      	lsls	r3, r3, #4
 8003b90:	18c3      	adds	r3, r0, r3
 8003b92:	685b      	ldr	r3, [r3, #4]
    SerialBase *handler = (SerialBase *)id;
    if (handler->_irq[irq_type]) {
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d004      	beq.n	8003ba2 <_ZN4mbed10SerialBase12_irq_handlerEm9SerialIrq+0x1a>
        handler->_irq[irq_type]();
 8003b98:	0109      	lsls	r1, r1, #4
 8003b9a:	3198      	adds	r1, #152	; 0x98
 8003b9c:	1840      	adds	r0, r0, r1
        return _ops->call(this);
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4798      	blx	r3
    }
}
 8003ba2:	bd10      	pop	{r4, pc}

08003ba4 <_ZN4mbed10SerialBase4lockEv>:
}

void SerialBase::lock()
{
    // Stub
}
 8003ba4:	4770      	bx	lr

08003ba6 <_ZN4mbed10SerialBase6unlockEv>:

void SerialBase:: unlock()
{
    // Stub
}
 8003ba6:	4770      	bx	lr

08003ba8 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E>:
        volatile uint32_t callback;
        volatile uint32_t trampoline;
    } __attribute__((__packed__)) CThunkTrampoline;
#endif

    static void trampoline(T *instance, void *context, CCallback *callback)
 8003ba8:	b510      	push	{r4, lr}
    {
        if (instance && *callback) {
 8003baa:	2800      	cmp	r0, #0
 8003bac:	d00b      	beq.n	8003bc6 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x1e>
 8003bae:	6814      	ldr	r4, [r2, #0]
 8003bb0:	2c00      	cmp	r4, #0
 8003bb2:	d009      	beq.n	8003bc8 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x20>
            (static_cast<T *>(instance)->**callback)(context);
 8003bb4:	6853      	ldr	r3, [r2, #4]
 8003bb6:	07da      	lsls	r2, r3, #31
 8003bb8:	d502      	bpl.n	8003bc0 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x18>
 8003bba:	105a      	asrs	r2, r3, #1
 8003bbc:	5882      	ldr	r2, [r0, r2]
 8003bbe:	5914      	ldr	r4, [r2, r4]
 8003bc0:	105b      	asrs	r3, r3, #1
 8003bc2:	18c0      	adds	r0, r0, r3
 8003bc4:	47a0      	blx	r4
        }
    }
 8003bc6:	bd10      	pop	{r4, pc}
        if (instance && *callback) {
 8003bc8:	6853      	ldr	r3, [r2, #4]
 8003bca:	07db      	lsls	r3, r3, #31
 8003bcc:	d4f2      	bmi.n	8003bb4 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0xc>
 8003bce:	e7fa      	b.n	8003bc6 <_ZN6CThunkIN4mbed10SerialBaseEE10trampolineEPS1_PvPMS1_FvS4_E+0x1e>

08003bd0 <_ZN4mbed10SerialBaseC1E7PinNameS1_i>:
SerialBase::SerialBase(PinName tx, PinName rx, int baud) :
 8003bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bd2:	b08b      	sub	sp, #44	; 0x2c
 8003bd4:	0004      	movs	r4, r0
 8003bd6:	9100      	str	r1, [sp, #0]
 8003bd8:	9201      	str	r2, [sp, #4]
 8003bda:	001e      	movs	r6, r3
    _serial(), _baud(baud)
 8003bdc:	4b3e      	ldr	r3, [pc, #248]	; (8003cd8 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x108>)
 8003bde:	3308      	adds	r3, #8
 8003be0:	6003      	str	r3, [r0, #0]
        init(instance, NULL, NULL);
 8003be2:	2500      	movs	r5, #0
 8003be4:	9508      	str	r5, [sp, #32]
 8003be6:	9509      	str	r5, [sp, #36]	; 0x24
 8003be8:	af02      	add	r7, sp, #8
 8003bea:	2208      	movs	r2, #8
 8003bec:	a908      	add	r1, sp, #32
 8003bee:	0038      	movs	r0, r7
 8003bf0:	f005 f9af 	bl	8008f52 <memcpy>

    inline void init(T *instance, CCallback callback, void *context)
    {
        /* remember callback - need to add this level of redirection
           as pointer size for member functions differs between platforms */
        m_callback = callback;
 8003bf4:	0022      	movs	r2, r4
 8003bf6:	3208      	adds	r2, #8
 8003bf8:	cf0a      	ldmia	r7!, {r1, r3}
 8003bfa:	c20a      	stmia	r2!, {r1, r3}

        /* populate thunking trampoline */
        CTHUNK_ASSIGMENT;
 8003bfc:	4b37      	ldr	r3, [pc, #220]	; (8003cdc <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x10c>)
 8003bfe:	6123      	str	r3, [r4, #16]
 8003c00:	4b37      	ldr	r3, [pc, #220]	; (8003ce0 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x110>)
 8003c02:	6163      	str	r3, [r4, #20]
        m_thunk.context = (uint32_t)context;
 8003c04:	61e5      	str	r5, [r4, #28]
        m_thunk.instance = (uint32_t)instance;
 8003c06:	61a4      	str	r4, [r4, #24]
        m_thunk.callback = (uint32_t)&m_callback;
 8003c08:	0023      	movs	r3, r4
 8003c0a:	3308      	adds	r3, #8
 8003c0c:	6223      	str	r3, [r4, #32]
        m_thunk.trampoline = (uint32_t)&trampoline;
 8003c0e:	4b35      	ldr	r3, [pc, #212]	; (8003ce4 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x114>)
 8003c10:	6263      	str	r3, [r4, #36]	; 0x24
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003c12:	f3bf 8f6f 	isb	sy
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003c16:	f3bf 8f4f 	dsb	sy
 8003c1a:	2328      	movs	r3, #40	; 0x28
 8003c1c:	54e5      	strb	r5, [r4, r3]
 8003c1e:	3301      	adds	r3, #1
 8003c20:	54e5      	strb	r5, [r4, r3]
 8003c22:	0020      	movs	r0, r4
 8003c24:	302c      	adds	r0, #44	; 0x2c
            memset(this, 0, sizeof(Callback));
 8003c26:	2210      	movs	r2, #16
 8003c28:	2100      	movs	r1, #0
 8003c2a:	f005 f9ad 	bl	8008f88 <memset>
 8003c2e:	0020      	movs	r0, r4
 8003c30:	303c      	adds	r0, #60	; 0x3c
 8003c32:	2210      	movs	r2, #16
 8003c34:	2100      	movs	r1, #0
 8003c36:	f005 f9a7 	bl	8008f88 <memset>
 8003c3a:	0020      	movs	r0, r4
 8003c3c:	304c      	adds	r0, #76	; 0x4c
 8003c3e:	224c      	movs	r2, #76	; 0x4c
 8003c40:	2100      	movs	r1, #0
 8003c42:	f005 f9a1 	bl	8008f88 <memset>
 8003c46:	0027      	movs	r7, r4
 8003c48:	3798      	adds	r7, #152	; 0x98
 8003c4a:	3501      	adds	r5, #1
 8003c4c:	2d00      	cmp	r5, #0
 8003c4e:	db07      	blt.n	8003c60 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x90>
            memset(this, 0, sizeof(Callback));
 8003c50:	2210      	movs	r2, #16
 8003c52:	2100      	movs	r1, #0
 8003c54:	0038      	movs	r0, r7
 8003c56:	f005 f997 	bl	8008f88 <memset>
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	3d01      	subs	r5, #1
 8003c5e:	e7f5      	b.n	8003c4c <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x7c>
 8003c60:	23b8      	movs	r3, #184	; 0xb8
 8003c62:	50e6      	str	r6, [r4, r3]
    for (size_t i = 0; i < sizeof _irq / sizeof _irq[0]; i++) {
 8003c64:	2600      	movs	r6, #0
 8003c66:	e008      	b.n	8003c7a <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xaa>
        _ops = func._ops;
 8003c68:	9b07      	ldr	r3, [sp, #28]
 8003c6a:	60eb      	str	r3, [r5, #12]
        if (_ops) {
 8003c6c:	9b07      	ldr	r3, [sp, #28]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d002      	beq.n	8003c78 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xa8>
            _ops->dtor(this);
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	a804      	add	r0, sp, #16
 8003c76:	4798      	blx	r3
 8003c78:	3601      	adds	r6, #1
 8003c7a:	2e01      	cmp	r6, #1
 8003c7c:	d818      	bhi.n	8003cb0 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xe0>
        _irq[i] = NULL;
 8003c7e:	0135      	lsls	r5, r6, #4
 8003c80:	3598      	adds	r5, #152	; 0x98
 8003c82:	1965      	adds	r5, r4, r5
            memset(this, 0, sizeof(Callback));
 8003c84:	af04      	add	r7, sp, #16
 8003c86:	2210      	movs	r2, #16
 8003c88:	2100      	movs	r1, #0
 8003c8a:	0038      	movs	r0, r7
 8003c8c:	f005 f97c 	bl	8008f88 <memset>
        if (this != &that) {
 8003c90:	42bd      	cmp	r5, r7
 8003c92:	d0eb      	beq.n	8003c6c <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x9c>
        if (_ops) {
 8003c94:	68eb      	ldr	r3, [r5, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d002      	beq.n	8003ca0 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0xd0>
            _ops->dtor(this);
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	0028      	movs	r0, r5
 8003c9e:	4798      	blx	r3
        if (func._ops) {
 8003ca0:	9b07      	ldr	r3, [sp, #28]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d0e0      	beq.n	8003c68 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x98>
            func._ops->move(this, &func);
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	a904      	add	r1, sp, #16
 8003caa:	0028      	movs	r0, r5
 8003cac:	4798      	blx	r3
 8003cae:	e7db      	b.n	8003c68 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x98>
    serial_init(&_serial, tx, rx);
 8003cb0:	0025      	movs	r5, r4
 8003cb2:	354c      	adds	r5, #76	; 0x4c
 8003cb4:	9a01      	ldr	r2, [sp, #4]
 8003cb6:	9900      	ldr	r1, [sp, #0]
 8003cb8:	0028      	movs	r0, r5
 8003cba:	f003 fdc3 	bl	8007844 <serial_init>
    serial_baud(&_serial, _baud);
 8003cbe:	23b8      	movs	r3, #184	; 0xb8
 8003cc0:	58e1      	ldr	r1, [r4, r3]
 8003cc2:	0028      	movs	r0, r5
 8003cc4:	f003 fd98 	bl	80077f8 <serial_baud>
    serial_irq_handler(&_serial, SerialBase::_irq_handler, (uint32_t)this);
 8003cc8:	0022      	movs	r2, r4
 8003cca:	4907      	ldr	r1, [pc, #28]	; (8003ce8 <_ZN4mbed10SerialBaseC1E7PinNameS1_i+0x118>)
 8003ccc:	0028      	movs	r0, r5
 8003cce:	f003 f8d3 	bl	8006e78 <serial_irq_handler>
}
 8003cd2:	0020      	movs	r0, r4
 8003cd4:	b00b      	add	sp, #44	; 0x2c
 8003cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cd8:	0800c604 	.word	0x0800c604
 8003cdc:	c80fa001 	.word	0xc80fa001
 8003ce0:	00004718 	.word	0x00004718
 8003ce4:	08003ba9 	.word	0x08003ba9
 8003ce8:	08003b89 	.word	0x08003b89

08003cec <_ZN4mbed10SerialBase8readableEv>:
{
 8003cec:	b570      	push	{r4, r5, r6, lr}
 8003cee:	0004      	movs	r4, r0
    lock();
 8003cf0:	6803      	ldr	r3, [r0, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4798      	blx	r3
    int ret = serial_readable(&_serial);
 8003cf6:	0020      	movs	r0, r4
 8003cf8:	304c      	adds	r0, #76	; 0x4c
 8003cfa:	f003 fd17 	bl	800772c <serial_readable>
 8003cfe:	0005      	movs	r5, r0
    unlock();
 8003d00:	6823      	ldr	r3, [r4, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	0020      	movs	r0, r4
 8003d06:	4798      	blx	r3
}
 8003d08:	0028      	movs	r0, r5
 8003d0a:	bd70      	pop	{r4, r5, r6, pc}

08003d0c <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE>:
{
 8003d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	0004      	movs	r4, r0
 8003d12:	000e      	movs	r6, r1
 8003d14:	0017      	movs	r7, r2
    lock();
 8003d16:	6803      	ldr	r3, [r0, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4798      	blx	r3
    core_util_critical_section_enter();
 8003d1c:	f000 fefe 	bl	8004b1c <core_util_critical_section_enter>
    if (func) {
 8003d20:	68f3      	ldr	r3, [r6, #12]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d02b      	beq.n	8003d7e <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x72>
        return _ops;
 8003d26:	003b      	movs	r3, r7
 8003d28:	330a      	adds	r3, #10
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	18e3      	adds	r3, r4, r3
 8003d2e:	685b      	ldr	r3, [r3, #4]
        if (!_irq[type]) {
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d021      	beq.n	8003d78 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x6c>
        _irq[type] = func;
 8003d34:	013d      	lsls	r5, r7, #4
 8003d36:	3598      	adds	r5, #152	; 0x98
 8003d38:	1965      	adds	r5, r4, r5
        if (this != &that) {
 8003d3a:	42ae      	cmp	r6, r5
 8003d3c:	d00e      	beq.n	8003d5c <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x50>
        if (_ops) {
 8003d3e:	68eb      	ldr	r3, [r5, #12]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d002      	beq.n	8003d4a <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x3e>
            _ops->dtor(this);
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	0028      	movs	r0, r5
 8003d48:	4798      	blx	r3
        if (func._ops) {
 8003d4a:	68f3      	ldr	r3, [r6, #12]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d003      	beq.n	8003d58 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x4c>
            func._ops->move(this, &func);
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	0031      	movs	r1, r6
 8003d54:	0028      	movs	r0, r5
 8003d56:	4798      	blx	r3
        _ops = func._ops;
 8003d58:	68f3      	ldr	r3, [r6, #12]
 8003d5a:	60eb      	str	r3, [r5, #12]
        serial_irq_set(&_serial, (SerialIrq)type, 1);
 8003d5c:	0020      	movs	r0, r4
 8003d5e:	304c      	adds	r0, #76	; 0x4c
 8003d60:	2201      	movs	r2, #1
 8003d62:	0039      	movs	r1, r7
 8003d64:	f003 f894 	bl	8006e90 <serial_irq_set>
    core_util_critical_section_exit();
 8003d68:	f000 fee2 	bl	8004b30 <core_util_critical_section_exit>
    unlock();
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	0020      	movs	r0, r4
 8003d72:	4798      	blx	r3
}
 8003d74:	b005      	add	sp, #20
 8003d76:	bdf0      	pop	{r4, r5, r6, r7, pc}
            sleep_manager_lock_deep_sleep();
 8003d78:	f000 fa00 	bl	800417c <sleep_manager_lock_deep_sleep_internal>
 8003d7c:	e7da      	b.n	8003d34 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x28>
        return _ops;
 8003d7e:	003b      	movs	r3, r7
 8003d80:	330a      	adds	r3, #10
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	18e3      	adds	r3, r4, r3
 8003d86:	685b      	ldr	r3, [r3, #4]
        if (_irq[type]) {
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d001      	beq.n	8003d90 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x84>
            sleep_manager_unlock_deep_sleep();
 8003d8c:	f000 fa18 	bl	80041c0 <sleep_manager_unlock_deep_sleep_internal>
        _irq[type] = NULL;
 8003d90:	013d      	lsls	r5, r7, #4
 8003d92:	3598      	adds	r5, #152	; 0x98
 8003d94:	1965      	adds	r5, r4, r5
            memset(this, 0, sizeof(Callback));
 8003d96:	466e      	mov	r6, sp
 8003d98:	2210      	movs	r2, #16
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	4668      	mov	r0, sp
 8003d9e:	f005 f8f3 	bl	8008f88 <memset>
        if (this != &that) {
 8003da2:	42b5      	cmp	r5, r6
 8003da4:	d00e      	beq.n	8003dc4 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xb8>
        if (_ops) {
 8003da6:	68eb      	ldr	r3, [r5, #12]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xa6>
            _ops->dtor(this);
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	0028      	movs	r0, r5
 8003db0:	4798      	blx	r3
        if (func._ops) {
 8003db2:	9b03      	ldr	r3, [sp, #12]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xb4>
            func._ops->move(this, &func);
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	4669      	mov	r1, sp
 8003dbc:	0028      	movs	r0, r5
 8003dbe:	4798      	blx	r3
        _ops = func._ops;
 8003dc0:	9b03      	ldr	r3, [sp, #12]
 8003dc2:	60eb      	str	r3, [r5, #12]
        if (_ops) {
 8003dc4:	9b03      	ldr	r3, [sp, #12]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0xc4>
            _ops->dtor(this);
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	4668      	mov	r0, sp
 8003dce:	4798      	blx	r3
        serial_irq_set(&_serial, (SerialIrq)type, 0);
 8003dd0:	0020      	movs	r0, r4
 8003dd2:	304c      	adds	r0, #76	; 0x4c
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	0039      	movs	r1, r7
 8003dd8:	f003 f85a 	bl	8006e90 <serial_irq_set>
 8003ddc:	e7c4      	b.n	8003d68 <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE+0x5c>
	...

08003de0 <_ZN4mbed10SerialBaseD1Ev>:

SerialBase::~SerialBase()
 8003de0:	b570      	push	{r4, r5, r6, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	0006      	movs	r6, r0
 8003de6:	4b1d      	ldr	r3, [pc, #116]	; (8003e5c <_ZN4mbed10SerialBaseD1Ev+0x7c>)
 8003de8:	3308      	adds	r3, #8
 8003dea:	6003      	str	r3, [r0, #0]
{
    // No lock needed in destructor

    // Detaching interrupts releases the sleep lock if it was locked
    for (int irq = 0; irq < IrqCnt; irq++) {
 8003dec:	2400      	movs	r4, #0
 8003dee:	e000      	b.n	8003df2 <_ZN4mbed10SerialBaseD1Ev+0x12>
 8003df0:	3401      	adds	r4, #1
 8003df2:	2c01      	cmp	r4, #1
 8003df4:	dc10      	bgt.n	8003e18 <_ZN4mbed10SerialBaseD1Ev+0x38>
            memset(this, 0, sizeof(Callback));
 8003df6:	2210      	movs	r2, #16
 8003df8:	2100      	movs	r1, #0
 8003dfa:	4668      	mov	r0, sp
 8003dfc:	f005 f8c4 	bl	8008f88 <memset>
        attach(NULL, (IrqType)irq);
 8003e00:	b2e2      	uxtb	r2, r4
 8003e02:	4669      	mov	r1, sp
 8003e04:	0030      	movs	r0, r6
 8003e06:	f7ff ff81 	bl	8003d0c <_ZN4mbed10SerialBase6attachENS_8CallbackIFvvEEENS0_7IrqTypeE>
        if (_ops) {
 8003e0a:	9b03      	ldr	r3, [sp, #12]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d0ef      	beq.n	8003df0 <_ZN4mbed10SerialBaseD1Ev+0x10>
            _ops->dtor(this);
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	4668      	mov	r0, sp
 8003e14:	4798      	blx	r3
 8003e16:	e7eb      	b.n	8003df0 <_ZN4mbed10SerialBaseD1Ev+0x10>
SerialBase::~SerialBase()
 8003e18:	0035      	movs	r5, r6
 8003e1a:	3598      	adds	r5, #152	; 0x98
 8003e1c:	2d00      	cmp	r5, #0
 8003e1e:	d00b      	beq.n	8003e38 <_ZN4mbed10SerialBaseD1Ev+0x58>
 8003e20:	0034      	movs	r4, r6
 8003e22:	34b8      	adds	r4, #184	; 0xb8
 8003e24:	42ac      	cmp	r4, r5
 8003e26:	d007      	beq.n	8003e38 <_ZN4mbed10SerialBaseD1Ev+0x58>
 8003e28:	3c10      	subs	r4, #16
        if (_ops) {
 8003e2a:	68e3      	ldr	r3, [r4, #12]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d0f9      	beq.n	8003e24 <_ZN4mbed10SerialBaseD1Ev+0x44>
            _ops->dtor(this);
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	0020      	movs	r0, r4
 8003e34:	4798      	blx	r3
 8003e36:	e7f5      	b.n	8003e24 <_ZN4mbed10SerialBaseD1Ev+0x44>
 8003e38:	0030      	movs	r0, r6
 8003e3a:	303c      	adds	r0, #60	; 0x3c
        if (_ops) {
 8003e3c:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d001      	beq.n	8003e46 <_ZN4mbed10SerialBaseD1Ev+0x66>
            _ops->dtor(this);
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	4798      	blx	r3
 8003e46:	0030      	movs	r0, r6
 8003e48:	302c      	adds	r0, #44	; 0x2c
        if (_ops) {
 8003e4a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <_ZN4mbed10SerialBaseD1Ev+0x74>
            _ops->dtor(this);
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	4798      	blx	r3
    }
}
 8003e54:	0030      	movs	r0, r6
 8003e56:	b004      	add	sp, #16
 8003e58:	bd70      	pop	{r4, r5, r6, pc}
 8003e5a:	46c0      	nop			; (mov r8, r8)
 8003e5c:	0800c604 	.word	0x0800c604

08003e60 <_ZN4mbed10SerialBaseD0Ev>:
SerialBase::~SerialBase()
 8003e60:	b510      	push	{r4, lr}
 8003e62:	0004      	movs	r4, r0
}
 8003e64:	f7ff ffbc 	bl	8003de0 <_ZN4mbed10SerialBaseD1Ev>
 8003e68:	0020      	movs	r0, r4
 8003e6a:	f001 faff 	bl	800546c <_ZdlPv>
 8003e6e:	0020      	movs	r0, r4
 8003e70:	bd10      	pop	{r4, pc}

08003e72 <_ZN4mbed10SerialBase10_base_getcEv>:
{
 8003e72:	b510      	push	{r4, lr}
    return serial_getc(&_serial);
 8003e74:	304c      	adds	r0, #76	; 0x4c
 8003e76:	f003 f891 	bl	8006f9c <serial_getc>
}
 8003e7a:	bd10      	pop	{r4, pc}

08003e7c <_ZN4mbed10SerialBase10_base_putcEi>:
{
 8003e7c:	b510      	push	{r4, lr}
 8003e7e:	000c      	movs	r4, r1
    serial_putc(&_serial, c);
 8003e80:	304c      	adds	r0, #76	; 0x4c
 8003e82:	f003 f89f 	bl	8006fc4 <serial_putc>
}
 8003e86:	0020      	movs	r0, r4
 8003e88:	bd10      	pop	{r4, pc}

08003e8a <_ZN4mbed6Ticker7handlerEv>:
    insert_absolute(_delay + ticker_read_us(_ticker_data));
    core_util_critical_section_exit();
}

void Ticker::handler()
{
 8003e8a:	b510      	push	{r4, lr}
 8003e8c:	0004      	movs	r4, r0
    insert_absolute(event.timestamp + _delay);
 8003e8e:	6882      	ldr	r2, [r0, #8]
 8003e90:	68c3      	ldr	r3, [r0, #12]
 8003e92:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003e94:	6a00      	ldr	r0, [r0, #32]
 8003e96:	1812      	adds	r2, r2, r0
 8003e98:	414b      	adcs	r3, r1
 8003e9a:	0020      	movs	r0, r4
 8003e9c:	f000 f874 	bl	8003f88 <_ZN4mbed10TimerEvent15insert_absoluteEy>
        return _ops;
 8003ea0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    if (_function) {
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d003      	beq.n	8003eae <_ZN4mbed6Ticker7handlerEv+0x24>
        _function();
 8003ea6:	0020      	movs	r0, r4
 8003ea8:	3028      	adds	r0, #40	; 0x28
        return _ops->call(this);
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4798      	blx	r3
    }
}
 8003eae:	bd10      	pop	{r4, pc}

08003eb0 <_ZN4mbed6Ticker6detachEv>:
{
 8003eb0:	b530      	push	{r4, r5, lr}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	0004      	movs	r4, r0
    core_util_critical_section_enter();
 8003eb6:	f000 fe31 	bl	8004b1c <core_util_critical_section_enter>
    remove();
 8003eba:	0020      	movs	r0, r4
 8003ebc:	f000 f86f 	bl	8003f9e <_ZN4mbed10TimerEvent6removeEv>
    if (_function && _lock_deepsleep) {
 8003ec0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d025      	beq.n	8003f12 <_ZN4mbed6Ticker6detachEv+0x62>
 8003ec6:	2338      	movs	r3, #56	; 0x38
 8003ec8:	5ce3      	ldrb	r3, [r4, r3]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d123      	bne.n	8003f16 <_ZN4mbed6Ticker6detachEv+0x66>
    _function = 0;
 8003ece:	3428      	adds	r4, #40	; 0x28
            memset(this, 0, sizeof(Callback));
 8003ed0:	466d      	mov	r5, sp
 8003ed2:	2210      	movs	r2, #16
 8003ed4:	2100      	movs	r1, #0
 8003ed6:	4668      	mov	r0, sp
 8003ed8:	f005 f856 	bl	8008f88 <memset>
        if (this != &that) {
 8003edc:	42ac      	cmp	r4, r5
 8003ede:	d00e      	beq.n	8003efe <_ZN4mbed6Ticker6detachEv+0x4e>
        if (_ops) {
 8003ee0:	68e3      	ldr	r3, [r4, #12]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <_ZN4mbed6Ticker6detachEv+0x3c>
            _ops->dtor(this);
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	0020      	movs	r0, r4
 8003eea:	4798      	blx	r3
        if (func._ops) {
 8003eec:	9b03      	ldr	r3, [sp, #12]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d003      	beq.n	8003efa <_ZN4mbed6Ticker6detachEv+0x4a>
            func._ops->move(this, &func);
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	4669      	mov	r1, sp
 8003ef6:	0020      	movs	r0, r4
 8003ef8:	4798      	blx	r3
        _ops = func._ops;
 8003efa:	9b03      	ldr	r3, [sp, #12]
 8003efc:	60e3      	str	r3, [r4, #12]
        if (_ops) {
 8003efe:	9b03      	ldr	r3, [sp, #12]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d002      	beq.n	8003f0a <_ZN4mbed6Ticker6detachEv+0x5a>
            _ops->dtor(this);
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	4668      	mov	r0, sp
 8003f08:	4798      	blx	r3
    core_util_critical_section_exit();
 8003f0a:	f000 fe11 	bl	8004b30 <core_util_critical_section_exit>
}
 8003f0e:	b005      	add	sp, #20
 8003f10:	bd30      	pop	{r4, r5, pc}
    if (_function && _lock_deepsleep) {
 8003f12:	2300      	movs	r3, #0
 8003f14:	e7d9      	b.n	8003eca <_ZN4mbed6Ticker6detachEv+0x1a>
        sleep_manager_unlock_deep_sleep();
 8003f16:	f000 f953 	bl	80041c0 <sleep_manager_unlock_deep_sleep_internal>
 8003f1a:	e7d8      	b.n	8003ece <_ZN4mbed6Ticker6detachEv+0x1e>

08003f1c <_ZN4mbed6Ticker5setupEy>:
{
 8003f1c:	b5d0      	push	{r4, r6, r7, lr}
 8003f1e:	0004      	movs	r4, r0
 8003f20:	0016      	movs	r6, r2
 8003f22:	001f      	movs	r7, r3
    core_util_critical_section_enter();
 8003f24:	f000 fdfa 	bl	8004b1c <core_util_critical_section_enter>
    remove();
 8003f28:	0020      	movs	r0, r4
 8003f2a:	f000 f838 	bl	8003f9e <_ZN4mbed10TimerEvent6removeEv>
    _delay = t;
 8003f2e:	6226      	str	r6, [r4, #32]
 8003f30:	6267      	str	r7, [r4, #36]	; 0x24
    insert_absolute(_delay + ticker_read_us(_ticker_data));
 8003f32:	69a0      	ldr	r0, [r4, #24]
 8003f34:	f000 fbbb 	bl	80046ae <ticker_read_us>
 8003f38:	0032      	movs	r2, r6
 8003f3a:	003b      	movs	r3, r7
 8003f3c:	1812      	adds	r2, r2, r0
 8003f3e:	414b      	adcs	r3, r1
 8003f40:	0020      	movs	r0, r4
 8003f42:	f000 f821 	bl	8003f88 <_ZN4mbed10TimerEvent15insert_absoluteEy>
    core_util_critical_section_exit();
 8003f46:	f000 fdf3 	bl	8004b30 <core_util_critical_section_exit>
}
 8003f4a:	bdd0      	pop	{r4, r6, r7, pc}

08003f4c <_ZN4mbed10TimerEvent3irqEm>:
{
    ticker_set_handler(_ticker_data, (&TimerEvent::irq));
}

void TimerEvent::irq(uint32_t id)
{
 8003f4c:	b510      	push	{r4, lr}
    TimerEvent *timer_event = (TimerEvent *)id;
    timer_event->handler();
 8003f4e:	6803      	ldr	r3, [r0, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	4798      	blx	r3
}
 8003f54:	bd10      	pop	{r4, pc}
	...

08003f58 <_ZN4mbed10TimerEventC1Ev>:
TimerEvent::TimerEvent() : event(), _ticker_data(get_us_ticker_data())
 8003f58:	b510      	push	{r4, lr}
 8003f5a:	0004      	movs	r4, r0
 8003f5c:	4b08      	ldr	r3, [pc, #32]	; (8003f80 <_ZN4mbed10TimerEventC1Ev+0x28>)
 8003f5e:	3308      	adds	r3, #8
 8003f60:	6003      	str	r3, [r0, #0]
 8003f62:	2200      	movs	r2, #0
 8003f64:	2300      	movs	r3, #0
 8003f66:	6082      	str	r2, [r0, #8]
 8003f68:	60c3      	str	r3, [r0, #12]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	6103      	str	r3, [r0, #16]
 8003f6e:	6143      	str	r3, [r0, #20]
 8003f70:	f000 fbb0 	bl	80046d4 <get_us_ticker_data>
 8003f74:	61a0      	str	r0, [r4, #24]
    ticker_set_handler(_ticker_data, (&TimerEvent::irq));
 8003f76:	4903      	ldr	r1, [pc, #12]	; (8003f84 <_ZN4mbed10TimerEventC1Ev+0x2c>)
 8003f78:	f000 fb16 	bl	80045a8 <ticker_set_handler>
}
 8003f7c:	0020      	movs	r0, r4
 8003f7e:	bd10      	pop	{r4, pc}
 8003f80:	0800c630 	.word	0x0800c630
 8003f84:	08003f4d 	.word	0x08003f4d

08003f88 <_ZN4mbed10TimerEvent15insert_absoluteEy>:
{
    ticker_insert_event(_ticker_data, &event, timestamp, (uint32_t)this);
}

void TimerEvent::insert_absolute(us_timestamp_t timestamp)
{
 8003f88:	b510      	push	{r4, lr}
 8003f8a:	b082      	sub	sp, #8
    ticker_insert_event_us(_ticker_data, &event, timestamp, (uint32_t)this);
 8003f8c:	6984      	ldr	r4, [r0, #24]
 8003f8e:	0001      	movs	r1, r0
 8003f90:	3108      	adds	r1, #8
 8003f92:	9000      	str	r0, [sp, #0]
 8003f94:	0020      	movs	r0, r4
 8003f96:	f000 fb45 	bl	8004624 <ticker_insert_event_us>
}
 8003f9a:	b002      	add	sp, #8
 8003f9c:	bd10      	pop	{r4, pc}

08003f9e <_ZN4mbed10TimerEvent6removeEv>:

void TimerEvent::remove()
{
 8003f9e:	b510      	push	{r4, lr}
 8003fa0:	0001      	movs	r1, r0
    ticker_remove_event(_ticker_data, &event);
 8003fa2:	6980      	ldr	r0, [r0, #24]
 8003fa4:	3108      	adds	r1, #8
 8003fa6:	f000 fb67 	bl	8004678 <ticker_remove_event>
}
 8003faa:	bd10      	pop	{r4, pc}

08003fac <_ZN4mbed10TimerEventD1Ev>:
TimerEvent::~TimerEvent()
 8003fac:	b510      	push	{r4, lr}
 8003fae:	0004      	movs	r4, r0
 8003fb0:	4b03      	ldr	r3, [pc, #12]	; (8003fc0 <_ZN4mbed10TimerEventD1Ev+0x14>)
 8003fb2:	3308      	adds	r3, #8
 8003fb4:	6003      	str	r3, [r0, #0]
    remove();
 8003fb6:	f7ff fff2 	bl	8003f9e <_ZN4mbed10TimerEvent6removeEv>
}
 8003fba:	0020      	movs	r0, r4
 8003fbc:	bd10      	pop	{r4, pc}
 8003fbe:	46c0      	nop			; (mov r8, r8)
 8003fc0:	0800c630 	.word	0x0800c630

08003fc4 <_ZN4mbed10FileHandle4tellEv>:
    virtual off_t tell()
 8003fc4:	b510      	push	{r4, lr}
        return seek(0, SEEK_CUR);
 8003fc6:	6803      	ldr	r3, [r0, #0]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	2100      	movs	r1, #0
 8003fce:	4798      	blx	r3
    }
 8003fd0:	bd10      	pop	{r4, pc}

08003fd2 <_ZN4mbed10FileHandle6rewindEv>:
    virtual void rewind()
 8003fd2:	b510      	push	{r4, lr}
        seek(0, SEEK_SET);
 8003fd4:	6803      	ldr	r3, [r0, #0]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2100      	movs	r1, #0
 8003fdc:	4798      	blx	r3
    }
 8003fde:	bd10      	pop	{r4, pc}

08003fe0 <are_interrupts_enabled>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fe0:	f3ef 8310 	mrs	r3, PRIMASK
static bool are_interrupts_enabled(void)
{
#if defined(__CORTEX_A9)
    return ((__get_CPSR() & 0x80) == 0);
#else
    return ((__get_PRIMASK() & 0x1) == 0);
 8003fe4:	2001      	movs	r0, #1
 8003fe6:	4018      	ands	r0, r3
 8003fe8:	4243      	negs	r3, r0
 8003fea:	4158      	adcs	r0, r3
 8003fec:	b2c0      	uxtb	r0, r0
#endif
}
 8003fee:	4770      	bx	lr

08003ff0 <hal_critical_section_enter>:


MBED_WEAK void hal_critical_section_enter(void)
{
 8003ff0:	b510      	push	{r4, lr}
    const bool interrupt_state = are_interrupts_enabled();
 8003ff2:	f7ff fff5 	bl	8003fe0 <are_interrupts_enabled>
  __ASM volatile ("cpsid i" : : : "memory");
 8003ff6:	b672      	cpsid	i

    __disable_irq();

    if (state_saved == true) {
 8003ff8:	4b04      	ldr	r3, [pc, #16]	; (800400c <hal_critical_section_enter+0x1c>)
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d104      	bne.n	800400a <hal_critical_section_enter+0x1a>
        return;
    }

    critical_interrupts_enabled = interrupt_state;
 8004000:	4b03      	ldr	r3, [pc, #12]	; (8004010 <hal_critical_section_enter+0x20>)
 8004002:	7018      	strb	r0, [r3, #0]
    state_saved = true;
 8004004:	2201      	movs	r2, #1
 8004006:	4b01      	ldr	r3, [pc, #4]	; (800400c <hal_critical_section_enter+0x1c>)
 8004008:	701a      	strb	r2, [r3, #0]
}
 800400a:	bd10      	pop	{r4, pc}
 800400c:	20000b21 	.word	0x20000b21
 8004010:	20000b20 	.word	0x20000b20

08004014 <hal_critical_section_exit>:
{
#ifndef FEATURE_UVISOR
    // Interrupts must be disabled on invoking an exit from a critical section
    MBED_ASSERT(!are_interrupts_enabled());
#endif
    state_saved = false;
 8004014:	2200      	movs	r2, #0
 8004016:	4b04      	ldr	r3, [pc, #16]	; (8004028 <hal_critical_section_exit+0x14>)
 8004018:	701a      	strb	r2, [r3, #0]

    // Restore the IRQs to their state prior to entering the critical section
    if (critical_interrupts_enabled == true) {
 800401a:	4b04      	ldr	r3, [pc, #16]	; (800402c <hal_critical_section_exit+0x18>)
 800401c:	781b      	ldrb	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d000      	beq.n	8004024 <hal_critical_section_exit+0x10>
  __ASM volatile ("cpsie i" : : : "memory");
 8004022:	b662      	cpsie	i
        __enable_irq();
    }
}
 8004024:	4770      	bx	lr
 8004026:	46c0      	nop			; (mov r8, r8)
 8004028:	20000b21 	.word	0x20000b21
 800402c:	20000b20 	.word	0x20000b20

08004030 <gpio_init_out_ex>:
{
    gpio_init_out_ex(gpio, pin, 0);
}

void gpio_init_out_ex(gpio_t *gpio, PinName pin, int value)
{
 8004030:	b570      	push	{r4, r5, r6, lr}
 8004032:	0004      	movs	r4, r0
 8004034:	000d      	movs	r5, r1
 8004036:	0016      	movs	r6, r2
    gpio_init(gpio, pin);
 8004038:	f003 f848 	bl	80070cc <gpio_init>
    if (pin != NC) {
 800403c:	1c6b      	adds	r3, r5, #1
 800403e:	d00c      	beq.n	800405a <gpio_init_out_ex+0x2a>
    uint32_t ll_pin;
} gpio_t;

static inline void gpio_write(gpio_t *obj, int value)
{
    if (value) {
 8004040:	2e00      	cmp	r6, #0
 8004042:	d00b      	beq.n	800405c <gpio_init_out_ex+0x2c>
        *obj->reg_set = obj->mask;
 8004044:	68a3      	ldr	r3, [r4, #8]
 8004046:	6822      	ldr	r2, [r4, #0]
 8004048:	601a      	str	r2, [r3, #0]
        gpio_dir(gpio, PIN_OUTPUT);
 800404a:	2101      	movs	r1, #1
 800404c:	0020      	movs	r0, r4
 800404e:	f003 f865 	bl	800711c <gpio_dir>
        gpio_mode(gpio, mode);
 8004052:	2100      	movs	r1, #0
 8004054:	0020      	movs	r0, r4
 8004056:	f003 f85b 	bl	8007110 <gpio_mode>
    _gpio_init_out(gpio, pin, PullNone, value);
}
 800405a:	bd70      	pop	{r4, r5, r6, pc}
    } else {
#ifdef GPIO_IP_WITHOUT_BRR
        *obj->reg_clr = obj->mask << 16;
#else
        *obj->reg_clr = obj->mask;
 800405c:	68e3      	ldr	r3, [r4, #12]
 800405e:	6822      	ldr	r2, [r4, #0]
 8004060:	601a      	str	r2, [r3, #0]
 8004062:	e7f2      	b.n	800404a <gpio_init_out_ex+0x1a>

08004064 <gpio_init_out>:
{
 8004064:	b510      	push	{r4, lr}
    gpio_init_out_ex(gpio, pin, 0);
 8004066:	2200      	movs	r2, #0
 8004068:	f7ff ffe2 	bl	8004030 <gpio_init_out_ex>
}
 800406c:	bd10      	pop	{r4, pc}
	...

08004070 <pinmap_pinout>:
 */
#include "hal/pinmap.h"
#include "platform/mbed_error.h"

void pinmap_pinout(PinName pin, const PinMap *map)
{
 8004070:	b510      	push	{r4, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	0004      	movs	r4, r0
    if (pin == NC) {
 8004076:	1c43      	adds	r3, r0, #1
 8004078:	d017      	beq.n	80040aa <pinmap_pinout+0x3a>
        return;
    }

    while (map->pin != NC) {
 800407a:	2200      	movs	r2, #0
 800407c:	5e8b      	ldrsh	r3, [r1, r2]
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	d00c      	beq.n	800409c <pinmap_pinout+0x2c>
        if (map->pin == pin) {
 8004082:	429c      	cmp	r4, r3
 8004084:	d001      	beq.n	800408a <pinmap_pinout+0x1a>
            pin_function(pin, map->function);

            pin_mode(pin, PullNone);
            return;
        }
        map++;
 8004086:	310c      	adds	r1, #12
 8004088:	e7f7      	b.n	800407a <pinmap_pinout+0xa>
            pin_function(pin, map->function);
 800408a:	6889      	ldr	r1, [r1, #8]
 800408c:	0020      	movs	r0, r4
 800408e:	f003 f89d 	bl	80071cc <pin_function>
            pin_mode(pin, PullNone);
 8004092:	2100      	movs	r1, #0
 8004094:	0020      	movs	r0, r4
 8004096:	f003 f923 	bl	80072e0 <pin_mode>
            return;
 800409a:	e006      	b.n	80040aa <pinmap_pinout+0x3a>
    }
    MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "could not pinout", pin);
 800409c:	2300      	movs	r3, #0
 800409e:	9300      	str	r3, [sp, #0]
 80040a0:	0022      	movs	r2, r4
 80040a2:	2100      	movs	r1, #0
 80040a4:	4802      	ldr	r0, [pc, #8]	; (80040b0 <pinmap_pinout+0x40>)
 80040a6:	f000 fdd9 	bl	8004c5c <mbed_error>
}
 80040aa:	b002      	add	sp, #8
 80040ac:	bd10      	pop	{r4, pc}
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	80010130 	.word	0x80010130

080040b4 <pinmap_merge>:

uint32_t pinmap_merge(uint32_t a, uint32_t b)
{
 80040b4:	b500      	push	{lr}
 80040b6:	b083      	sub	sp, #12
    // both are the same (inc both NC)
    if (a == b) {
 80040b8:	4288      	cmp	r0, r1
 80040ba:	d00c      	beq.n	80040d6 <pinmap_merge+0x22>
        return a;
    }

    // one (or both) is not connected
    if (a == (uint32_t)NC) {
 80040bc:	1c43      	adds	r3, r0, #1
 80040be:	d00c      	beq.n	80040da <pinmap_merge+0x26>
        return b;
    }
    if (b == (uint32_t)NC) {
 80040c0:	1c4b      	adds	r3, r1, #1
 80040c2:	d008      	beq.n	80040d6 <pinmap_merge+0x22>
        return a;
    }

    // mis-match error case
    MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap mis-match", a);
 80040c4:	2300      	movs	r3, #0
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	0002      	movs	r2, r0
 80040ca:	2100      	movs	r1, #0
 80040cc:	4804      	ldr	r0, [pc, #16]	; (80040e0 <pinmap_merge+0x2c>)
 80040ce:	f000 fdc5 	bl	8004c5c <mbed_error>
    return (uint32_t)NC;
 80040d2:	2001      	movs	r0, #1
 80040d4:	4240      	negs	r0, r0
}
 80040d6:	b003      	add	sp, #12
 80040d8:	bd00      	pop	{pc}
        return b;
 80040da:	0008      	movs	r0, r1
 80040dc:	e7fb      	b.n	80040d6 <pinmap_merge+0x22>
 80040de:	46c0      	nop			; (mov r8, r8)
 80040e0:	80010130 	.word	0x80010130

080040e4 <pinmap_find_peripheral>:

uint32_t pinmap_find_peripheral(PinName pin, const PinMap *map)
{
    while (map->pin != NC) {
 80040e4:	2200      	movs	r2, #0
 80040e6:	5e8b      	ldrsh	r3, [r1, r2]
 80040e8:	1c5a      	adds	r2, r3, #1
 80040ea:	d005      	beq.n	80040f8 <pinmap_find_peripheral+0x14>
        if (map->pin == pin) {
 80040ec:	4283      	cmp	r3, r0
 80040ee:	d001      	beq.n	80040f4 <pinmap_find_peripheral+0x10>
            return map->peripheral;
        }
        map++;
 80040f0:	310c      	adds	r1, #12
 80040f2:	e7f7      	b.n	80040e4 <pinmap_find_peripheral>
            return map->peripheral;
 80040f4:	6848      	ldr	r0, [r1, #4]
 80040f6:	e001      	b.n	80040fc <pinmap_find_peripheral+0x18>
    }
    return (uint32_t)NC;
 80040f8:	2001      	movs	r0, #1
 80040fa:	4240      	negs	r0, r0
}
 80040fc:	4770      	bx	lr
	...

08004100 <pinmap_peripheral>:

uint32_t pinmap_peripheral(PinName pin, const PinMap *map)
{
 8004100:	b510      	push	{r4, lr}
 8004102:	b082      	sub	sp, #8
    uint32_t peripheral = (uint32_t)NC;

    if (pin == (PinName)NC) {
 8004104:	1c43      	adds	r3, r0, #1
 8004106:	d104      	bne.n	8004112 <pinmap_peripheral+0x12>
        return (uint32_t)NC;
 8004108:	2401      	movs	r4, #1
 800410a:	4264      	negs	r4, r4
    peripheral = pinmap_find_peripheral(pin, map);
    if ((uint32_t)NC == peripheral) { // no mapping available
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for peripheral", peripheral);
    }
    return peripheral;
}
 800410c:	0020      	movs	r0, r4
 800410e:	b002      	add	sp, #8
 8004110:	bd10      	pop	{r4, pc}
    peripheral = pinmap_find_peripheral(pin, map);
 8004112:	f7ff ffe7 	bl	80040e4 <pinmap_find_peripheral>
 8004116:	0004      	movs	r4, r0
    if ((uint32_t)NC == peripheral) { // no mapping available
 8004118:	1c43      	adds	r3, r0, #1
 800411a:	d1f7      	bne.n	800410c <pinmap_peripheral+0xc>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for peripheral", peripheral);
 800411c:	2300      	movs	r3, #0
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	0002      	movs	r2, r0
 8004122:	2100      	movs	r1, #0
 8004124:	4801      	ldr	r0, [pc, #4]	; (800412c <pinmap_peripheral+0x2c>)
 8004126:	f000 fd99 	bl	8004c5c <mbed_error>
 800412a:	e7ef      	b.n	800410c <pinmap_peripheral+0xc>
 800412c:	80010130 	.word	0x80010130

08004130 <pinmap_find_function>:

uint32_t pinmap_find_function(PinName pin, const PinMap *map)
{
    while (map->pin != NC) {
 8004130:	2200      	movs	r2, #0
 8004132:	5e8b      	ldrsh	r3, [r1, r2]
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	d005      	beq.n	8004144 <pinmap_find_function+0x14>
        if (map->pin == pin) {
 8004138:	4283      	cmp	r3, r0
 800413a:	d001      	beq.n	8004140 <pinmap_find_function+0x10>
            return map->function;
        }
        map++;
 800413c:	310c      	adds	r1, #12
 800413e:	e7f7      	b.n	8004130 <pinmap_find_function>
            return map->function;
 8004140:	6888      	ldr	r0, [r1, #8]
 8004142:	e001      	b.n	8004148 <pinmap_find_function+0x18>
    }
    return (uint32_t)NC;
 8004144:	2001      	movs	r0, #1
 8004146:	4240      	negs	r0, r0
}
 8004148:	4770      	bx	lr
	...

0800414c <pinmap_function>:

uint32_t pinmap_function(PinName pin, const PinMap *map)
{
 800414c:	b510      	push	{r4, lr}
 800414e:	b082      	sub	sp, #8
    uint32_t function = (uint32_t)NC;

    if (pin == (PinName)NC) {
 8004150:	1c43      	adds	r3, r0, #1
 8004152:	d104      	bne.n	800415e <pinmap_function+0x12>
        return (uint32_t)NC;
 8004154:	2401      	movs	r4, #1
 8004156:	4264      	negs	r4, r4
    function = pinmap_find_function(pin, map);
    if ((uint32_t)NC == function) { // no mapping available
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for function", function);
    }
    return function;
}
 8004158:	0020      	movs	r0, r4
 800415a:	b002      	add	sp, #8
 800415c:	bd10      	pop	{r4, pc}
    function = pinmap_find_function(pin, map);
 800415e:	f7ff ffe7 	bl	8004130 <pinmap_find_function>
 8004162:	0004      	movs	r4, r0
    if ((uint32_t)NC == function) { // no mapping available
 8004164:	1c43      	adds	r3, r0, #1
 8004166:	d1f7      	bne.n	8004158 <pinmap_function+0xc>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_PINMAP_INVALID), "pinmap not found for function", function);
 8004168:	2300      	movs	r3, #0
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	0002      	movs	r2, r0
 800416e:	2100      	movs	r1, #0
 8004170:	4801      	ldr	r0, [pc, #4]	; (8004178 <pinmap_function+0x2c>)
 8004172:	f000 fd73 	bl	8004c5c <mbed_error>
 8004176:	e7ef      	b.n	8004158 <pinmap_function+0xc>
 8004178:	80010130 	.word	0x80010130

0800417c <sleep_manager_lock_deep_sleep_internal>:
}

#endif // MBED_SLEEP_TRACING_ENABLED

void sleep_manager_lock_deep_sleep_internal(void)
{
 800417c:	b500      	push	{lr}
 800417e:	b083      	sub	sp, #12
    core_util_critical_section_enter();
 8004180:	f000 fccc 	bl	8004b1c <core_util_critical_section_enter>
    if (deep_sleep_lock == USHRT_MAX) {
 8004184:	4b0b      	ldr	r3, [pc, #44]	; (80041b4 <sleep_manager_lock_deep_sleep_internal+0x38>)
 8004186:	881a      	ldrh	r2, [r3, #0]
 8004188:	4b0b      	ldr	r3, [pc, #44]	; (80041b8 <sleep_manager_lock_deep_sleep_internal+0x3c>)
 800418a:	429a      	cmp	r2, r3
 800418c:	d007      	beq.n	800419e <sleep_manager_lock_deep_sleep_internal+0x22>
        core_util_critical_section_exit();
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_OVERFLOW), "DeepSleepLock overflow (> USHRT_MAX)", deep_sleep_lock);
    }
    core_util_atomic_incr_u16(&deep_sleep_lock, 1);
 800418e:	2101      	movs	r1, #1
 8004190:	4808      	ldr	r0, [pc, #32]	; (80041b4 <sleep_manager_lock_deep_sleep_internal+0x38>)
 8004192:	f000 fcdf 	bl	8004b54 <core_util_atomic_incr_u16>
    core_util_critical_section_exit();
 8004196:	f000 fccb 	bl	8004b30 <core_util_critical_section_exit>
}
 800419a:	b003      	add	sp, #12
 800419c:	bd00      	pop	{pc}
        core_util_critical_section_exit();
 800419e:	f000 fcc7 	bl	8004b30 <core_util_critical_section_exit>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_OVERFLOW), "DeepSleepLock overflow (> USHRT_MAX)", deep_sleep_lock);
 80041a2:	4b04      	ldr	r3, [pc, #16]	; (80041b4 <sleep_manager_lock_deep_sleep_internal+0x38>)
 80041a4:	881a      	ldrh	r2, [r3, #0]
 80041a6:	2300      	movs	r3, #0
 80041a8:	9300      	str	r3, [sp, #0]
 80041aa:	2100      	movs	r1, #0
 80041ac:	4803      	ldr	r0, [pc, #12]	; (80041bc <sleep_manager_lock_deep_sleep_internal+0x40>)
 80041ae:	f000 fd55 	bl	8004c5c <mbed_error>
 80041b2:	e7ec      	b.n	800418e <sleep_manager_lock_deep_sleep_internal+0x12>
 80041b4:	20000b22 	.word	0x20000b22
 80041b8:	0000ffff 	.word	0x0000ffff
 80041bc:	80040123 	.word	0x80040123

080041c0 <sleep_manager_unlock_deep_sleep_internal>:

void sleep_manager_unlock_deep_sleep_internal(void)
{
 80041c0:	b500      	push	{lr}
 80041c2:	b083      	sub	sp, #12
    core_util_critical_section_enter();
 80041c4:	f000 fcaa 	bl	8004b1c <core_util_critical_section_enter>
    if (deep_sleep_lock == 0) {
 80041c8:	4b0b      	ldr	r3, [pc, #44]	; (80041f8 <sleep_manager_unlock_deep_sleep_internal+0x38>)
 80041ca:	881b      	ldrh	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d007      	beq.n	80041e0 <sleep_manager_unlock_deep_sleep_internal+0x20>
        core_util_critical_section_exit();
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_UNDERFLOW), "DeepSleepLock underflow (< 0)", deep_sleep_lock);
    }
    core_util_atomic_decr_u16(&deep_sleep_lock, 1);
 80041d0:	2101      	movs	r1, #1
 80041d2:	4809      	ldr	r0, [pc, #36]	; (80041f8 <sleep_manager_unlock_deep_sleep_internal+0x38>)
 80041d4:	f000 fccb 	bl	8004b6e <core_util_atomic_decr_u16>
    core_util_critical_section_exit();
 80041d8:	f000 fcaa 	bl	8004b30 <core_util_critical_section_exit>
}
 80041dc:	b003      	add	sp, #12
 80041de:	bd00      	pop	{pc}
        core_util_critical_section_exit();
 80041e0:	f000 fca6 	bl	8004b30 <core_util_critical_section_exit>
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_HAL, MBED_ERROR_CODE_UNDERFLOW), "DeepSleepLock underflow (< 0)", deep_sleep_lock);
 80041e4:	4b04      	ldr	r3, [pc, #16]	; (80041f8 <sleep_manager_unlock_deep_sleep_internal+0x38>)
 80041e6:	881a      	ldrh	r2, [r3, #0]
 80041e8:	2300      	movs	r3, #0
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	2100      	movs	r1, #0
 80041ee:	4803      	ldr	r0, [pc, #12]	; (80041fc <sleep_manager_unlock_deep_sleep_internal+0x3c>)
 80041f0:	f000 fd34 	bl	8004c5c <mbed_error>
 80041f4:	e7ec      	b.n	80041d0 <sleep_manager_unlock_deep_sleep_internal+0x10>
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	20000b22 	.word	0x20000b22
 80041fc:	80040124 	.word	0x80040124

08004200 <set_handler>:
/**
 * Set the event handler function of a ticker instance.
 */
static void set_handler(const ticker_data_t *const ticker, ticker_event_handler handler)
{
    ticker->queue->event_handler = handler;
 8004200:	6843      	ldr	r3, [r0, #4]
 8004202:	6019      	str	r1, [r3, #0]
}
 8004204:	4770      	bx	lr
	...

08004208 <update_present_time>:

/**
 * Update the present timestamp value of a ticker.
 */
static void update_present_time(const ticker_data_t *const ticker)
{
 8004208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800420a:	46c6      	mov	lr, r8
 800420c:	b500      	push	{lr}
 800420e:	b084      	sub	sp, #16
 8004210:	0004      	movs	r4, r0
    ticker_event_queue_t *queue = ticker->queue;
 8004212:	6846      	ldr	r6, [r0, #4]
    uint32_t ticker_time = ticker->interface->read();
 8004214:	6803      	ldr	r3, [r0, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	4798      	blx	r3
    if (ticker_time == ticker->queue->tick_last_read) {
 800421a:	6863      	ldr	r3, [r4, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	4298      	cmp	r0, r3
 8004220:	d050      	beq.n	80042c4 <update_present_time+0xbc>
        // No work to do
        return;
    }

    uint64_t elapsed_ticks = (ticker_time - queue->tick_last_read) & queue->bitmask;
 8004222:	6a33      	ldr	r3, [r6, #32]
 8004224:	1ac3      	subs	r3, r0, r3
 8004226:	68f2      	ldr	r2, [r6, #12]
 8004228:	401a      	ands	r2, r3
 800422a:	0014      	movs	r4, r2
 800422c:	2500      	movs	r5, #0
    queue->tick_last_read = ticker_time;
 800422e:	6230      	str	r0, [r6, #32]

    uint64_t elapsed_us;
    if (1000000 == queue->frequency) {
 8004230:	68b3      	ldr	r3, [r6, #8]
 8004232:	4698      	mov	r8, r3
 8004234:	4b4a      	ldr	r3, [pc, #296]	; (8004360 <update_present_time+0x158>)
 8004236:	4598      	cmp	r8, r3
 8004238:	d03e      	beq.n	80042b8 <update_present_time+0xb0>
        // Optimized for 1MHz

        elapsed_us = elapsed_ticks;
    } else if (0 != queue->frequency_shifts) {
 800423a:	233a      	movs	r3, #58	; 0x3a
 800423c:	5cf7      	ldrb	r7, [r6, r3]
 800423e:	2f00      	cmp	r7, #0
 8004240:	d05b      	beq.n	80042fa <update_present_time+0xf2>
        // Optimized for frequencies divisible by 2
        uint64_t us_x_ticks = elapsed_ticks * 1000000;
 8004242:	4a47      	ldr	r2, [pc, #284]	; (8004360 <update_present_time+0x158>)
 8004244:	2300      	movs	r3, #0
 8004246:	0020      	movs	r0, r4
 8004248:	0029      	movs	r1, r5
 800424a:	f7fc f991 	bl	8000570 <__aeabi_lmul>
 800424e:	9000      	str	r0, [sp, #0]
 8004250:	9101      	str	r1, [sp, #4]
        elapsed_us = us_x_ticks >> queue->frequency_shifts;
 8004252:	2320      	movs	r3, #32
 8004254:	425b      	negs	r3, r3
 8004256:	18fb      	adds	r3, r7, r3
 8004258:	d438      	bmi.n	80042cc <update_present_time+0xc4>
 800425a:	000a      	movs	r2, r1
 800425c:	40da      	lsrs	r2, r3
 800425e:	0014      	movs	r4, r2
 8004260:	9b01      	ldr	r3, [sp, #4]
 8004262:	40fb      	lsrs	r3, r7
 8004264:	001d      	movs	r5, r3

        // Update remainder
        queue->tick_remainder += us_x_ticks - (elapsed_us << queue->frequency_shifts);
 8004266:	003b      	movs	r3, r7
 8004268:	3b20      	subs	r3, #32
 800426a:	469c      	mov	ip, r3
 800426c:	d43a      	bmi.n	80042e4 <update_present_time+0xdc>
 800426e:	0021      	movs	r1, r4
 8004270:	4660      	mov	r0, ip
 8004272:	4081      	lsls	r1, r0
 8004274:	000b      	movs	r3, r1
 8004276:	0021      	movs	r1, r4
 8004278:	40b9      	lsls	r1, r7
 800427a:	000a      	movs	r2, r1
 800427c:	9800      	ldr	r0, [sp, #0]
 800427e:	9901      	ldr	r1, [sp, #4]
 8004280:	1a80      	subs	r0, r0, r2
 8004282:	4199      	sbcs	r1, r3
 8004284:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8004286:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004288:	1880      	adds	r0, r0, r2
 800428a:	4159      	adcs	r1, r3
 800428c:	9000      	str	r0, [sp, #0]
 800428e:	9101      	str	r1, [sp, #4]
 8004290:	0002      	movs	r2, r0
 8004292:	000b      	movs	r3, r1
 8004294:	62b2      	str	r2, [r6, #40]	; 0x28
 8004296:	62f3      	str	r3, [r6, #44]	; 0x2c
        if (queue->tick_remainder >= queue->frequency) {
 8004298:	4642      	mov	r2, r8
 800429a:	2300      	movs	r3, #0
 800429c:	428b      	cmp	r3, r1
 800429e:	d101      	bne.n	80042a4 <update_present_time+0x9c>
 80042a0:	4282      	cmp	r2, r0
 80042a2:	d809      	bhi.n	80042b8 <update_present_time+0xb0>
            elapsed_us += 1;
 80042a4:	2001      	movs	r0, #1
 80042a6:	2100      	movs	r1, #0
 80042a8:	1824      	adds	r4, r4, r0
 80042aa:	414d      	adcs	r5, r1
            queue->tick_remainder -= queue->frequency;
 80042ac:	9800      	ldr	r0, [sp, #0]
 80042ae:	9901      	ldr	r1, [sp, #4]
 80042b0:	1a80      	subs	r0, r0, r2
 80042b2:	4199      	sbcs	r1, r3
 80042b4:	62b0      	str	r0, [r6, #40]	; 0x28
 80042b6:	62f1      	str	r1, [r6, #44]	; 0x2c
            queue->tick_remainder -= queue->frequency;
        }
    }

    // Update current time
    queue->present_time += elapsed_us;
 80042b8:	6b32      	ldr	r2, [r6, #48]	; 0x30
 80042ba:	6b73      	ldr	r3, [r6, #52]	; 0x34
 80042bc:	18a4      	adds	r4, r4, r2
 80042be:	415d      	adcs	r5, r3
 80042c0:	6334      	str	r4, [r6, #48]	; 0x30
 80042c2:	6375      	str	r5, [r6, #52]	; 0x34
}
 80042c4:	b004      	add	sp, #16
 80042c6:	bc04      	pop	{r2}
 80042c8:	4690      	mov	r8, r2
 80042ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
        elapsed_us = us_x_ticks >> queue->frequency_shifts;
 80042cc:	2320      	movs	r3, #32
 80042ce:	1bdb      	subs	r3, r3, r7
 80042d0:	9800      	ldr	r0, [sp, #0]
 80042d2:	9901      	ldr	r1, [sp, #4]
 80042d4:	000a      	movs	r2, r1
 80042d6:	409a      	lsls	r2, r3
 80042d8:	0013      	movs	r3, r2
 80042da:	0002      	movs	r2, r0
 80042dc:	40fa      	lsrs	r2, r7
 80042de:	0014      	movs	r4, r2
 80042e0:	431c      	orrs	r4, r3
 80042e2:	e7bd      	b.n	8004260 <update_present_time+0x58>
        queue->tick_remainder += us_x_ticks - (elapsed_us << queue->frequency_shifts);
 80042e4:	2320      	movs	r3, #32
 80042e6:	1bdb      	subs	r3, r3, r7
 80042e8:	0022      	movs	r2, r4
 80042ea:	40da      	lsrs	r2, r3
 80042ec:	4694      	mov	ip, r2
 80042ee:	0029      	movs	r1, r5
 80042f0:	40b9      	lsls	r1, r7
 80042f2:	000b      	movs	r3, r1
 80042f4:	4661      	mov	r1, ip
 80042f6:	430b      	orrs	r3, r1
 80042f8:	e7bd      	b.n	8004276 <update_present_time+0x6e>
        uint64_t us_x_ticks = elapsed_ticks * 1000000;
 80042fa:	4a19      	ldr	r2, [pc, #100]	; (8004360 <update_present_time+0x158>)
 80042fc:	2300      	movs	r3, #0
 80042fe:	0020      	movs	r0, r4
 8004300:	0029      	movs	r1, r5
 8004302:	f7fc f935 	bl	8000570 <__aeabi_lmul>
        elapsed_us = us_x_ticks / queue->frequency;
 8004306:	4643      	mov	r3, r8
 8004308:	9300      	str	r3, [sp, #0]
 800430a:	2300      	movs	r3, #0
 800430c:	9301      	str	r3, [sp, #4]
 800430e:	9a00      	ldr	r2, [sp, #0]
 8004310:	9b01      	ldr	r3, [sp, #4]
 8004312:	9002      	str	r0, [sp, #8]
 8004314:	9103      	str	r1, [sp, #12]
 8004316:	f7fc f90b 	bl	8000530 <__aeabi_uldivmod>
 800431a:	0004      	movs	r4, r0
 800431c:	000d      	movs	r5, r1
        queue->tick_remainder += us_x_ticks - elapsed_us * queue->frequency;
 800431e:	0002      	movs	r2, r0
 8004320:	000b      	movs	r3, r1
 8004322:	9800      	ldr	r0, [sp, #0]
 8004324:	9901      	ldr	r1, [sp, #4]
 8004326:	f7fc f923 	bl	8000570 <__aeabi_lmul>
 800432a:	9a02      	ldr	r2, [sp, #8]
 800432c:	9b03      	ldr	r3, [sp, #12]
 800432e:	1a12      	subs	r2, r2, r0
 8004330:	418b      	sbcs	r3, r1
 8004332:	6ab0      	ldr	r0, [r6, #40]	; 0x28
 8004334:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8004336:	1812      	adds	r2, r2, r0
 8004338:	414b      	adcs	r3, r1
 800433a:	62b2      	str	r2, [r6, #40]	; 0x28
 800433c:	62f3      	str	r3, [r6, #44]	; 0x2c
        if (queue->tick_remainder >= queue->frequency) {
 800433e:	9800      	ldr	r0, [sp, #0]
 8004340:	9901      	ldr	r1, [sp, #4]
 8004342:	4299      	cmp	r1, r3
 8004344:	d101      	bne.n	800434a <update_present_time+0x142>
 8004346:	4290      	cmp	r0, r2
 8004348:	d8b6      	bhi.n	80042b8 <update_present_time+0xb0>
            elapsed_us += 1;
 800434a:	2001      	movs	r0, #1
 800434c:	2100      	movs	r1, #0
 800434e:	1824      	adds	r4, r4, r0
 8004350:	414d      	adcs	r5, r1
            queue->tick_remainder -= queue->frequency;
 8004352:	9800      	ldr	r0, [sp, #0]
 8004354:	9901      	ldr	r1, [sp, #4]
 8004356:	1a12      	subs	r2, r2, r0
 8004358:	418b      	sbcs	r3, r1
 800435a:	62b2      	str	r2, [r6, #40]	; 0x28
 800435c:	62f3      	str	r3, [r6, #44]	; 0x2c
 800435e:	e7ab      	b.n	80042b8 <update_present_time+0xb0>
 8004360:	000f4240 	.word	0x000f4240

08004364 <compute_tick>:

/**
 * Given the absolute timestamp compute the hal tick timestamp.
 */
static timestamp_t compute_tick(const ticker_data_t *const ticker, us_timestamp_t timestamp)
{
 8004364:	b570      	push	{r4, r5, r6, lr}
    ticker_event_queue_t *queue = ticker->queue;
 8004366:	6844      	ldr	r4, [r0, #4]
    us_timestamp_t delta_us = timestamp - queue->present_time;
 8004368:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800436a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800436c:	1a12      	subs	r2, r2, r0
 800436e:	418b      	sbcs	r3, r1
 8004370:	0010      	movs	r0, r2
 8004372:	0019      	movs	r1, r3

    timestamp_t delta = ticker->queue->max_delta;
 8004374:	6925      	ldr	r5, [r4, #16]
    if (delta_us <=  ticker->queue->max_delta_us) {
 8004376:	69a2      	ldr	r2, [r4, #24]
 8004378:	69e3      	ldr	r3, [r4, #28]
 800437a:	4299      	cmp	r1, r3
 800437c:	d831      	bhi.n	80043e2 <compute_tick+0x7e>
 800437e:	d017      	beq.n	80043b0 <compute_tick+0x4c>
        // Checking max_delta_us ensures the operation will not overflow

        if (1000000 == queue->frequency) {
 8004380:	68a2      	ldr	r2, [r4, #8]
 8004382:	4b1c      	ldr	r3, [pc, #112]	; (80043f4 <compute_tick+0x90>)
 8004384:	429a      	cmp	r2, r3
 8004386:	d016      	beq.n	80043b6 <compute_tick+0x52>

            delta = delta_us;
            if (delta > ticker->queue->max_delta) {
                delta = ticker->queue->max_delta;
            }
        } else if (0 != queue->frequency_shifts) {
 8004388:	233a      	movs	r3, #58	; 0x3a
 800438a:	5ce3      	ldrb	r3, [r4, r3]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d01f      	beq.n	80043d0 <compute_tick+0x6c>
            // Optimized frequencies divisible by 2

            delta = (delta_us << ticker->queue->frequency_shifts) / 1000000;
 8004390:	2220      	movs	r2, #32
 8004392:	4252      	negs	r2, r2
 8004394:	189a      	adds	r2, r3, r2
 8004396:	d412      	bmi.n	80043be <compute_tick+0x5a>
 8004398:	0006      	movs	r6, r0
 800439a:	4096      	lsls	r6, r2
 800439c:	4098      	lsls	r0, r3
 800439e:	4a15      	ldr	r2, [pc, #84]	; (80043f4 <compute_tick+0x90>)
 80043a0:	2300      	movs	r3, #0
 80043a2:	0031      	movs	r1, r6
 80043a4:	f7fc f8c4 	bl	8000530 <__aeabi_uldivmod>
            if (delta > ticker->queue->max_delta) {
 80043a8:	4285      	cmp	r5, r0
 80043aa:	d31a      	bcc.n	80043e2 <compute_tick+0x7e>
            delta = (delta_us << ticker->queue->frequency_shifts) / 1000000;
 80043ac:	0005      	movs	r5, r0
 80043ae:	e018      	b.n	80043e2 <compute_tick+0x7e>
    if (delta_us <=  ticker->queue->max_delta_us) {
 80043b0:	4290      	cmp	r0, r2
 80043b2:	d9e5      	bls.n	8004380 <compute_tick+0x1c>
 80043b4:	e015      	b.n	80043e2 <compute_tick+0x7e>
            if (delta > ticker->queue->max_delta) {
 80043b6:	4285      	cmp	r5, r0
 80043b8:	d313      	bcc.n	80043e2 <compute_tick+0x7e>
            delta = delta_us;
 80043ba:	0005      	movs	r5, r0
 80043bc:	e011      	b.n	80043e2 <compute_tick+0x7e>
            delta = (delta_us << ticker->queue->frequency_shifts) / 1000000;
 80043be:	2220      	movs	r2, #32
 80043c0:	1ad2      	subs	r2, r2, r3
 80043c2:	0006      	movs	r6, r0
 80043c4:	40d6      	lsrs	r6, r2
 80043c6:	0032      	movs	r2, r6
 80043c8:	000e      	movs	r6, r1
 80043ca:	409e      	lsls	r6, r3
 80043cc:	4316      	orrs	r6, r2
 80043ce:	e7e5      	b.n	800439c <compute_tick+0x38>
                delta = ticker->queue->max_delta;
            }
        } else {
            // General case

            delta = delta_us * queue->frequency / 1000000;
 80043d0:	2300      	movs	r3, #0
 80043d2:	f7fc f8cd 	bl	8000570 <__aeabi_lmul>
 80043d6:	4a07      	ldr	r2, [pc, #28]	; (80043f4 <compute_tick+0x90>)
 80043d8:	2300      	movs	r3, #0
 80043da:	f7fc f8a9 	bl	8000530 <__aeabi_uldivmod>
            if (delta > ticker->queue->max_delta) {
 80043de:	4285      	cmp	r5, r0
 80043e0:	d205      	bcs.n	80043ee <compute_tick+0x8a>
                delta = ticker->queue->max_delta;
            }
        }
    }
    return (queue->tick_last_read + delta) & queue->bitmask;
 80043e2:	6a23      	ldr	r3, [r4, #32]
 80043e4:	469c      	mov	ip, r3
 80043e6:	4465      	add	r5, ip
 80043e8:	68e0      	ldr	r0, [r4, #12]
 80043ea:	4028      	ands	r0, r5
}
 80043ec:	bd70      	pop	{r4, r5, r6, pc}
            delta = delta_us * queue->frequency / 1000000;
 80043ee:	0005      	movs	r5, r0
 80043f0:	e7f7      	b.n	80043e2 <compute_tick+0x7e>
 80043f2:	46c0      	nop			; (mov r8, r8)
 80043f4:	000f4240 	.word	0x000f4240

080043f8 <_ticker_match_interval_passed>:
/**
 * Return 1 if the tick has incremented to or past match_tick, otherwise 0.
 */
int _ticker_match_interval_passed(timestamp_t prev_tick, timestamp_t cur_tick, timestamp_t match_tick)
{
    if (match_tick > prev_tick) {
 80043f8:	4282      	cmp	r2, r0
 80043fa:	d905      	bls.n	8004408 <_ticker_match_interval_passed+0x10>
        return (cur_tick >= match_tick) || (cur_tick < prev_tick);
 80043fc:	428a      	cmp	r2, r1
 80043fe:	d909      	bls.n	8004414 <_ticker_match_interval_passed+0x1c>
 8004400:	4288      	cmp	r0, r1
 8004402:	d909      	bls.n	8004418 <_ticker_match_interval_passed+0x20>
 8004404:	2001      	movs	r0, #1
 8004406:	e00a      	b.n	800441e <_ticker_match_interval_passed+0x26>
    } else {
        return (cur_tick < prev_tick) && (cur_tick >= match_tick);
 8004408:	4288      	cmp	r0, r1
 800440a:	d907      	bls.n	800441c <_ticker_match_interval_passed+0x24>
 800440c:	428a      	cmp	r2, r1
 800440e:	d907      	bls.n	8004420 <_ticker_match_interval_passed+0x28>
 8004410:	2000      	movs	r0, #0
 8004412:	e004      	b.n	800441e <_ticker_match_interval_passed+0x26>
        return (cur_tick >= match_tick) || (cur_tick < prev_tick);
 8004414:	2001      	movs	r0, #1
 8004416:	e002      	b.n	800441e <_ticker_match_interval_passed+0x26>
 8004418:	2000      	movs	r0, #0
 800441a:	e000      	b.n	800441e <_ticker_match_interval_passed+0x26>
        return (cur_tick < prev_tick) && (cur_tick >= match_tick);
 800441c:	2000      	movs	r0, #0
    }
}
 800441e:	4770      	bx	lr
        return (cur_tick < prev_tick) && (cur_tick >= match_tick);
 8004420:	2001      	movs	r0, #1
 8004422:	e7fc      	b.n	800441e <_ticker_match_interval_passed+0x26>

08004424 <schedule_interrupt>:
 * @note If there is no event in the queue then the interrupt is scheduled to
 * in ticker.queue.max_delta. This is necessary to keep track
 * of the timer overflow.
 */
static void schedule_interrupt(const ticker_data_t *const ticker)
{
 8004424:	b570      	push	{r4, r5, r6, lr}
 8004426:	0004      	movs	r4, r0
    ticker_event_queue_t *queue = ticker->queue;
 8004428:	6845      	ldr	r5, [r0, #4]
    if (ticker->queue->dispatching) {
 800442a:	2339      	movs	r3, #57	; 0x39
 800442c:	5ceb      	ldrb	r3, [r5, r3]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d000      	beq.n	8004434 <schedule_interrupt+0x10>
    } else {
        uint32_t match_tick =
            (queue->tick_last_read + queue->max_delta) & queue->bitmask;
        ticker->interface->set_interrupt(match_tick);
    }
}
 8004432:	bd70      	pop	{r4, r5, r6, pc}
    update_present_time(ticker);
 8004434:	f7ff fee8 	bl	8004208 <update_present_time>
    if (ticker->queue->head) {
 8004438:	6862      	ldr	r2, [r4, #4]
 800443a:	6853      	ldr	r3, [r2, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d029      	beq.n	8004494 <schedule_interrupt+0x70>
        us_timestamp_t present = ticker->queue->present_time;
 8004440:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8004442:	6b51      	ldr	r1, [r2, #52]	; 0x34
        us_timestamp_t match_time = ticker->queue->head->timestamp;
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
        if (match_time <= present) {
 8004448:	428b      	cmp	r3, r1
 800444a:	d917      	bls.n	800447c <schedule_interrupt+0x58>
        timestamp_t match_tick = compute_tick(ticker, match_time);
 800444c:	0020      	movs	r0, r4
 800444e:	f7ff ff89 	bl	8004364 <compute_tick>
 8004452:	0006      	movs	r6, r0
        if (match_tick == queue->tick_last_read) {
 8004454:	6a2b      	ldr	r3, [r5, #32]
 8004456:	4298      	cmp	r0, r3
 8004458:	d018      	beq.n	800448c <schedule_interrupt+0x68>
        ticker->interface->set_interrupt(match_tick);
 800445a:	6823      	ldr	r3, [r4, #0]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	4798      	blx	r3
        timestamp_t cur_tick = ticker->interface->read();
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	4798      	blx	r3
 8004466:	0001      	movs	r1, r0
        if (_ticker_match_interval_passed(queue->tick_last_read, cur_tick, match_tick)) {
 8004468:	6a28      	ldr	r0, [r5, #32]
 800446a:	0032      	movs	r2, r6
 800446c:	f7ff ffc4 	bl	80043f8 <_ticker_match_interval_passed>
 8004470:	2800      	cmp	r0, #0
 8004472:	d0de      	beq.n	8004432 <schedule_interrupt+0xe>
            ticker->interface->fire_interrupt();
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	4798      	blx	r3
 800447a:	e7da      	b.n	8004432 <schedule_interrupt+0xe>
        if (match_time <= present) {
 800447c:	428b      	cmp	r3, r1
 800447e:	d101      	bne.n	8004484 <schedule_interrupt+0x60>
 8004480:	4282      	cmp	r2, r0
 8004482:	d8e3      	bhi.n	800444c <schedule_interrupt+0x28>
            ticker->interface->fire_interrupt();
 8004484:	6823      	ldr	r3, [r4, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	4798      	blx	r3
            return;
 800448a:	e7d2      	b.n	8004432 <schedule_interrupt+0xe>
            ticker->interface->fire_interrupt();
 800448c:	6823      	ldr	r3, [r4, #0]
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	4798      	blx	r3
            return;
 8004492:	e7ce      	b.n	8004432 <schedule_interrupt+0xe>
            (queue->tick_last_read + queue->max_delta) & queue->bitmask;
 8004494:	6a2b      	ldr	r3, [r5, #32]
 8004496:	692a      	ldr	r2, [r5, #16]
 8004498:	4694      	mov	ip, r2
 800449a:	4463      	add	r3, ip
 800449c:	68e8      	ldr	r0, [r5, #12]
        uint32_t match_tick =
 800449e:	4018      	ands	r0, r3
        ticker->interface->set_interrupt(match_tick);
 80044a0:	6823      	ldr	r3, [r4, #0]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	4798      	blx	r3
 80044a6:	e7c4      	b.n	8004432 <schedule_interrupt+0xe>

080044a8 <initialize>:
{
 80044a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044aa:	46ce      	mov	lr, r9
 80044ac:	4647      	mov	r7, r8
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b083      	sub	sp, #12
 80044b2:	0005      	movs	r5, r0
    if (ticker->queue->initialized) {
 80044b4:	2338      	movs	r3, #56	; 0x38
 80044b6:	6842      	ldr	r2, [r0, #4]
 80044b8:	5cd3      	ldrb	r3, [r2, r3]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d004      	beq.n	80044c8 <initialize+0x20>
}
 80044be:	b003      	add	sp, #12
 80044c0:	bc0c      	pop	{r2, r3}
 80044c2:	4690      	mov	r8, r2
 80044c4:	4699      	mov	r9, r3
 80044c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ticker->interface->init();
 80044c8:	6803      	ldr	r3, [r0, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4798      	blx	r3
    const ticker_info_t *info = ticker->interface->get_info();
 80044ce:	682b      	ldr	r3, [r5, #0]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	4798      	blx	r3
    uint32_t frequency = info->frequency;
 80044d4:	6806      	ldr	r6, [r0, #0]
    if (info->frequency == 0) {
 80044d6:	2e00      	cmp	r6, #0
 80044d8:	d100      	bne.n	80044dc <initialize+0x34>
        frequency = 1000000;
 80044da:	4e32      	ldr	r6, [pc, #200]	; (80045a4 <initialize+0xfc>)
    for (uint8_t i = 31; i > 0; --i) {
 80044dc:	241f      	movs	r4, #31
 80044de:	2c00      	cmp	r4, #0
 80044e0:	d006      	beq.n	80044f0 <initialize+0x48>
        if ((1 << i) == frequency) {
 80044e2:	2301      	movs	r3, #1
 80044e4:	40a3      	lsls	r3, r4
 80044e6:	429e      	cmp	r6, r3
 80044e8:	d002      	beq.n	80044f0 <initialize+0x48>
    for (uint8_t i = 31; i > 0; --i) {
 80044ea:	3c01      	subs	r4, #1
 80044ec:	b2e4      	uxtb	r4, r4
 80044ee:	e7f6      	b.n	80044de <initialize+0x36>
    uint32_t bits = info->bits;
 80044f0:	6847      	ldr	r7, [r0, #4]
    if ((info->bits > 32) || (info->bits < 4)) {
 80044f2:	1f3b      	subs	r3, r7, #4
 80044f4:	2b1c      	cmp	r3, #28
 80044f6:	d900      	bls.n	80044fa <initialize+0x52>
        bits = 32;
 80044f8:	2720      	movs	r7, #32
    uint32_t max_delta = 0x7 << (bits - 4); // 7/16th
 80044fa:	1f3b      	subs	r3, r7, #4
 80044fc:	2207      	movs	r2, #7
 80044fe:	409a      	lsls	r2, r3
 8004500:	4691      	mov	r9, r2
        ((uint64_t)max_delta * 1000000 + frequency - 1) / frequency;
 8004502:	2300      	movs	r3, #0
 8004504:	4698      	mov	r8, r3
 8004506:	4a27      	ldr	r2, [pc, #156]	; (80045a4 <initialize+0xfc>)
 8004508:	2300      	movs	r3, #0
 800450a:	4648      	mov	r0, r9
 800450c:	2100      	movs	r1, #0
 800450e:	f7fc f82f 	bl	8000570 <__aeabi_lmul>
 8004512:	9600      	str	r6, [sp, #0]
 8004514:	2300      	movs	r3, #0
 8004516:	9301      	str	r3, [sp, #4]
 8004518:	9a00      	ldr	r2, [sp, #0]
 800451a:	9b01      	ldr	r3, [sp, #4]
 800451c:	1880      	adds	r0, r0, r2
 800451e:	4159      	adcs	r1, r3
 8004520:	2201      	movs	r2, #1
 8004522:	4252      	negs	r2, r2
 8004524:	17d3      	asrs	r3, r2, #31
 8004526:	1880      	adds	r0, r0, r2
 8004528:	4159      	adcs	r1, r3
    uint64_t max_delta_us =
 800452a:	9a00      	ldr	r2, [sp, #0]
 800452c:	9b01      	ldr	r3, [sp, #4]
 800452e:	f7fb ffff 	bl	8000530 <__aeabi_uldivmod>
 8004532:	9000      	str	r0, [sp, #0]
 8004534:	9101      	str	r1, [sp, #4]
    ticker->queue->event_handler = NULL;
 8004536:	686b      	ldr	r3, [r5, #4]
 8004538:	4642      	mov	r2, r8
 800453a:	601a      	str	r2, [r3, #0]
    ticker->queue->head = NULL;
 800453c:	686b      	ldr	r3, [r5, #4]
 800453e:	605a      	str	r2, [r3, #4]
    ticker->queue->tick_last_read = ticker->interface->read();
 8004540:	686b      	ldr	r3, [r5, #4]
 8004542:	4698      	mov	r8, r3
 8004544:	682b      	ldr	r3, [r5, #0]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	4798      	blx	r3
 800454a:	4643      	mov	r3, r8
 800454c:	6218      	str	r0, [r3, #32]
    ticker->queue->tick_remainder = 0;
 800454e:	686b      	ldr	r3, [r5, #4]
 8004550:	2000      	movs	r0, #0
 8004552:	2100      	movs	r1, #0
 8004554:	6298      	str	r0, [r3, #40]	; 0x28
 8004556:	62d9      	str	r1, [r3, #44]	; 0x2c
    ticker->queue->frequency = frequency;
 8004558:	686b      	ldr	r3, [r5, #4]
 800455a:	609e      	str	r6, [r3, #8]
    ticker->queue->frequency_shifts = frequency_shifts;
 800455c:	233a      	movs	r3, #58	; 0x3a
 800455e:	686a      	ldr	r2, [r5, #4]
 8004560:	54d4      	strb	r4, [r2, r3]
    ticker->queue->bitmask = ((uint64_t)1 << bits) - 1;
 8004562:	6869      	ldr	r1, [r5, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	0013      	movs	r3, r2
 8004568:	40bb      	lsls	r3, r7
 800456a:	3b01      	subs	r3, #1
 800456c:	60cb      	str	r3, [r1, #12]
    ticker->queue->max_delta = max_delta;
 800456e:	686b      	ldr	r3, [r5, #4]
 8004570:	4649      	mov	r1, r9
 8004572:	6119      	str	r1, [r3, #16]
    ticker->queue->max_delta_us = max_delta_us;
 8004574:	686b      	ldr	r3, [r5, #4]
 8004576:	9800      	ldr	r0, [sp, #0]
 8004578:	9901      	ldr	r1, [sp, #4]
 800457a:	6198      	str	r0, [r3, #24]
 800457c:	61d9      	str	r1, [r3, #28]
    ticker->queue->present_time = 0;
 800457e:	686b      	ldr	r3, [r5, #4]
 8004580:	2000      	movs	r0, #0
 8004582:	2100      	movs	r1, #0
 8004584:	6318      	str	r0, [r3, #48]	; 0x30
 8004586:	6359      	str	r1, [r3, #52]	; 0x34
    ticker->queue->dispatching = false;
 8004588:	2100      	movs	r1, #0
 800458a:	2339      	movs	r3, #57	; 0x39
 800458c:	6868      	ldr	r0, [r5, #4]
 800458e:	54c1      	strb	r1, [r0, r3]
    ticker->queue->initialized = true;
 8004590:	3b01      	subs	r3, #1
 8004592:	6869      	ldr	r1, [r5, #4]
 8004594:	54ca      	strb	r2, [r1, r3]
    update_present_time(ticker);
 8004596:	0028      	movs	r0, r5
 8004598:	f7ff fe36 	bl	8004208 <update_present_time>
    schedule_interrupt(ticker);
 800459c:	0028      	movs	r0, r5
 800459e:	f7ff ff41 	bl	8004424 <schedule_interrupt>
 80045a2:	e78c      	b.n	80044be <initialize+0x16>
 80045a4:	000f4240 	.word	0x000f4240

080045a8 <ticker_set_handler>:

void ticker_set_handler(const ticker_data_t *const ticker, ticker_event_handler handler)
{
 80045a8:	b570      	push	{r4, r5, r6, lr}
 80045aa:	0004      	movs	r4, r0
 80045ac:	000d      	movs	r5, r1
    initialize(ticker);
 80045ae:	f7ff ff7b 	bl	80044a8 <initialize>

    core_util_critical_section_enter();
 80045b2:	f000 fab3 	bl	8004b1c <core_util_critical_section_enter>
    set_handler(ticker, handler);
 80045b6:	0029      	movs	r1, r5
 80045b8:	0020      	movs	r0, r4
 80045ba:	f7ff fe21 	bl	8004200 <set_handler>
    core_util_critical_section_exit();
 80045be:	f000 fab7 	bl	8004b30 <core_util_critical_section_exit>
}
 80045c2:	bd70      	pop	{r4, r5, r6, pc}

080045c4 <ticker_irq_handler>:

void ticker_irq_handler(const ticker_data_t *const ticker)
{
 80045c4:	b570      	push	{r4, r5, r6, lr}
 80045c6:	0004      	movs	r4, r0
    core_util_critical_section_enter();
 80045c8:	f000 faa8 	bl	8004b1c <core_util_critical_section_enter>

    ticker->interface->clear_interrupt();
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	4798      	blx	r3

    /* Go through all the pending TimerEvents */
    ticker->queue->dispatching = true;
 80045d2:	2201      	movs	r2, #1
 80045d4:	2339      	movs	r3, #57	; 0x39
 80045d6:	6861      	ldr	r1, [r4, #4]
 80045d8:	54ca      	strb	r2, [r1, r3]
    while (1) {
        if (ticker->queue->head == NULL) {
 80045da:	6863      	ldr	r3, [r4, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d016      	beq.n	8004610 <ticker_irq_handler+0x4c>
            break;
        }

        // update the current timestamp used by the queue
        update_present_time(ticker);
 80045e2:	0020      	movs	r0, r4
 80045e4:	f7ff fe10 	bl	8004208 <update_present_time>

        if (ticker->queue->head->timestamp <= ticker->queue->present_time) {
 80045e8:	6863      	ldr	r3, [r4, #4]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	6816      	ldr	r6, [r2, #0]
 80045ee:	6850      	ldr	r0, [r2, #4]
 80045f0:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 80045f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80045f4:	4288      	cmp	r0, r1
 80045f6:	d80b      	bhi.n	8004610 <ticker_irq_handler+0x4c>
 80045f8:	d008      	beq.n	800460c <ticker_irq_handler+0x48>
            // This event was in the past:
            //      point to the following one and execute its handler
            ticker_event_t *p = ticker->queue->head;
            ticker->queue->head = ticker->queue->head->next;
 80045fa:	68d1      	ldr	r1, [r2, #12]
 80045fc:	6059      	str	r1, [r3, #4]
            if (ticker->queue->event_handler != NULL) {
 80045fe:	6863      	ldr	r3, [r4, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0e9      	beq.n	80045da <ticker_irq_handler+0x16>
                (*ticker->queue->event_handler)(p->id); // NOTE: the handler can set new events
 8004606:	6890      	ldr	r0, [r2, #8]
 8004608:	4798      	blx	r3
 800460a:	e7e6      	b.n	80045da <ticker_irq_handler+0x16>
        if (ticker->queue->head->timestamp <= ticker->queue->present_time) {
 800460c:	42ae      	cmp	r6, r5
 800460e:	d9f4      	bls.n	80045fa <ticker_irq_handler+0x36>
             * event handler may have altered the chain of pending events. */
        } else {
            break;
        }
    }
    ticker->queue->dispatching = false;
 8004610:	2200      	movs	r2, #0
 8004612:	2339      	movs	r3, #57	; 0x39
 8004614:	6861      	ldr	r1, [r4, #4]
 8004616:	54ca      	strb	r2, [r1, r3]

    schedule_interrupt(ticker);
 8004618:	0020      	movs	r0, r4
 800461a:	f7ff ff03 	bl	8004424 <schedule_interrupt>

    core_util_critical_section_exit();
 800461e:	f000 fa87 	bl	8004b30 <core_util_critical_section_exit>
}
 8004622:	bd70      	pop	{r4, r5, r6, pc}

08004624 <ticker_insert_event_us>:

    core_util_critical_section_exit();
}

void ticker_insert_event_us(const ticker_data_t *const ticker, ticker_event_t *obj, us_timestamp_t timestamp, uint32_t id)
{
 8004624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004626:	0006      	movs	r6, r0
 8004628:	000d      	movs	r5, r1
 800462a:	0017      	movs	r7, r2
 800462c:	001c      	movs	r4, r3
    core_util_critical_section_enter();
 800462e:	f000 fa75 	bl	8004b1c <core_util_critical_section_enter>

    // update the current timestamp
    update_present_time(ticker);
 8004632:	0030      	movs	r0, r6
 8004634:	f7ff fde8 	bl	8004208 <update_present_time>

    // initialise our data
    obj->timestamp = timestamp;
 8004638:	602f      	str	r7, [r5, #0]
 800463a:	606c      	str	r4, [r5, #4]
    obj->id = id;
 800463c:	9b06      	ldr	r3, [sp, #24]
 800463e:	60ab      	str	r3, [r5, #8]

    /* Go through the list until we either reach the end, or find
       an element this should come before (which is possibly the
       head). */
    ticker_event_t *prev = NULL, *p = ticker->queue->head;
 8004640:	6873      	ldr	r3, [r6, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2100      	movs	r1, #0
    while (p != NULL) {
 8004646:	e001      	b.n	800464c <ticker_insert_event_us+0x28>
        /* check if we come before p */
        if (timestamp < p->timestamp) {
            break;
        }
        /* go to the next element */
        prev = p;
 8004648:	0019      	movs	r1, r3
        p = p->next;
 800464a:	68db      	ldr	r3, [r3, #12]
    while (p != NULL) {
 800464c:	2b00      	cmp	r3, #0
 800464e:	d006      	beq.n	800465e <ticker_insert_event_us+0x3a>
        if (timestamp < p->timestamp) {
 8004650:	6818      	ldr	r0, [r3, #0]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	42a2      	cmp	r2, r4
 8004656:	d802      	bhi.n	800465e <ticker_insert_event_us+0x3a>
 8004658:	d1f6      	bne.n	8004648 <ticker_insert_event_us+0x24>
 800465a:	42b8      	cmp	r0, r7
 800465c:	d9f4      	bls.n	8004648 <ticker_insert_event_us+0x24>
    }

    /* if we're at the end p will be NULL, which is correct */
    obj->next = p;
 800465e:	60eb      	str	r3, [r5, #12]

    /* if prev is NULL we're at the head */
    if (prev == NULL) {
 8004660:	2900      	cmp	r1, #0
 8004662:	d003      	beq.n	800466c <ticker_insert_event_us+0x48>
        ticker->queue->head = obj;
        schedule_interrupt(ticker);
    } else {
        prev->next = obj;
 8004664:	60cd      	str	r5, [r1, #12]
    }

    core_util_critical_section_exit();
 8004666:	f000 fa63 	bl	8004b30 <core_util_critical_section_exit>
}
 800466a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ticker->queue->head = obj;
 800466c:	6873      	ldr	r3, [r6, #4]
 800466e:	605d      	str	r5, [r3, #4]
        schedule_interrupt(ticker);
 8004670:	0030      	movs	r0, r6
 8004672:	f7ff fed7 	bl	8004424 <schedule_interrupt>
 8004676:	e7f6      	b.n	8004666 <ticker_insert_event_us+0x42>

08004678 <ticker_remove_event>:

void ticker_remove_event(const ticker_data_t *const ticker, ticker_event_t *obj)
{
 8004678:	b570      	push	{r4, r5, r6, lr}
 800467a:	0005      	movs	r5, r0
 800467c:	000c      	movs	r4, r1
    core_util_critical_section_enter();
 800467e:	f000 fa4d 	bl	8004b1c <core_util_critical_section_enter>

    // remove this object from the list
    if (ticker->queue->head == obj) {
 8004682:	686a      	ldr	r2, [r5, #4]
 8004684:	6853      	ldr	r3, [r2, #4]
 8004686:	42a3      	cmp	r3, r4
 8004688:	d006      	beq.n	8004698 <ticker_remove_event+0x20>
        ticker->queue->head = obj->next;
        schedule_interrupt(ticker);
    } else {
        // find the object before me, then drop me
        ticker_event_t *p = ticker->queue->head;
        while (p != NULL) {
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00c      	beq.n	80046a8 <ticker_remove_event+0x30>
            if (p->next == obj) {
 800468e:	68da      	ldr	r2, [r3, #12]
 8004690:	4294      	cmp	r4, r2
 8004692:	d007      	beq.n	80046a4 <ticker_remove_event+0x2c>
                p->next = obj->next;
                break;
            }
            p = p->next;
 8004694:	0013      	movs	r3, r2
 8004696:	e7f8      	b.n	800468a <ticker_remove_event+0x12>
        ticker->queue->head = obj->next;
 8004698:	68e3      	ldr	r3, [r4, #12]
 800469a:	6053      	str	r3, [r2, #4]
        schedule_interrupt(ticker);
 800469c:	0028      	movs	r0, r5
 800469e:	f7ff fec1 	bl	8004424 <schedule_interrupt>
 80046a2:	e001      	b.n	80046a8 <ticker_remove_event+0x30>
                p->next = obj->next;
 80046a4:	68e2      	ldr	r2, [r4, #12]
 80046a6:	60da      	str	r2, [r3, #12]
        }
    }

    core_util_critical_section_exit();
 80046a8:	f000 fa42 	bl	8004b30 <core_util_critical_section_exit>
}
 80046ac:	bd70      	pop	{r4, r5, r6, pc}

080046ae <ticker_read_us>:
{
    return ticker_read_us(ticker);
}

us_timestamp_t ticker_read_us(const ticker_data_t *const ticker)
{
 80046ae:	b510      	push	{r4, lr}
 80046b0:	0004      	movs	r4, r0
    initialize(ticker);
 80046b2:	f7ff fef9 	bl	80044a8 <initialize>

    core_util_critical_section_enter();
 80046b6:	f000 fa31 	bl	8004b1c <core_util_critical_section_enter>
    update_present_time(ticker);
 80046ba:	0020      	movs	r0, r4
 80046bc:	f7ff fda4 	bl	8004208 <update_present_time>
    core_util_critical_section_exit();
 80046c0:	f000 fa36 	bl	8004b30 <core_util_critical_section_exit>

    return ticker->queue->present_time;
 80046c4:	6863      	ldr	r3, [r4, #4]
 80046c6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80046c8:	6b59      	ldr	r1, [r3, #52]	; 0x34
}
 80046ca:	bd10      	pop	{r4, pc}

080046cc <ticker_read>:
{
 80046cc:	b510      	push	{r4, lr}
    return ticker_read_us(ticker);
 80046ce:	f7ff ffee 	bl	80046ae <ticker_read_us>
}
 80046d2:	bd10      	pop	{r4, pc}

080046d4 <get_us_ticker_data>:
};

const ticker_data_t *get_us_ticker_data(void)
{
    return &us_data;
}
 80046d4:	4800      	ldr	r0, [pc, #0]	; (80046d8 <get_us_ticker_data+0x4>)
 80046d6:	4770      	bx	lr
 80046d8:	0800c644 	.word	0x0800c644

080046dc <us_ticker_irq_handler>:

    return prev_irq_handler;
}

void us_ticker_irq_handler(void)
{
 80046dc:	b510      	push	{r4, lr}
    if (irq_handler) {
 80046de:	4b03      	ldr	r3, [pc, #12]	; (80046ec <us_ticker_irq_handler+0x10>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <us_ticker_irq_handler+0xe>
        irq_handler(&us_data);
 80046e6:	4802      	ldr	r0, [pc, #8]	; (80046f0 <us_ticker_irq_handler+0x14>)
 80046e8:	4798      	blx	r3
    }
}
 80046ea:	bd10      	pop	{r4, pc}
 80046ec:	200000c4 	.word	0x200000c4
 80046f0:	0800c644 	.word	0x0800c644

080046f4 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE>:
FileBase *FileBase::_head = NULL;
SingletonPtr<PlatformMutex> FileBase::_mutex;

FileBase::FileBase(const char *name, PathType t) : _next(NULL),
    _name(name),
    _path_type(t)
 80046f4:	4b0e      	ldr	r3, [pc, #56]	; (8004730 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x3c>)
 80046f6:	3308      	adds	r3, #8
 80046f8:	6003      	str	r3, [r0, #0]
 80046fa:	2300      	movs	r3, #0
 80046fc:	6043      	str	r3, [r0, #4]
 80046fe:	6081      	str	r1, [r0, #8]
 8004700:	7302      	strb	r2, [r0, #12]
        if (NULL == _ptr) {
 8004702:	4b0c      	ldr	r3, [pc, #48]	; (8004734 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x2c>
{
    _mutex->lock();
    if (name != NULL) {
 800470a:	2900      	cmp	r1, #0
 800470c:	d003      	beq.n	8004716 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x22>
        // put this object at head of the list
        _next = _head;
 800470e:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x44>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	6042      	str	r2, [r0, #4]
        _head = this;
 8004714:	6018      	str	r0, [r3, #0]
 8004716:	4b07      	ldr	r3, [pc, #28]	; (8004734 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d004      	beq.n	8004728 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x34>
    } else {
        _next = NULL;
    }
    _mutex->unlock();
}
 800471e:	4770      	bx	lr
                _ptr = new (_data) T();
 8004720:	4b04      	ldr	r3, [pc, #16]	; (8004734 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 8004722:	1d1a      	adds	r2, r3, #4
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	e7f0      	b.n	800470a <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x16>
 8004728:	4b02      	ldr	r3, [pc, #8]	; (8004734 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x40>)
 800472a:	1d1a      	adds	r2, r3, #4
 800472c:	601a      	str	r2, [r3, #0]
 800472e:	e7f6      	b.n	800471e <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE+0x2a>
 8004730:	0800c668 	.word	0x0800c668
 8004734:	20000b6c 	.word	0x20000b6c
 8004738:	20000b68 	.word	0x20000b68

0800473c <_ZN4mbed8FileBase6lookupEPKcj>:
        remove_filehandle(static_cast<FileHandle *>(static_cast<FileLike *>(this)));
    }
}

FileBase *FileBase::lookup(const char *name, unsigned int len)
{
 800473c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800473e:	46c6      	mov	lr, r8
 8004740:	b500      	push	{lr}
 8004742:	0007      	movs	r7, r0
 8004744:	000e      	movs	r6, r1
        if (NULL == _ptr) {
 8004746:	4b19      	ldr	r3, [pc, #100]	; (80047ac <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d005      	beq.n	800475a <_ZN4mbed8FileBase6lookupEPKcj+0x1e>
            singleton_unlock();
        }
        // _ptr was not zero initialized or was
        // corrupted if this assert is hit
        MBED_ASSERT(_ptr == (T *)&_data);
        return _ptr;
 800474e:	4b17      	ldr	r3, [pc, #92]	; (80047ac <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4698      	mov	r8, r3
    _mutex->lock();
    FileBase *p = _head;
 8004754:	4b16      	ldr	r3, [pc, #88]	; (80047b0 <_ZN4mbed8FileBase6lookupEPKcj+0x74>)
 8004756:	681c      	ldr	r4, [r3, #0]
 8004758:	e004      	b.n	8004764 <_ZN4mbed8FileBase6lookupEPKcj+0x28>
                _ptr = new (_data) T();
 800475a:	4b14      	ldr	r3, [pc, #80]	; (80047ac <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 800475c:	1d1a      	adds	r2, r3, #4
 800475e:	601a      	str	r2, [r3, #0]
 8004760:	e7f5      	b.n	800474e <_ZN4mbed8FileBase6lookupEPKcj+0x12>
        /* Check that p->_name matches name and is the correct length */
        if (p->_name != NULL && std::strncmp(p->_name, name, len) == 0 && std::strlen(p->_name) == len) {
            _mutex->unlock();
            return p;
        }
        p = p->_next;
 8004762:	6864      	ldr	r4, [r4, #4]
    while (p != NULL) {
 8004764:	2c00      	cmp	r4, #0
 8004766:	d015      	beq.n	8004794 <_ZN4mbed8FileBase6lookupEPKcj+0x58>
        if (p->_name != NULL && std::strncmp(p->_name, name, len) == 0 && std::strlen(p->_name) == len) {
 8004768:	68a5      	ldr	r5, [r4, #8]
 800476a:	2d00      	cmp	r5, #0
 800476c:	d0f9      	beq.n	8004762 <_ZN4mbed8FileBase6lookupEPKcj+0x26>
 800476e:	0032      	movs	r2, r6
 8004770:	0039      	movs	r1, r7
 8004772:	0028      	movs	r0, r5
 8004774:	f004 ffb0 	bl	80096d8 <strncmp>
 8004778:	2800      	cmp	r0, #0
 800477a:	d1f2      	bne.n	8004762 <_ZN4mbed8FileBase6lookupEPKcj+0x26>
 800477c:	0028      	movs	r0, r5
 800477e:	f7fb fccd 	bl	800011c <strlen>
 8004782:	4286      	cmp	r6, r0
 8004784:	d1ed      	bne.n	8004762 <_ZN4mbed8FileBase6lookupEPKcj+0x26>
        if (NULL == _ptr) {
 8004786:	4643      	mov	r3, r8
 8004788:	2b00      	cmp	r3, #0
 800478a:	d106      	bne.n	800479a <_ZN4mbed8FileBase6lookupEPKcj+0x5e>
                _ptr = new (_data) T();
 800478c:	4b07      	ldr	r3, [pc, #28]	; (80047ac <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 800478e:	1d1a      	adds	r2, r3, #4
 8004790:	601a      	str	r2, [r3, #0]
            return p;
 8004792:	e002      	b.n	800479a <_ZN4mbed8FileBase6lookupEPKcj+0x5e>
        if (NULL == _ptr) {
 8004794:	4643      	mov	r3, r8
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <_ZN4mbed8FileBase6lookupEPKcj+0x66>
    }
    _mutex->unlock();
    return NULL;
}
 800479a:	0020      	movs	r0, r4
 800479c:	bc04      	pop	{r2}
 800479e:	4690      	mov	r8, r2
 80047a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
                _ptr = new (_data) T();
 80047a2:	4b02      	ldr	r3, [pc, #8]	; (80047ac <_ZN4mbed8FileBase6lookupEPKcj+0x70>)
 80047a4:	1d1a      	adds	r2, r3, #4
 80047a6:	601a      	str	r2, [r3, #0]
    return NULL;
 80047a8:	e7f7      	b.n	800479a <_ZN4mbed8FileBase6lookupEPKcj+0x5e>
 80047aa:	46c0      	nop			; (mov r8, r8)
 80047ac:	20000b6c 	.word	0x20000b6c
 80047b0:	20000b68 	.word	0x20000b68

080047b4 <_ZN4mbed8FileBase11getPathTypeEv>:
}

PathType FileBase::getPathType(void)
{
    // Constant read so no lock needed
    return _path_type;
 80047b4:	7b00      	ldrb	r0, [r0, #12]
}
 80047b6:	4770      	bx	lr

080047b8 <_ZN4mbed8FileBaseD1Ev>:
FileBase::~FileBase()
 80047b8:	b510      	push	{r4, lr}
 80047ba:	0004      	movs	r4, r0
 80047bc:	4b16      	ldr	r3, [pc, #88]	; (8004818 <_ZN4mbed8FileBaseD1Ev+0x60>)
 80047be:	3308      	adds	r3, #8
 80047c0:	6003      	str	r3, [r0, #0]
        if (NULL == _ptr) {
 80047c2:	4b16      	ldr	r3, [pc, #88]	; (800481c <_ZN4mbed8FileBaseD1Ev+0x64>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00b      	beq.n	80047e2 <_ZN4mbed8FileBaseD1Ev+0x2a>
        return _ptr;
 80047ca:	4b14      	ldr	r3, [pc, #80]	; (800481c <_ZN4mbed8FileBaseD1Ev+0x64>)
 80047cc:	6819      	ldr	r1, [r3, #0]
    if (_name != NULL) {
 80047ce:	68a3      	ldr	r3, [r4, #8]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d010      	beq.n	80047f6 <_ZN4mbed8FileBaseD1Ev+0x3e>
        if (_head == this) { // first in the list, so just drop me
 80047d4:	4b12      	ldr	r3, [pc, #72]	; (8004820 <_ZN4mbed8FileBaseD1Ev+0x68>)
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	4294      	cmp	r4, r2
 80047da:	d107      	bne.n	80047ec <_ZN4mbed8FileBaseD1Ev+0x34>
            _head = _next;
 80047dc:	6862      	ldr	r2, [r4, #4]
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	e009      	b.n	80047f6 <_ZN4mbed8FileBaseD1Ev+0x3e>
                _ptr = new (_data) T();
 80047e2:	4b0e      	ldr	r3, [pc, #56]	; (800481c <_ZN4mbed8FileBaseD1Ev+0x64>)
 80047e4:	1d1a      	adds	r2, r3, #4
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	e7ef      	b.n	80047ca <_ZN4mbed8FileBaseD1Ev+0x12>
                p = p->_next;
 80047ea:	001a      	movs	r2, r3
            while (p->_next != this) {
 80047ec:	6853      	ldr	r3, [r2, #4]
 80047ee:	429c      	cmp	r4, r3
 80047f0:	d1fb      	bne.n	80047ea <_ZN4mbed8FileBaseD1Ev+0x32>
            p->_next = _next;
 80047f2:	6863      	ldr	r3, [r4, #4]
 80047f4:	6053      	str	r3, [r2, #4]
        if (NULL == _ptr) {
 80047f6:	2900      	cmp	r1, #0
 80047f8:	d006      	beq.n	8004808 <_ZN4mbed8FileBaseD1Ev+0x50>
    if (getPathType() == FilePathType) {
 80047fa:	0020      	movs	r0, r4
 80047fc:	f7ff ffda 	bl	80047b4 <_ZN4mbed8FileBase11getPathTypeEv>
 8004800:	2800      	cmp	r0, #0
 8004802:	d005      	beq.n	8004810 <_ZN4mbed8FileBaseD1Ev+0x58>
}
 8004804:	0020      	movs	r0, r4
 8004806:	bd10      	pop	{r4, pc}
                _ptr = new (_data) T();
 8004808:	4b04      	ldr	r3, [pc, #16]	; (800481c <_ZN4mbed8FileBaseD1Ev+0x64>)
 800480a:	1d1a      	adds	r2, r3, #4
 800480c:	601a      	str	r2, [r3, #0]
 800480e:	e7f4      	b.n	80047fa <_ZN4mbed8FileBaseD1Ev+0x42>
        remove_filehandle(static_cast<FileHandle *>(static_cast<FileLike *>(this)));
 8004810:	1f20      	subs	r0, r4, #4
 8004812:	f000 fae5 	bl	8004de0 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE>
 8004816:	e7f5      	b.n	8004804 <_ZN4mbed8FileBaseD1Ev+0x4c>
 8004818:	0800c668 	.word	0x0800c668
 800481c:	20000b6c 	.word	0x20000b6c
 8004820:	20000b68 	.word	0x20000b68

08004824 <_ZN4mbed8FileBaseD0Ev>:
FileBase::~FileBase()
 8004824:	b510      	push	{r4, lr}
 8004826:	0004      	movs	r4, r0
}
 8004828:	f7ff ffc6 	bl	80047b8 <_ZN4mbed8FileBaseD1Ev>
 800482c:	0020      	movs	r0, r4
 800482e:	f000 fe1d 	bl	800546c <_ZdlPv>
 8004832:	0020      	movs	r0, r4
 8004834:	bd10      	pop	{r4, pc}

08004836 <_ZN4mbed10FileHandle4syncEv>:
    }
 8004836:	2000      	movs	r0, #0
 8004838:	4770      	bx	lr

0800483a <_ZN4mbed10FileHandle6isattyEv>:
    }
 800483a:	2000      	movs	r0, #0
 800483c:	4770      	bx	lr

0800483e <_ZN4mbed10FileHandle4sizeEv>:
#include "platform/mbed_critical.h"

namespace mbed {

off_t FileHandle::size()
{
 800483e:	b570      	push	{r4, r5, r6, lr}
 8004840:	0004      	movs	r4, r0
    /* remember our current position */
    off_t off = seek(0, SEEK_CUR);
 8004842:	6803      	ldr	r3, [r0, #0]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	2201      	movs	r2, #1
 8004848:	2100      	movs	r1, #0
 800484a:	4798      	blx	r3
 800484c:	1e05      	subs	r5, r0, #0
    if (off < 0) {
 800484e:	db0d      	blt.n	800486c <_ZN4mbed10FileHandle4sizeEv+0x2e>
        return off;
    }
    /* seek to the end to get the file length */
    off_t size = seek(0, SEEK_END);
 8004850:	6823      	ldr	r3, [r4, #0]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	2202      	movs	r2, #2
 8004856:	2100      	movs	r1, #0
 8004858:	0020      	movs	r0, r4
 800485a:	4798      	blx	r3
 800485c:	0006      	movs	r6, r0
    /* return to our old position */
    seek(off, SEEK_SET);
 800485e:	6823      	ldr	r3, [r4, #0]
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	2200      	movs	r2, #0
 8004864:	0029      	movs	r1, r5
 8004866:	0020      	movs	r0, r4
 8004868:	4798      	blx	r3
    return size;
 800486a:	0035      	movs	r5, r6
}
 800486c:	0028      	movs	r0, r5
 800486e:	bd70      	pop	{r4, r5, r6, pc}

08004870 <_ZN4mbed8FilePathC1EPKc>:
 */
#include "platform/FilePath.h"

namespace mbed {

FilePath::FilePath(const char *file_path) : file_name(NULL), fb(NULL)
 8004870:	b570      	push	{r4, r5, r6, lr}
 8004872:	0004      	movs	r4, r0
 8004874:	000d      	movs	r5, r1
 8004876:	2300      	movs	r3, #0
 8004878:	6003      	str	r3, [r0, #0]
 800487a:	6043      	str	r3, [r0, #4]
{
    // skip slashes
    file_path += strspn(file_path, "/");
 800487c:	490b      	ldr	r1, [pc, #44]	; (80048ac <_ZN4mbed8FilePathC1EPKc+0x3c>)
 800487e:	0028      	movs	r0, r5
 8004880:	f004 ff3b 	bl	80096fa <strspn>
 8004884:	1828      	adds	r0, r5, r0

    const char *file_system = file_path;
    file_name = file_system;
 8004886:	6020      	str	r0, [r4, #0]
    int len = 0;
 8004888:	2100      	movs	r1, #0
    while (true) {
        char c = *file_name;
 800488a:	6823      	ldr	r3, [r4, #0]
 800488c:	781a      	ldrb	r2, [r3, #0]
        if (c == '/') { // end of object name
 800488e:	2a2f      	cmp	r2, #47	; 0x2f
 8004890:	d005      	beq.n	800489e <_ZN4mbed8FilePathC1EPKc+0x2e>
            file_name++; // point to one char after the '/'
            break;
        }
        if (c == 0) { // end of object name, with no filename
 8004892:	2a00      	cmp	r2, #0
 8004894:	d005      	beq.n	80048a2 <_ZN4mbed8FilePathC1EPKc+0x32>
            break;
        }
        len++;
 8004896:	3101      	adds	r1, #1
        file_name++;
 8004898:	3301      	adds	r3, #1
 800489a:	6023      	str	r3, [r4, #0]
    }
 800489c:	e7f5      	b.n	800488a <_ZN4mbed8FilePathC1EPKc+0x1a>
            file_name++; // point to one char after the '/'
 800489e:	3301      	adds	r3, #1
 80048a0:	6023      	str	r3, [r4, #0]

    MBED_ASSERT(len != 0);
    fb = FileBase::lookup(file_system, len);
 80048a2:	f7ff ff4b 	bl	800473c <_ZN4mbed8FileBase6lookupEPKcj>
 80048a6:	6060      	str	r0, [r4, #4]
}
 80048a8:	0020      	movs	r0, r4
 80048aa:	bd70      	pop	{r4, r5, r6, pc}
 80048ac:	0800c6c8 	.word	0x0800c6c8

080048b0 <_ZN4mbed8FilePath8fileNameEv>:

const char *FilePath::fileName(void)
{
    return file_name;
 80048b0:	6800      	ldr	r0, [r0, #0]
}
 80048b2:	4770      	bx	lr

080048b4 <_ZN4mbed8FilePath12isFileSystemEv>:

bool FilePath::isFileSystem(void)
{
 80048b4:	b510      	push	{r4, lr}
    if (NULL == fb) {
 80048b6:	6840      	ldr	r0, [r0, #4]
 80048b8:	2800      	cmp	r0, #0
 80048ba:	d006      	beq.n	80048ca <_ZN4mbed8FilePath12isFileSystemEv+0x16>
        return false;
    }
    return (fb->getPathType() == FileSystemPathType);
 80048bc:	f7ff ff7a 	bl	80047b4 <_ZN4mbed8FileBase11getPathTypeEv>
 80048c0:	3801      	subs	r0, #1
 80048c2:	4243      	negs	r3, r0
 80048c4:	4158      	adcs	r0, r3
 80048c6:	b2c0      	uxtb	r0, r0
}
 80048c8:	bd10      	pop	{r4, pc}
        return false;
 80048ca:	2000      	movs	r0, #0
 80048cc:	e7fc      	b.n	80048c8 <_ZN4mbed8FilePath12isFileSystemEv+0x14>

080048ce <_ZN4mbed8FilePath10fileSystemEv>:

FileSystemLike *FilePath::fileSystem(void)
{
 80048ce:	b510      	push	{r4, lr}
 80048d0:	0004      	movs	r4, r0
    if (isFileSystem()) {
 80048d2:	f7ff ffef 	bl	80048b4 <_ZN4mbed8FilePath12isFileSystemEv>
 80048d6:	2800      	cmp	r0, #0
 80048d8:	d004      	beq.n	80048e4 <_ZN4mbed8FilePath10fileSystemEv+0x16>
        return static_cast<FileSystemLike *>(fb);
 80048da:	6860      	ldr	r0, [r4, #4]
 80048dc:	2800      	cmp	r0, #0
 80048de:	d003      	beq.n	80048e8 <_ZN4mbed8FilePath10fileSystemEv+0x1a>
 80048e0:	3804      	subs	r0, #4
    }
    return NULL;
}
 80048e2:	bd10      	pop	{r4, pc}
    return NULL;
 80048e4:	2000      	movs	r0, #0
 80048e6:	e7fc      	b.n	80048e2 <_ZN4mbed8FilePath10fileSystemEv+0x14>
        return static_cast<FileSystemLike *>(fb);
 80048e8:	2000      	movs	r0, #0
 80048ea:	e7fa      	b.n	80048e2 <_ZN4mbed8FilePath10fileSystemEv+0x14>

080048ec <_ZN4mbed8FilePath6isFileEv>:

bool FilePath::isFile(void)
{
 80048ec:	b510      	push	{r4, lr}
    if (NULL == fb) {
 80048ee:	6840      	ldr	r0, [r0, #4]
 80048f0:	2800      	cmp	r0, #0
 80048f2:	d005      	beq.n	8004900 <_ZN4mbed8FilePath6isFileEv+0x14>
        return false;
    }
    return (fb->getPathType() == FilePathType);
 80048f4:	f7ff ff5e 	bl	80047b4 <_ZN4mbed8FileBase11getPathTypeEv>
 80048f8:	4243      	negs	r3, r0
 80048fa:	4158      	adcs	r0, r3
 80048fc:	b2c0      	uxtb	r0, r0
}
 80048fe:	bd10      	pop	{r4, pc}
        return false;
 8004900:	2000      	movs	r0, #0
 8004902:	e7fc      	b.n	80048fe <_ZN4mbed8FilePath6isFileEv+0x12>

08004904 <_ZN4mbed8FilePath4fileEv>:

FileLike *FilePath::file(void)
{
 8004904:	b510      	push	{r4, lr}
 8004906:	0004      	movs	r4, r0
    if (isFile()) {
 8004908:	f7ff fff0 	bl	80048ec <_ZN4mbed8FilePath6isFileEv>
 800490c:	2800      	cmp	r0, #0
 800490e:	d004      	beq.n	800491a <_ZN4mbed8FilePath4fileEv+0x16>
        return (FileLike *)fb;
 8004910:	6860      	ldr	r0, [r4, #4]
 8004912:	2800      	cmp	r0, #0
 8004914:	d003      	beq.n	800491e <_ZN4mbed8FilePath4fileEv+0x1a>
 8004916:	3804      	subs	r0, #4
    }
    return NULL;
}
 8004918:	bd10      	pop	{r4, pc}
    return NULL;
 800491a:	2000      	movs	r0, #0
 800491c:	e7fc      	b.n	8004918 <_ZN4mbed8FilePath4fileEv+0x14>
        return (FileLike *)fb;
 800491e:	2000      	movs	r0, #0
 8004920:	e7fa      	b.n	8004918 <_ZN4mbed8FilePath4fileEv+0x14>

08004922 <_ZN4mbed8FilePath6existsEv>:

bool FilePath::exists(void)
{
    return fb != NULL;
 8004922:	6840      	ldr	r0, [r0, #4]
 8004924:	1e43      	subs	r3, r0, #1
 8004926:	4198      	sbcs	r0, r3
 8004928:	b2c0      	uxtb	r0, r0
}
 800492a:	4770      	bx	lr

0800492c <_ZN4mbed6Stream4lockEv>:
    /** Acquire exclusive access to this object.
     */
    virtual void lock()
    {
        // Stub
    }
 800492c:	4770      	bx	lr

0800492e <_ZN4mbed6Stream6unlockEv>:
    /** Release exclusive access to this object.
     */
    virtual void unlock()
    {
        // Stub
    }
 800492e:	4770      	bx	lr

08004930 <_ZN4mbed6Stream5closeEv>:
}

int Stream::close()
{
    return 0;
}
 8004930:	2000      	movs	r0, #0
 8004932:	4770      	bx	lr

08004934 <_ZN4mbed6Stream5writeEPKvj>:

ssize_t Stream::write(const void *buffer, size_t length)
{
 8004934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004936:	46c6      	mov	lr, r8
 8004938:	b500      	push	{lr}
 800493a:	0005      	movs	r5, r0
 800493c:	4688      	mov	r8, r1
    const char *ptr = (const char *)buffer;
    const char *end = ptr + length;
 800493e:	4442      	add	r2, r8
 8004940:	0017      	movs	r7, r2

    lock();
 8004942:	6803      	ldr	r3, [r0, #0]
 8004944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004946:	4798      	blx	r3
    const char *ptr = (const char *)buffer;
 8004948:	4644      	mov	r4, r8
 800494a:	e000      	b.n	800494e <_ZN4mbed6Stream5writeEPKvj+0x1a>
    while (ptr != end) {
        if (_putc(*ptr++) == EOF) {
 800494c:	0034      	movs	r4, r6
    while (ptr != end) {
 800494e:	42bc      	cmp	r4, r7
 8004950:	d008      	beq.n	8004964 <_ZN4mbed6Stream5writeEPKvj+0x30>
        if (_putc(*ptr++) == EOF) {
 8004952:	682b      	ldr	r3, [r5, #0]
 8004954:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004956:	1c66      	adds	r6, r4, #1
 8004958:	7821      	ldrb	r1, [r4, #0]
 800495a:	0028      	movs	r0, r5
 800495c:	4798      	blx	r3
 800495e:	1c43      	adds	r3, r0, #1
 8004960:	d1f4      	bne.n	800494c <_ZN4mbed6Stream5writeEPKvj+0x18>
 8004962:	0034      	movs	r4, r6
            break;
        }
    }
    unlock();
 8004964:	682b      	ldr	r3, [r5, #0]
 8004966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004968:	0028      	movs	r0, r5
 800496a:	4798      	blx	r3

    return ptr - (const char *)buffer;
 800496c:	4643      	mov	r3, r8
 800496e:	1ae0      	subs	r0, r4, r3
}
 8004970:	bc04      	pop	{r2}
 8004972:	4690      	mov	r8, r2
 8004974:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004976 <_ZN4mbed6Stream4readEPvj>:

ssize_t Stream::read(void *buffer, size_t length)
{
 8004976:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004978:	0005      	movs	r5, r0
 800497a:	000f      	movs	r7, r1
    char *ptr = (char *)buffer;
    char *end = ptr + length;
 800497c:	188e      	adds	r6, r1, r2

    lock();
 800497e:	6803      	ldr	r3, [r0, #0]
 8004980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004982:	4798      	blx	r3
    char *ptr = (char *)buffer;
 8004984:	003c      	movs	r4, r7
    while (ptr != end) {
 8004986:	42b4      	cmp	r4, r6
 8004988:	d008      	beq.n	800499c <_ZN4mbed6Stream4readEPvj+0x26>
        int c = _getc();
 800498a:	682b      	ldr	r3, [r5, #0]
 800498c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498e:	0028      	movs	r0, r5
 8004990:	4798      	blx	r3
        if (c == EOF) {
 8004992:	1c43      	adds	r3, r0, #1
 8004994:	d002      	beq.n	800499c <_ZN4mbed6Stream4readEPvj+0x26>
            break;
        }
        *ptr++ = c;
 8004996:	7020      	strb	r0, [r4, #0]
 8004998:	3401      	adds	r4, #1
    while (ptr != end) {
 800499a:	e7f4      	b.n	8004986 <_ZN4mbed6Stream4readEPvj+0x10>
    }
    unlock();
 800499c:	682b      	ldr	r3, [r5, #0]
 800499e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a0:	0028      	movs	r0, r5
 80049a2:	4798      	blx	r3

    return ptr - (const char *)buffer;
 80049a4:	1be0      	subs	r0, r4, r7
}
 80049a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080049a8 <_ZN4mbed6Stream4seekEli>:

off_t Stream::seek(off_t offset, int whence)
{
    return 0;
}
 80049a8:	2000      	movs	r0, #0
 80049aa:	4770      	bx	lr

080049ac <_ZN4mbed6Stream4tellEv>:

off_t Stream::tell()
{
    return 0;
}
 80049ac:	2000      	movs	r0, #0
 80049ae:	4770      	bx	lr

080049b0 <_ZN4mbed6Stream6rewindEv>:

void Stream::rewind()
{
}
 80049b0:	4770      	bx	lr

080049b2 <_ZN4mbed6Stream6isattyEv>:

int Stream::isatty()
{
    return 0;
}
 80049b2:	2000      	movs	r0, #0
 80049b4:	4770      	bx	lr

080049b6 <_ZN4mbed6Stream4syncEv>:

int Stream::sync()
{
    return 0;
}
 80049b6:	2000      	movs	r0, #0
 80049b8:	4770      	bx	lr

080049ba <_ZN4mbed6Stream4sizeEv>:

off_t Stream::size()
{
    return 0;
}
 80049ba:	2000      	movs	r0, #0
 80049bc:	4770      	bx	lr
	...

080049c0 <_ZN4mbed6StreamC1EPKc>:
Stream::Stream(const char *name) : FileLike(name), _file(NULL)
 80049c0:	b510      	push	{r4, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	0004      	movs	r4, r0
class FileHandle : private NonCopyable<FileHandle> {
 80049c6:	4b10      	ldr	r3, [pc, #64]	; (8004a08 <_ZN4mbed6StreamC1EPKc+0x48>)
 80049c8:	c008      	stmia	r0!, {r3}
public:
    /** Constructor FileLike
     *
     *  @param name     The name to use to open the file.
     */
    FileLike(const char *name = NULL) : FileBase(name, FilePathType) {}
 80049ca:	2200      	movs	r2, #0
 80049cc:	f7ff fe92 	bl	80046f4 <_ZN4mbed8FileBaseC1EPKcNS_8PathTypeE>
 80049d0:	4b0e      	ldr	r3, [pc, #56]	; (8004a0c <_ZN4mbed6StreamC1EPKc+0x4c>)
 80049d2:	001a      	movs	r2, r3
 80049d4:	3208      	adds	r2, #8
 80049d6:	6022      	str	r2, [r4, #0]
 80049d8:	3368      	adds	r3, #104	; 0x68
 80049da:	6063      	str	r3, [r4, #4]
 80049dc:	2300      	movs	r3, #0
 80049de:	6163      	str	r3, [r4, #20]
    _file = fdopen(this, "w+");
 80049e0:	490b      	ldr	r1, [pc, #44]	; (8004a10 <_ZN4mbed6StreamC1EPKc+0x50>)
 80049e2:	0020      	movs	r0, r4
 80049e4:	f000 fd1f 	bl	8005426 <_ZN4mbed6fdopenEPNS_10FileHandleEPKc>
 80049e8:	6160      	str	r0, [r4, #20]
    if (_file) {
 80049ea:	2800      	cmp	r0, #0
 80049ec:	d004      	beq.n	80049f8 <_ZN4mbed6StreamC1EPKc+0x38>
        mbed_set_unbuffered_stream(_file);
 80049ee:	f000 fcef 	bl	80053d0 <_ZN4mbed26mbed_set_unbuffered_streamEP7__sFILE>
}
 80049f2:	0020      	movs	r0, r4
 80049f4:	b002      	add	sp, #8
 80049f6:	bd10      	pop	{r4, pc}
        MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_OPEN_FAILED), "Stream obj failure", _file);
 80049f8:	2300      	movs	r3, #0
 80049fa:	9300      	str	r3, [sp, #0]
 80049fc:	0002      	movs	r2, r0
 80049fe:	2100      	movs	r1, #0
 8004a00:	4804      	ldr	r0, [pc, #16]	; (8004a14 <_ZN4mbed6StreamC1EPKc+0x54>)
 8004a02:	f000 f92b 	bl	8004c5c <mbed_error>
 8004a06:	e7f4      	b.n	80049f2 <_ZN4mbed6StreamC1EPKc+0x32>
 8004a08:	0800c680 	.word	0x0800c680
 8004a0c:	0800c730 	.word	0x0800c730
 8004a10:	0800c72c 	.word	0x0800c72c
 8004a14:	80010119 	.word	0x80010119

08004a18 <_ZN4mbed6StreamD1Ev>:
Stream::~Stream()
 8004a18:	b510      	push	{r4, lr}
 8004a1a:	0004      	movs	r4, r0
 8004a1c:	4b08      	ldr	r3, [pc, #32]	; (8004a40 <_ZN4mbed6StreamD1Ev+0x28>)
 8004a1e:	001a      	movs	r2, r3
 8004a20:	3208      	adds	r2, #8
 8004a22:	6002      	str	r2, [r0, #0]
 8004a24:	3368      	adds	r3, #104	; 0x68
 8004a26:	6043      	str	r3, [r0, #4]
    fclose(_file);
 8004a28:	6940      	ldr	r0, [r0, #20]
 8004a2a:	f003 f915 	bl	8007c58 <fclose>
    virtual ~FileLike() {}
 8004a2e:	4b05      	ldr	r3, [pc, #20]	; (8004a44 <_ZN4mbed6StreamD1Ev+0x2c>)
 8004a30:	6023      	str	r3, [r4, #0]
 8004a32:	3350      	adds	r3, #80	; 0x50
 8004a34:	6063      	str	r3, [r4, #4]
 8004a36:	1d20      	adds	r0, r4, #4
 8004a38:	f7ff febe 	bl	80047b8 <_ZN4mbed8FileBaseD1Ev>
}
 8004a3c:	0020      	movs	r0, r4
 8004a3e:	bd10      	pop	{r4, pc}
 8004a40:	0800c730 	.word	0x0800c730
 8004a44:	0800c6d4 	.word	0x0800c6d4

08004a48 <_ZN4mbed6Stream4getcEv>:
{
 8004a48:	b570      	push	{r4, r5, r6, lr}
 8004a4a:	0004      	movs	r4, r0
    lock();
 8004a4c:	6803      	ldr	r3, [r0, #0]
 8004a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a50:	4798      	blx	r3
    fflush(_file);
 8004a52:	6960      	ldr	r0, [r4, #20]
 8004a54:	f003 f9e2 	bl	8007e1c <fflush>
    int ret = mbed_getc(_file);
 8004a58:	6960      	ldr	r0, [r4, #20]
 8004a5a:	f000 fcf9 	bl	8005450 <_ZN4mbed9mbed_getcEP7__sFILE>
 8004a5e:	0005      	movs	r5, r0
    unlock();
 8004a60:	6823      	ldr	r3, [r4, #0]
 8004a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a64:	0020      	movs	r0, r4
 8004a66:	4798      	blx	r3
}
 8004a68:	0028      	movs	r0, r5
 8004a6a:	bd70      	pop	{r4, r5, r6, pc}

08004a6c <_ZN4mbed6Stream6printfEPKcz>:

int Stream::printf(const char *format, ...)
{
 8004a6c:	b40e      	push	{r1, r2, r3}
 8004a6e:	b570      	push	{r4, r5, r6, lr}
 8004a70:	b083      	sub	sp, #12
 8004a72:	0004      	movs	r4, r0
 8004a74:	ad07      	add	r5, sp, #28
 8004a76:	cd40      	ldmia	r5!, {r6}
    lock();
 8004a78:	6803      	ldr	r3, [r0, #0]
 8004a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a7c:	4798      	blx	r3
    std::va_list arg;
    va_start(arg, format);
 8004a7e:	9501      	str	r5, [sp, #4]
    fflush(_file);
 8004a80:	6960      	ldr	r0, [r4, #20]
 8004a82:	f003 f9cb 	bl	8007e1c <fflush>
    int r = vfprintf(_file, format, arg);
 8004a86:	9a01      	ldr	r2, [sp, #4]
 8004a88:	0031      	movs	r1, r6
 8004a8a:	6960      	ldr	r0, [r4, #20]
 8004a8c:	f005 ff5e 	bl	800a94c <vfprintf>
 8004a90:	0005      	movs	r5, r0
    va_end(arg);
    unlock();
 8004a92:	6823      	ldr	r3, [r4, #0]
 8004a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a96:	0020      	movs	r0, r4
 8004a98:	4798      	blx	r3
    return r;
}
 8004a9a:	0028      	movs	r0, r5
 8004a9c:	b003      	add	sp, #12
 8004a9e:	bc70      	pop	{r4, r5, r6}
 8004aa0:	bc08      	pop	{r3}
 8004aa2:	b003      	add	sp, #12
 8004aa4:	4718      	bx	r3

08004aa6 <mbed_die>:
extern int stdio_uart_inited;
extern serial_t stdio_uart;
#endif

WEAK void mbed_die(void)
{
 8004aa6:	b530      	push	{r4, r5, lr}
 8004aa8:	b089      	sub	sp, #36	; 0x24
#if !defined (NRF51_H) && !defined(TARGET_EFM32)
    core_util_critical_section_enter();
 8004aaa:	f000 f837 	bl	8004b1c <core_util_critical_section_enter>
#endif
    gpio_t led_err;
    gpio_init_out(&led_err, LED1);
 8004aae:	2105      	movs	r1, #5
 8004ab0:	a801      	add	r0, sp, #4
 8004ab2:	f7ff fad7 	bl	8004064 <gpio_init_out>
 8004ab6:	e021      	b.n	8004afc <mbed_die+0x56>
        *obj->reg_set = obj->mask;
 8004ab8:	9b03      	ldr	r3, [sp, #12]
 8004aba:	9a01      	ldr	r2, [sp, #4]
 8004abc:	601a      	str	r2, [r3, #0]

    while (1) {
        for (int i = 0; i < 4; ++i) {
            gpio_write(&led_err, 1);
            wait_ms(150);
 8004abe:	2096      	movs	r0, #150	; 0x96
 8004ac0:	f000 fd00 	bl	80054c4 <wait_ms>
        *obj->reg_clr = obj->mask;
 8004ac4:	9b04      	ldr	r3, [sp, #16]
 8004ac6:	9a01      	ldr	r2, [sp, #4]
 8004ac8:	601a      	str	r2, [r3, #0]
            gpio_write(&led_err, 0);
            wait_ms(150);
 8004aca:	2096      	movs	r0, #150	; 0x96
 8004acc:	f000 fcfa 	bl	80054c4 <wait_ms>
        for (int i = 0; i < 4; ++i) {
 8004ad0:	3401      	adds	r4, #1
 8004ad2:	2c03      	cmp	r4, #3
 8004ad4:	ddf0      	ble.n	8004ab8 <mbed_die+0x12>
 8004ad6:	2400      	movs	r4, #0
 8004ad8:	e00e      	b.n	8004af8 <mbed_die+0x52>
        *obj->reg_set = obj->mask;
 8004ada:	9b03      	ldr	r3, [sp, #12]
 8004adc:	9a01      	ldr	r2, [sp, #4]
 8004ade:	601a      	str	r2, [r3, #0]
        }

        for (int i = 0; i < 4; ++i) {
            gpio_write(&led_err, 1);
            wait_ms(400);
 8004ae0:	25c8      	movs	r5, #200	; 0xc8
 8004ae2:	006d      	lsls	r5, r5, #1
 8004ae4:	0028      	movs	r0, r5
 8004ae6:	f000 fced 	bl	80054c4 <wait_ms>
        *obj->reg_clr = obj->mask;
 8004aea:	9b04      	ldr	r3, [sp, #16]
 8004aec:	9a01      	ldr	r2, [sp, #4]
 8004aee:	601a      	str	r2, [r3, #0]
            gpio_write(&led_err, 0);
            wait_ms(400);
 8004af0:	0028      	movs	r0, r5
 8004af2:	f000 fce7 	bl	80054c4 <wait_ms>
        for (int i = 0; i < 4; ++i) {
 8004af6:	3401      	adds	r4, #1
 8004af8:	2c03      	cmp	r4, #3
 8004afa:	ddee      	ble.n	8004ada <mbed_die+0x34>
        for (int i = 0; i < 4; ++i) {
 8004afc:	2400      	movs	r4, #0
 8004afe:	e7e8      	b.n	8004ad2 <mbed_die+0x2c>

08004b00 <core_util_are_interrupts_enabled>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b00:	f3ef 8310 	mrs	r3, PRIMASK
bool core_util_are_interrupts_enabled(void)
{
#if defined(__CORTEX_A9)
    return ((__get_CPSR() & 0x80) == 0);
#else
    return ((__get_PRIMASK() & 0x1) == 0);
 8004b04:	2001      	movs	r0, #1
 8004b06:	4018      	ands	r0, r3
 8004b08:	4243      	negs	r3, r0
 8004b0a:	4158      	adcs	r0, r3
 8004b0c:	b2c0      	uxtb	r0, r0
#endif
}
 8004b0e:	4770      	bx	lr

08004b10 <core_util_is_isr_active>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b10:	f3ef 8005 	mrs	r0, IPSR
        case CPSR_M_SVC:
        default:
            return true;
    }
#else
    return (__get_IPSR() != 0U);
 8004b14:	1e43      	subs	r3, r0, #1
 8004b16:	4198      	sbcs	r0, r3
 8004b18:	b2c0      	uxtb	r0, r0
#endif
}
 8004b1a:	4770      	bx	lr

08004b1c <core_util_critical_section_enter>:
{
    return hal_in_critical_section();
}

void core_util_critical_section_enter(void)
{
 8004b1c:	b510      	push	{r4, lr}
#else
    // If the reentrancy counter overflows something has gone badly wrong.
    MBED_ASSERT(critical_section_reentrancy_counter < UINT32_MAX);
#endif /* FEATURE_UVISOR */

    hal_critical_section_enter();
 8004b1e:	f7ff fa67 	bl	8003ff0 <hal_critical_section_enter>

    ++critical_section_reentrancy_counter;
 8004b22:	4a02      	ldr	r2, [pc, #8]	; (8004b2c <core_util_critical_section_enter+0x10>)
 8004b24:	6813      	ldr	r3, [r2, #0]
 8004b26:	3301      	adds	r3, #1
 8004b28:	6013      	str	r3, [r2, #0]
}
 8004b2a:	bd10      	pop	{r4, pc}
 8004b2c:	20000b74 	.word	0x20000b74

08004b30 <core_util_critical_section_exit>:

void core_util_critical_section_exit(void)
{
 8004b30:	b510      	push	{r4, lr}
#ifdef FEATURE_UVISOR
#warning "core_util_critical_section_exit needs fixing to work from unprivileged code"
#endif /* FEATURE_UVISOR */

    // If critical_section_enter has not previously been called, do nothing
    if (critical_section_reentrancy_counter == 0) {
 8004b32:	4b07      	ldr	r3, [pc, #28]	; (8004b50 <core_util_critical_section_exit+0x20>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d006      	beq.n	8004b48 <core_util_critical_section_exit+0x18>
        return;
    }

    --critical_section_reentrancy_counter;
 8004b3a:	4b05      	ldr	r3, [pc, #20]	; (8004b50 <core_util_critical_section_exit+0x20>)
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	3a01      	subs	r2, #1
 8004b40:	601a      	str	r2, [r3, #0]

    if (critical_section_reentrancy_counter == 0) {
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d000      	beq.n	8004b4a <core_util_critical_section_exit+0x1a>
        hal_critical_section_exit();
    }
}
 8004b48:	bd10      	pop	{r4, pc}
        hal_critical_section_exit();
 8004b4a:	f7ff fa63 	bl	8004014 <hal_critical_section_exit>
 8004b4e:	e7fb      	b.n	8004b48 <core_util_critical_section_exit+0x18>
 8004b50:	20000b74 	.word	0x20000b74

08004b54 <core_util_atomic_incr_u16>:
    core_util_critical_section_exit();
    return newValue;
}

uint16_t core_util_atomic_incr_u16(volatile uint16_t *valuePtr, uint16_t delta)
{
 8004b54:	b570      	push	{r4, r5, r6, lr}
 8004b56:	0005      	movs	r5, r0
 8004b58:	000c      	movs	r4, r1
    uint16_t newValue;
    core_util_critical_section_enter();
 8004b5a:	f7ff ffdf 	bl	8004b1c <core_util_critical_section_enter>
    newValue = *valuePtr + delta;
 8004b5e:	8829      	ldrh	r1, [r5, #0]
 8004b60:	190c      	adds	r4, r1, r4
 8004b62:	b2a4      	uxth	r4, r4
    *valuePtr = newValue;
 8004b64:	802c      	strh	r4, [r5, #0]
    core_util_critical_section_exit();
 8004b66:	f7ff ffe3 	bl	8004b30 <core_util_critical_section_exit>
    return newValue;
}
 8004b6a:	0020      	movs	r0, r4
 8004b6c:	bd70      	pop	{r4, r5, r6, pc}

08004b6e <core_util_atomic_decr_u16>:
    core_util_critical_section_exit();
    return newValue;
}

uint16_t core_util_atomic_decr_u16(volatile uint16_t *valuePtr, uint16_t delta)
{
 8004b6e:	b570      	push	{r4, r5, r6, lr}
 8004b70:	0005      	movs	r5, r0
 8004b72:	000e      	movs	r6, r1
    uint16_t newValue;
    core_util_critical_section_enter();
 8004b74:	f7ff ffd2 	bl	8004b1c <core_util_critical_section_enter>
    newValue = *valuePtr - delta;
 8004b78:	882c      	ldrh	r4, [r5, #0]
 8004b7a:	1ba4      	subs	r4, r4, r6
 8004b7c:	b2a4      	uxth	r4, r4
    *valuePtr = newValue;
 8004b7e:	802c      	strh	r4, [r5, #0]
    core_util_critical_section_exit();
 8004b80:	f7ff ffd6 	bl	8004b30 <core_util_critical_section_exit>
    return newValue;
}
 8004b84:	0020      	movs	r0, r4
 8004b86:	bd70      	pop	{r4, r5, r6, pc}

08004b88 <handle_error>:
    exit(1);
}

//Set an error status with the error handling system
static mbed_error_status_t handle_error(mbed_error_status_t error_status, unsigned int error_value, const char *filename, int line_number, void *caller)
{
 8004b88:	b530      	push	{r4, r5, lr}
 8004b8a:	b08f      	sub	sp, #60	; 0x3c
 8004b8c:	0004      	movs	r4, r0
 8004b8e:	000d      	movs	r5, r1
    mbed_error_ctx current_error_ctx;

    //Error status should always be < 0
    if (error_status >= 0) {
 8004b90:	2800      	cmp	r0, #0
 8004b92:	db00      	blt.n	8004b96 <handle_error+0xe>
        //This is a weird situation, someone called mbed_error with invalid error code.
        //We will still handle the situation but change the error code to ERROR_INVALID_ARGUMENT, atleast the context will have info on who called it
        error_status = MBED_ERROR_INVALID_ARGUMENT;
 8004b94:	4c16      	ldr	r4, [pc, #88]	; (8004bf0 <handle_error+0x68>)
    }

    //Prevent corruption by holding out other callers
    //and we also need this until we remove the "error" call completely
    while (error_in_progress == 1);
 8004b96:	4b17      	ldr	r3, [pc, #92]	; (8004bf4 <handle_error+0x6c>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d0fb      	beq.n	8004b96 <handle_error+0xe>

    //Use critsect here, as we don't want inadvertant modification of this global variable
    core_util_critical_section_enter();
 8004b9e:	f7ff ffbd 	bl	8004b1c <core_util_critical_section_enter>
    error_in_progress = 1;
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	4b13      	ldr	r3, [pc, #76]	; (8004bf4 <handle_error+0x6c>)
 8004ba6:	701a      	strb	r2, [r3, #0]
    core_util_critical_section_exit();
 8004ba8:	f7ff ffc2 	bl	8004b30 <core_util_critical_section_exit>

    //Increment error count
    error_count++;
 8004bac:	4a12      	ldr	r2, [pc, #72]	; (8004bf8 <handle_error+0x70>)
 8004bae:	6813      	ldr	r3, [r2, #0]
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	6013      	str	r3, [r2, #0]

    //Clear the context capturing buffer
    memset(&current_error_ctx, sizeof(mbed_error_ctx), 0);
    //Capture error information
    current_error_ctx.error_status = error_status;
 8004bb4:	9401      	str	r4, [sp, #4]
    current_error_ctx.error_address = (uint32_t)caller;
 8004bb6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004bb8:	9202      	str	r2, [sp, #8]
    current_error_ctx.error_value = error_value;
 8004bba:	9503      	str	r5, [sp, #12]
    strncpy(current_error_ctx.error_filename, filename, MBED_CONF_PLATFORM_MAX_ERROR_FILENAME_LEN);
    current_error_ctx.error_line_number = line_number;
#endif

    //Capture the fist system error and store it
    if (error_count == 1) { //first error
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d010      	beq.n	8004be2 <handle_error+0x5a>
        memcpy(&first_error_ctx, &current_error_ctx, sizeof(mbed_error_ctx));
    }

    //copy this error to last error
    memcpy(&last_error_ctx, &current_error_ctx, sizeof(mbed_error_ctx));
 8004bc0:	2234      	movs	r2, #52	; 0x34
 8004bc2:	a901      	add	r1, sp, #4
 8004bc4:	480d      	ldr	r0, [pc, #52]	; (8004bfc <handle_error+0x74>)
 8004bc6:	f004 f9c4 	bl	8008f52 <memcpy>
    //Log the error with error log
    mbed_error_hist_put(&current_error_ctx);
#endif

    //Call the error hook if available
    if (error_hook != NULL) {
 8004bca:	4b0d      	ldr	r3, [pc, #52]	; (8004c00 <handle_error+0x78>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d001      	beq.n	8004bd6 <handle_error+0x4e>
        error_hook(&last_error_ctx);
 8004bd2:	480a      	ldr	r0, [pc, #40]	; (8004bfc <handle_error+0x74>)
 8004bd4:	4798      	blx	r3
    }

    error_in_progress = 0;
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	4b06      	ldr	r3, [pc, #24]	; (8004bf4 <handle_error+0x6c>)
 8004bda:	701a      	strb	r2, [r3, #0]

    return MBED_SUCCESS;
}
 8004bdc:	2000      	movs	r0, #0
 8004bde:	b00f      	add	sp, #60	; 0x3c
 8004be0:	bd30      	pop	{r4, r5, pc}
        memcpy(&first_error_ctx, &current_error_ctx, sizeof(mbed_error_ctx));
 8004be2:	2234      	movs	r2, #52	; 0x34
 8004be4:	a901      	add	r1, sp, #4
 8004be6:	4807      	ldr	r0, [pc, #28]	; (8004c04 <handle_error+0x7c>)
 8004be8:	f004 f9b3 	bl	8008f52 <memcpy>
 8004bec:	e7e8      	b.n	8004bc0 <handle_error+0x38>
 8004bee:	46c0      	nop			; (mov r8, r8)
 8004bf0:	80ff0101 	.word	0x80ff0101
 8004bf4:	20000b80 	.word	0x20000b80
 8004bf8:	20000b78 	.word	0x20000b78
 8004bfc:	20000bb8 	.word	0x20000bb8
 8004c00:	20000b7c 	.word	0x20000b7c
 8004c04:	20000b84 	.word	0x20000b84

08004c08 <mbed_halt_system>:
{
 8004c08:	b510      	push	{r4, lr}
    if (core_util_is_isr_active() || !core_util_are_interrupts_enabled()) {
 8004c0a:	f7ff ff81 	bl	8004b10 <core_util_is_isr_active>
 8004c0e:	2800      	cmp	r0, #0
 8004c10:	d103      	bne.n	8004c1a <mbed_halt_system+0x12>
 8004c12:	f7ff ff75 	bl	8004b00 <core_util_are_interrupts_enabled>
 8004c16:	2800      	cmp	r0, #0
 8004c18:	d101      	bne.n	8004c1e <mbed_halt_system+0x16>
            __WFI();
 8004c1a:	bf30      	wfi
 8004c1c:	e7fd      	b.n	8004c1a <mbed_halt_system+0x12>
        exit(1);
 8004c1e:	2001      	movs	r0, #1
 8004c20:	f002 ff98 	bl	8007b54 <exit>

08004c24 <error>:
{
 8004c24:	b40f      	push	{r0, r1, r2, r3}
 8004c26:	b500      	push	{lr}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	4672      	mov	r2, lr
    if (error_in_progress) {
 8004c2c:	4b09      	ldr	r3, [pc, #36]	; (8004c54 <error+0x30>)
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d003      	beq.n	8004c3c <error+0x18>
}
 8004c34:	b003      	add	sp, #12
 8004c36:	bc08      	pop	{r3}
 8004c38:	b004      	add	sp, #16
 8004c3a:	4718      	bx	r3
    handle_error(MBED_ERROR_UNKNOWN, 0, NULL, 0, MBED_CALLER_ADDR());
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	9200      	str	r2, [sp, #0]
 8004c40:	000b      	movs	r3, r1
 8004c42:	000a      	movs	r2, r1
 8004c44:	4804      	ldr	r0, [pc, #16]	; (8004c58 <error+0x34>)
 8004c46:	f7ff ff9f 	bl	8004b88 <handle_error>
    error_in_progress = 1;
 8004c4a:	2001      	movs	r0, #1
 8004c4c:	4b01      	ldr	r3, [pc, #4]	; (8004c54 <error+0x30>)
 8004c4e:	7018      	strb	r0, [r3, #0]
    exit(1);
 8004c50:	f002 ff80 	bl	8007b54 <exit>
 8004c54:	20000b80 	.word	0x20000b80
 8004c58:	80ff0100 	.word	0x80ff0100

08004c5c <mbed_error>:
    return handle_error(error_status, error_value, filename, line_number, MBED_CALLER_ADDR());
}

//Sets a fatal error, this function is marked WEAK to be able to override this for some tests
WEAK mbed_error_status_t mbed_error(mbed_error_status_t error_status, const char *error_msg, unsigned int error_value, const char *filename, int line_number)
{
 8004c5c:	b500      	push	{lr}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	0011      	movs	r1, r2
 8004c62:	001a      	movs	r2, r3
    //set the error reported and then halt the system
    if (MBED_SUCCESS != handle_error(error_status, error_value, filename, line_number, MBED_CALLER_ADDR())) {
 8004c64:	4673      	mov	r3, lr
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	9b04      	ldr	r3, [sp, #16]
 8004c6a:	f7ff ff8d 	bl	8004b88 <handle_error>
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	d002      	beq.n	8004c78 <mbed_error+0x1c>
    //On fatal errors print the error context/report
    ERROR_REPORT(&last_error_ctx, error_msg);
    mbed_halt_system();

    return MBED_ERROR_FAILED_OPERATION;
}
 8004c72:	4802      	ldr	r0, [pc, #8]	; (8004c7c <mbed_error+0x20>)
 8004c74:	b003      	add	sp, #12
 8004c76:	bd00      	pop	{pc}
    mbed_halt_system();
 8004c78:	f7ff ffc6 	bl	8004c08 <mbed_halt_system>
 8004c7c:	80ff010f 	.word	0x80ff010f

08004c80 <_ZN12DirectSerial4seekEli>:
    virtual ssize_t write(const void *buffer, size_t size);
    virtual ssize_t read(void *buffer, size_t size);
    virtual off_t seek(off_t offset, int whence = SEEK_SET)
    {
        return -ESPIPE;
    }
 8004c80:	201d      	movs	r0, #29
 8004c82:	4240      	negs	r0, r0
 8004c84:	4770      	bx	lr

08004c86 <_ZN12DirectSerial4sizeEv>:
    virtual off_t size()
    {
        return -EINVAL;
    }
 8004c86:	2016      	movs	r0, #22
 8004c88:	4240      	negs	r0, r0
 8004c8a:	4770      	bx	lr

08004c8c <_ZN12DirectSerial6isattyEv>:
    virtual int isatty()
    {
        return true;
    }
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	4770      	bx	lr

08004c90 <_ZN12DirectSerial5closeEv>:
    virtual int close()
    {
        return 0;
    }
 8004c90:	2000      	movs	r0, #0
 8004c92:	4770      	bx	lr

08004c94 <_ZL12convert_crlfi>:
#elif MBED_CONF_PLATFORM_STDIO_CONVERT_NEWLINES
    return fd < 3 && isatty(fd);
#else
    return false;
#endif
}
 8004c94:	2000      	movs	r0, #0
 8004c96:	4770      	bx	lr

08004c98 <_ZN12DirectSerialD1Ev>:
class DirectSerial : public FileHandle {
 8004c98:	4770      	bx	lr
	...

08004c9c <_ZN12DirectSerial5writeEPKvj>:
{
 8004c9c:	b570      	push	{r4, r5, r6, lr}
 8004c9e:	000e      	movs	r6, r1
 8004ca0:	0015      	movs	r5, r2
    for (size_t i = 0; i < size; i++) {
 8004ca2:	2400      	movs	r4, #0
 8004ca4:	42ac      	cmp	r4, r5
 8004ca6:	d205      	bcs.n	8004cb4 <_ZN12DirectSerial5writeEPKvj+0x18>
        serial_putc(&stdio_uart, buf[i]);
 8004ca8:	5d31      	ldrb	r1, [r6, r4]
 8004caa:	4803      	ldr	r0, [pc, #12]	; (8004cb8 <_ZN12DirectSerial5writeEPKvj+0x1c>)
 8004cac:	f002 f98a 	bl	8006fc4 <serial_putc>
    for (size_t i = 0; i < size; i++) {
 8004cb0:	3401      	adds	r4, #1
 8004cb2:	e7f7      	b.n	8004ca4 <_ZN12DirectSerial5writeEPKvj+0x8>
}
 8004cb4:	0028      	movs	r0, r5
 8004cb6:	bd70      	pop	{r4, r5, r6, pc}
 8004cb8:	20000edc 	.word	0x20000edc

08004cbc <_ZN12DirectSerial4readEPvj>:
{
 8004cbc:	b510      	push	{r4, lr}
 8004cbe:	000c      	movs	r4, r1
    if (size == 0) {
 8004cc0:	2a00      	cmp	r2, #0
 8004cc2:	d101      	bne.n	8004cc8 <_ZN12DirectSerial4readEPvj+0xc>
        return 0;
 8004cc4:	2000      	movs	r0, #0
}
 8004cc6:	bd10      	pop	{r4, pc}
    buf[0] = serial_getc(&stdio_uart);
 8004cc8:	4802      	ldr	r0, [pc, #8]	; (8004cd4 <_ZN12DirectSerial4readEPvj+0x18>)
 8004cca:	f002 f967 	bl	8006f9c <serial_getc>
 8004cce:	7020      	strb	r0, [r4, #0]
    return 1;
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	e7f8      	b.n	8004cc6 <_ZN12DirectSerial4readEPvj+0xa>
 8004cd4:	20000edc 	.word	0x20000edc

08004cd8 <_ZNK12DirectSerial4pollEs>:
{
 8004cd8:	b570      	push	{r4, r5, r6, lr}
    if ((events & POLLIN) && serial_readable(&stdio_uart)) {
 8004cda:	b28c      	uxth	r4, r1
 8004cdc:	07e3      	lsls	r3, r4, #31
 8004cde:	d40d      	bmi.n	8004cfc <_ZNK12DirectSerial4pollEs+0x24>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d113      	bne.n	8004d0e <_ZNK12DirectSerial4pollEs+0x36>
    short revents = 0;
 8004ce6:	2500      	movs	r5, #0
    if ((events & POLLOUT) && serial_writable(&stdio_uart)) {
 8004ce8:	06e3      	lsls	r3, r4, #27
 8004cea:	d412      	bmi.n	8004d12 <_ZNK12DirectSerial4pollEs+0x3a>
 8004cec:	2300      	movs	r3, #0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <_ZNK12DirectSerial4pollEs+0x20>
        revents |= POLLOUT;
 8004cf2:	2310      	movs	r3, #16
 8004cf4:	431d      	orrs	r5, r3
 8004cf6:	b22d      	sxth	r5, r5
}
 8004cf8:	0028      	movs	r0, r5
 8004cfa:	bd70      	pop	{r4, r5, r6, pc}
    if ((events & POLLIN) && serial_readable(&stdio_uart)) {
 8004cfc:	4809      	ldr	r0, [pc, #36]	; (8004d24 <_ZNK12DirectSerial4pollEs+0x4c>)
 8004cfe:	f002 fd15 	bl	800772c <serial_readable>
 8004d02:	2800      	cmp	r0, #0
 8004d04:	d001      	beq.n	8004d0a <_ZNK12DirectSerial4pollEs+0x32>
 8004d06:	2301      	movs	r3, #1
 8004d08:	e7eb      	b.n	8004ce2 <_ZNK12DirectSerial4pollEs+0xa>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	e7e9      	b.n	8004ce2 <_ZNK12DirectSerial4pollEs+0xa>
        revents |= POLLIN;
 8004d0e:	2501      	movs	r5, #1
 8004d10:	e7ea      	b.n	8004ce8 <_ZNK12DirectSerial4pollEs+0x10>
    if ((events & POLLOUT) && serial_writable(&stdio_uart)) {
 8004d12:	4804      	ldr	r0, [pc, #16]	; (8004d24 <_ZNK12DirectSerial4pollEs+0x4c>)
 8004d14:	f002 fd22 	bl	800775c <serial_writable>
 8004d18:	2800      	cmp	r0, #0
 8004d1a:	d001      	beq.n	8004d20 <_ZNK12DirectSerial4pollEs+0x48>
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e7e6      	b.n	8004cee <_ZNK12DirectSerial4pollEs+0x16>
 8004d20:	2300      	movs	r3, #0
 8004d22:	e7e4      	b.n	8004cee <_ZNK12DirectSerial4pollEs+0x16>
 8004d24:	20000edc 	.word	0x20000edc

08004d28 <_ZL14unbind_from_fdiPN4mbed10FileHandleE>:
{
 8004d28:	b510      	push	{r4, lr}
    if (filehandles[fd] == fh) {
 8004d2a:	0082      	lsls	r2, r0, #2
 8004d2c:	4b08      	ldr	r3, [pc, #32]	; (8004d50 <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x28>)
 8004d2e:	58d3      	ldr	r3, [r2, r3]
 8004d30:	428b      	cmp	r3, r1
 8004d32:	d105      	bne.n	8004d40 <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x18>
        filehandles[fd] = NULL;
 8004d34:	0010      	movs	r0, r2
 8004d36:	2200      	movs	r2, #0
 8004d38:	4b05      	ldr	r3, [pc, #20]	; (8004d50 <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x28>)
 8004d3a:	50c2      	str	r2, [r0, r3]
        return 0;
 8004d3c:	2000      	movs	r0, #0
}
 8004d3e:	bd10      	pop	{r4, pc}
        errno = EBADF;
 8004d40:	f002 ff02 	bl	8007b48 <__errno>
 8004d44:	2309      	movs	r3, #9
 8004d46:	6003      	str	r3, [r0, #0]
        return -1;
 8004d48:	2001      	movs	r0, #1
 8004d4a:	4240      	negs	r0, r0
 8004d4c:	e7f7      	b.n	8004d3e <_ZL14unbind_from_fdiPN4mbed10FileHandleE+0x16>
 8004d4e:	46c0      	nop			; (mov r8, r8)
 8004d50:	200000c8 	.word	0x200000c8

08004d54 <_ZL18handle_open_errorsij>:
{
 8004d54:	b570      	push	{r4, r5, r6, lr}
 8004d56:	0005      	movs	r5, r0
 8004d58:	000c      	movs	r4, r1
    errno = -error;
 8004d5a:	f002 fef5 	bl	8007b48 <__errno>
 8004d5e:	426d      	negs	r5, r5
 8004d60:	6005      	str	r5, [r0, #0]
    filehandles[filehandle_idx] = NULL;
 8004d62:	00a4      	lsls	r4, r4, #2
 8004d64:	2200      	movs	r2, #0
 8004d66:	4b02      	ldr	r3, [pc, #8]	; (8004d70 <_ZL18handle_open_errorsij+0x1c>)
 8004d68:	50e2      	str	r2, [r4, r3]
}
 8004d6a:	2001      	movs	r0, #1
 8004d6c:	4240      	negs	r0, r0
 8004d6e:	bd70      	pop	{r4, r5, r6, pc}
 8004d70:	200000c8 	.word	0x200000c8

08004d74 <_ZL18reserve_filehandlev>:
{
 8004d74:	b510      	push	{r4, lr}
        if (NULL == _ptr) {
 8004d76:	4b18      	ldr	r3, [pc, #96]	; (8004dd8 <_ZL18reserve_filehandlev+0x64>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00b      	beq.n	8004d96 <_ZL18reserve_filehandlev+0x22>
        return _ptr;
 8004d7e:	4b16      	ldr	r3, [pc, #88]	; (8004dd8 <_ZL18reserve_filehandlev+0x64>)
 8004d80:	6819      	ldr	r1, [r3, #0]
    for (fh_i = 3; fh_i < OPEN_MAX; fh_i++) {
 8004d82:	2003      	movs	r0, #3
 8004d84:	283f      	cmp	r0, #63	; 0x3f
 8004d86:	dc0a      	bgt.n	8004d9e <_ZL18reserve_filehandlev+0x2a>
        if (filehandles[fh_i] == NULL) {
 8004d88:	0083      	lsls	r3, r0, #2
 8004d8a:	4a14      	ldr	r2, [pc, #80]	; (8004ddc <_ZL18reserve_filehandlev+0x68>)
 8004d8c:	589b      	ldr	r3, [r3, r2]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d005      	beq.n	8004d9e <_ZL18reserve_filehandlev+0x2a>
    for (fh_i = 3; fh_i < OPEN_MAX; fh_i++) {
 8004d92:	3001      	adds	r0, #1
 8004d94:	e7f6      	b.n	8004d84 <_ZL18reserve_filehandlev+0x10>
                _ptr = new (_data) T();
 8004d96:	4b10      	ldr	r3, [pc, #64]	; (8004dd8 <_ZL18reserve_filehandlev+0x64>)
 8004d98:	1d1a      	adds	r2, r3, #4
 8004d9a:	601a      	str	r2, [r3, #0]
 8004d9c:	e7ef      	b.n	8004d7e <_ZL18reserve_filehandlev+0xa>
    if (fh_i >= OPEN_MAX) {
 8004d9e:	283f      	cmp	r0, #63	; 0x3f
 8004da0:	dc07      	bgt.n	8004db2 <_ZL18reserve_filehandlev+0x3e>
    filehandles[fh_i] = FILE_HANDLE_RESERVED;
 8004da2:	0083      	lsls	r3, r0, #2
 8004da4:	2401      	movs	r4, #1
 8004da6:	4264      	negs	r4, r4
 8004da8:	4a0c      	ldr	r2, [pc, #48]	; (8004ddc <_ZL18reserve_filehandlev+0x68>)
 8004daa:	509c      	str	r4, [r3, r2]
        if (NULL == _ptr) {
 8004dac:	2900      	cmp	r1, #0
 8004dae:	d00f      	beq.n	8004dd0 <_ZL18reserve_filehandlev+0x5c>
}
 8004db0:	bd10      	pop	{r4, pc}
        errno = EMFILE;
 8004db2:	f002 fec9 	bl	8007b48 <__errno>
 8004db6:	2318      	movs	r3, #24
 8004db8:	6003      	str	r3, [r0, #0]
 8004dba:	4b07      	ldr	r3, [pc, #28]	; (8004dd8 <_ZL18reserve_filehandlev+0x64>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d002      	beq.n	8004dc8 <_ZL18reserve_filehandlev+0x54>
        return -1;
 8004dc2:	2001      	movs	r0, #1
 8004dc4:	4240      	negs	r0, r0
 8004dc6:	e7f3      	b.n	8004db0 <_ZL18reserve_filehandlev+0x3c>
                _ptr = new (_data) T();
 8004dc8:	4b03      	ldr	r3, [pc, #12]	; (8004dd8 <_ZL18reserve_filehandlev+0x64>)
 8004dca:	1d1a      	adds	r2, r3, #4
 8004dcc:	601a      	str	r2, [r3, #0]
 8004dce:	e7f8      	b.n	8004dc2 <_ZL18reserve_filehandlev+0x4e>
 8004dd0:	4b01      	ldr	r3, [pc, #4]	; (8004dd8 <_ZL18reserve_filehandlev+0x64>)
 8004dd2:	1d1a      	adds	r2, r3, #4
 8004dd4:	601a      	str	r2, [r3, #0]
    return fh_i;
 8004dd6:	e7eb      	b.n	8004db0 <_ZL18reserve_filehandlev+0x3c>
 8004dd8:	20000c70 	.word	0x20000c70
 8004ddc:	200000c8 	.word	0x200000c8

08004de0 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE>:
{
 8004de0:	b530      	push	{r4, r5, lr}
        if (NULL == _ptr) {
 8004de2:	4b0f      	ldr	r3, [pc, #60]	; (8004e20 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x12>
        return _ptr;
 8004dea:	4b0d      	ldr	r3, [pc, #52]	; (8004e20 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 8004dec:	681d      	ldr	r5, [r3, #0]
    for (unsigned int fh_i = 0; fh_i < sizeof(filehandles) / sizeof(*filehandles); fh_i++) {
 8004dee:	2300      	movs	r3, #0
 8004df0:	e004      	b.n	8004dfc <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x1c>
                _ptr = new (_data) T();
 8004df2:	4b0b      	ldr	r3, [pc, #44]	; (8004e20 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 8004df4:	1d1a      	adds	r2, r3, #4
 8004df6:	601a      	str	r2, [r3, #0]
 8004df8:	e7f7      	b.n	8004dea <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0xa>
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	2b3f      	cmp	r3, #63	; 0x3f
 8004dfe:	d808      	bhi.n	8004e12 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x32>
        if (filehandles[fh_i] == file) {
 8004e00:	009a      	lsls	r2, r3, #2
 8004e02:	4908      	ldr	r1, [pc, #32]	; (8004e24 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x44>)
 8004e04:	5852      	ldr	r2, [r2, r1]
 8004e06:	4282      	cmp	r2, r0
 8004e08:	d1f7      	bne.n	8004dfa <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x1a>
            filehandles[fh_i] = NULL;
 8004e0a:	009a      	lsls	r2, r3, #2
 8004e0c:	2400      	movs	r4, #0
 8004e0e:	5054      	str	r4, [r2, r1]
 8004e10:	e7f3      	b.n	8004dfa <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x1a>
        if (NULL == _ptr) {
 8004e12:	2d00      	cmp	r5, #0
 8004e14:	d000      	beq.n	8004e18 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x38>
}
 8004e16:	bd30      	pop	{r4, r5, pc}
                _ptr = new (_data) T();
 8004e18:	4b01      	ldr	r3, [pc, #4]	; (8004e20 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x40>)
 8004e1a:	1d1a      	adds	r2, r3, #4
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	e7fa      	b.n	8004e16 <_ZN4mbed17remove_filehandleEPNS_10FileHandleE+0x36>
 8004e20:	20000c70 	.word	0x20000c70
 8004e24:	200000c8 	.word	0x200000c8

08004e28 <_ZN12DirectSerialC1E7PinNameS0_i>:
DirectSerial::DirectSerial(PinName tx, PinName rx, int baud)
 8004e28:	b570      	push	{r4, r5, r6, lr}
 8004e2a:	0004      	movs	r4, r0
 8004e2c:	001d      	movs	r5, r3
 8004e2e:	4b09      	ldr	r3, [pc, #36]	; (8004e54 <_ZN12DirectSerialC1E7PinNameS0_i+0x2c>)
 8004e30:	3308      	adds	r3, #8
 8004e32:	6003      	str	r3, [r0, #0]
    if (stdio_uart_inited) {
 8004e34:	4b08      	ldr	r3, [pc, #32]	; (8004e58 <_ZN12DirectSerialC1E7PinNameS0_i+0x30>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <_ZN12DirectSerialC1E7PinNameS0_i+0x18>
}
 8004e3c:	0020      	movs	r0, r4
 8004e3e:	bd70      	pop	{r4, r5, r6, pc}
    serial_init(&stdio_uart, tx, rx);
 8004e40:	4e06      	ldr	r6, [pc, #24]	; (8004e5c <_ZN12DirectSerialC1E7PinNameS0_i+0x34>)
 8004e42:	0030      	movs	r0, r6
 8004e44:	f002 fcfe 	bl	8007844 <serial_init>
    serial_baud(&stdio_uart, baud);
 8004e48:	0029      	movs	r1, r5
 8004e4a:	0030      	movs	r0, r6
 8004e4c:	f002 fcd4 	bl	80077f8 <serial_baud>
 8004e50:	e7f4      	b.n	8004e3c <_ZN12DirectSerialC1E7PinNameS0_i+0x14>
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	0800c7a0 	.word	0x0800c7a0
 8004e58:	20000ce4 	.word	0x20000ce4
 8004e5c:	20000edc 	.word	0x20000edc

08004e60 <_ZL15default_consolev>:
{
 8004e60:	b510      	push	{r4, lr}
    static DirectSerial console(STDIO_UART_TX, STDIO_UART_RX, MBED_CONF_PLATFORM_STDIO_BAUD_RATE);
 8004e62:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <_ZL15default_consolev+0x30>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	07db      	lsls	r3, r3, #31
 8004e68:	d501      	bpl.n	8004e6e <_ZL15default_consolev+0xe>
}
 8004e6a:	480a      	ldr	r0, [pc, #40]	; (8004e94 <_ZL15default_consolev+0x34>)
 8004e6c:	bd10      	pop	{r4, pc}
    static DirectSerial console(STDIO_UART_TX, STDIO_UART_RX, MBED_CONF_PLATFORM_STDIO_BAUD_RATE);
 8004e6e:	4c09      	ldr	r4, [pc, #36]	; (8004e94 <_ZL15default_consolev+0x34>)
 8004e70:	2396      	movs	r3, #150	; 0x96
 8004e72:	019b      	lsls	r3, r3, #6
 8004e74:	2203      	movs	r2, #3
 8004e76:	2102      	movs	r1, #2
 8004e78:	0020      	movs	r0, r4
 8004e7a:	f7ff ffd5 	bl	8004e28 <_ZN12DirectSerialC1E7PinNameS0_i>
 8004e7e:	2201      	movs	r2, #1
 8004e80:	4b03      	ldr	r3, [pc, #12]	; (8004e90 <_ZL15default_consolev+0x30>)
 8004e82:	601a      	str	r2, [r3, #0]
 8004e84:	4a04      	ldr	r2, [pc, #16]	; (8004e98 <_ZL15default_consolev+0x38>)
 8004e86:	4905      	ldr	r1, [pc, #20]	; (8004e9c <_ZL15default_consolev+0x3c>)
 8004e88:	0020      	movs	r0, r4
 8004e8a:	f000 fa9f 	bl	80053cc <__aeabi_atexit>
 8004e8e:	e7ec      	b.n	8004e6a <_ZL15default_consolev+0xa>
 8004e90:	20000bec 	.word	0x20000bec
 8004e94:	20000c78 	.word	0x20000c78
 8004e98:	200000c0 	.word	0x200000c0
 8004e9c:	08004c99 	.word	0x08004c99

08004ea0 <_ZN4mbed28mbed_target_override_consoleEi>:
}
 8004ea0:	2000      	movs	r0, #0
 8004ea2:	4770      	bx	lr

08004ea4 <_ZN4mbed21mbed_override_consoleEi>:
}
 8004ea4:	2000      	movs	r0, #0
 8004ea6:	4770      	bx	lr

08004ea8 <_ZL11get_consolei>:
{
 8004ea8:	b510      	push	{r4, lr}
 8004eaa:	0004      	movs	r4, r0
    FileHandle *fh = mbed_override_console(fd);
 8004eac:	f7ff fffa 	bl	8004ea4 <_ZN4mbed21mbed_override_consoleEi>
    if (fh) {
 8004eb0:	2800      	cmp	r0, #0
 8004eb2:	d000      	beq.n	8004eb6 <_ZL11get_consolei+0xe>
}
 8004eb4:	bd10      	pop	{r4, pc}
    fh = mbed_target_override_console(fd);
 8004eb6:	0020      	movs	r0, r4
 8004eb8:	f7ff fff2 	bl	8004ea0 <_ZN4mbed28mbed_target_override_consoleEi>
    if (fh) {
 8004ebc:	2800      	cmp	r0, #0
 8004ebe:	d1f9      	bne.n	8004eb4 <_ZL11get_consolei+0xc>
    return default_console();
 8004ec0:	f7ff ffce 	bl	8004e60 <_ZL15default_consolev>
 8004ec4:	e7f6      	b.n	8004eb4 <_ZL11get_consolei+0xc>
	...

08004ec8 <_ZL7get_fhci>:
{
 8004ec8:	b510      	push	{r4, lr}
 8004eca:	0004      	movs	r4, r0
    if (fd >= OPEN_MAX) {
 8004ecc:	283f      	cmp	r0, #63	; 0x3f
 8004ece:	dc0e      	bgt.n	8004eee <_ZL7get_fhci+0x26>
    FileHandle *fh = filehandles[fd];
 8004ed0:	0083      	lsls	r3, r0, #2
 8004ed2:	4a08      	ldr	r2, [pc, #32]	; (8004ef4 <_ZL7get_fhci+0x2c>)
 8004ed4:	5898      	ldr	r0, [r3, r2]
    if (fh == FILE_HANDLE_RESERVED && fd < 3) {
 8004ed6:	1c43      	adds	r3, r0, #1
 8004ed8:	d000      	beq.n	8004edc <_ZL7get_fhci+0x14>
}
 8004eda:	bd10      	pop	{r4, pc}
    if (fh == FILE_HANDLE_RESERVED && fd < 3) {
 8004edc:	2c02      	cmp	r4, #2
 8004ede:	dcfc      	bgt.n	8004eda <_ZL7get_fhci+0x12>
        filehandles[fd] = fh = get_console(fd);
 8004ee0:	0020      	movs	r0, r4
 8004ee2:	f7ff ffe1 	bl	8004ea8 <_ZL11get_consolei>
 8004ee6:	00a4      	lsls	r4, r4, #2
 8004ee8:	4b02      	ldr	r3, [pc, #8]	; (8004ef4 <_ZL7get_fhci+0x2c>)
 8004eea:	50e0      	str	r0, [r4, r3]
 8004eec:	e7f5      	b.n	8004eda <_ZL7get_fhci+0x12>
        return NULL;
 8004eee:	2000      	movs	r0, #0
 8004ef0:	e7f3      	b.n	8004eda <_ZL7get_fhci+0x12>
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	200000c8 	.word	0x200000c8

08004ef8 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE>:
{
 8004ef8:	b510      	push	{r4, lr}
 8004efa:	0004      	movs	r4, r0
    int fildes = reserve_filehandle();
 8004efc:	f7ff ff3a 	bl	8004d74 <_ZL18reserve_filehandlev>
    if (fildes < 0) {
 8004f00:	2800      	cmp	r0, #0
 8004f02:	db07      	blt.n	8004f14 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x1c>
    filehandles[fildes] = fh;
 8004f04:	0083      	lsls	r3, r0, #2
 8004f06:	4a04      	ldr	r2, [pc, #16]	; (8004f18 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x20>)
 8004f08:	509c      	str	r4, [r3, r2]
    stdio_in_prev[fildes] = 0;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	4a03      	ldr	r2, [pc, #12]	; (8004f1c <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x24>)
 8004f0e:	5413      	strb	r3, [r2, r0]
    stdio_out_prev[fildes] = 0;
 8004f10:	4a03      	ldr	r2, [pc, #12]	; (8004f20 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE+0x28>)
 8004f12:	5413      	strb	r3, [r2, r0]
}
 8004f14:	bd10      	pop	{r4, pc}
 8004f16:	46c0      	nop			; (mov r8, r8)
 8004f18:	200000c8 	.word	0x200000c8
 8004f1c:	20000bf0 	.word	0x20000bf0
 8004f20:	20000c30 	.word	0x20000c30

08004f24 <open>:
{
 8004f24:	b40e      	push	{r1, r2, r3}
 8004f26:	b570      	push	{r4, r5, r6, lr}
 8004f28:	b085      	sub	sp, #20
 8004f2a:	0005      	movs	r5, r0
    int fildes = reserve_filehandle();
 8004f2c:	f7ff ff22 	bl	8004d74 <_ZL18reserve_filehandlev>
 8004f30:	1e04      	subs	r4, r0, #0
    if (fildes < 0) {
 8004f32:	db1c      	blt.n	8004f6e <open+0x4a>
    FileHandle *res = NULL;
 8004f34:	2300      	movs	r3, #0
 8004f36:	9303      	str	r3, [sp, #12]
    FilePath path(name);
 8004f38:	0029      	movs	r1, r5
 8004f3a:	a801      	add	r0, sp, #4
 8004f3c:	f7ff fc98 	bl	8004870 <_ZN4mbed8FilePathC1EPKc>
    if (!path.exists()) {
 8004f40:	a801      	add	r0, sp, #4
 8004f42:	f7ff fcee 	bl	8004922 <_ZN4mbed8FilePath6existsEv>
 8004f46:	2800      	cmp	r0, #0
 8004f48:	d017      	beq.n	8004f7a <open+0x56>
    if (path.isFile()) {
 8004f4a:	a801      	add	r0, sp, #4
 8004f4c:	f7ff fcce 	bl	80048ec <_ZN4mbed8FilePath6isFileEv>
 8004f50:	2800      	cmp	r0, #0
 8004f52:	d018      	beq.n	8004f86 <open+0x62>
        res = path.file();
 8004f54:	a801      	add	r0, sp, #4
 8004f56:	f7ff fcd5 	bl	8004904 <_ZN4mbed8FilePath4fileEv>
 8004f5a:	9003      	str	r0, [sp, #12]
    filehandles[fildes] = res;
 8004f5c:	00a3      	lsls	r3, r4, #2
 8004f5e:	4a18      	ldr	r2, [pc, #96]	; (8004fc0 <open+0x9c>)
 8004f60:	9903      	ldr	r1, [sp, #12]
 8004f62:	5099      	str	r1, [r3, r2]
    stdio_in_prev[fildes] = 0;
 8004f64:	2300      	movs	r3, #0
 8004f66:	4a17      	ldr	r2, [pc, #92]	; (8004fc4 <open+0xa0>)
 8004f68:	5513      	strb	r3, [r2, r4]
    stdio_out_prev[fildes] = 0;
 8004f6a:	4a17      	ldr	r2, [pc, #92]	; (8004fc8 <open+0xa4>)
 8004f6c:	5513      	strb	r3, [r2, r4]
}
 8004f6e:	0020      	movs	r0, r4
 8004f70:	b005      	add	sp, #20
 8004f72:	bc70      	pop	{r4, r5, r6}
 8004f74:	bc08      	pop	{r3}
 8004f76:	b003      	add	sp, #12
 8004f78:	4718      	bx	r3
        return handle_open_errors(-ENODEV, fildes);
 8004f7a:	0021      	movs	r1, r4
 8004f7c:	3813      	subs	r0, #19
 8004f7e:	f7ff fee9 	bl	8004d54 <_ZL18handle_open_errorsij>
 8004f82:	0004      	movs	r4, r0
 8004f84:	e7f3      	b.n	8004f6e <open+0x4a>
        FileSystemHandle *fs = path.fileSystem();
 8004f86:	a801      	add	r0, sp, #4
 8004f88:	f7ff fca1 	bl	80048ce <_ZN4mbed8FilePath10fileSystemEv>
 8004f8c:	1e05      	subs	r5, r0, #0
        if (fs == NULL) {
 8004f8e:	d010      	beq.n	8004fb2 <open+0x8e>
        int err = fs->open(&res, path.fileName(), oflag);
 8004f90:	6803      	ldr	r3, [r0, #0]
 8004f92:	689e      	ldr	r6, [r3, #8]
 8004f94:	a801      	add	r0, sp, #4
 8004f96:	f7ff fc8b 	bl	80048b0 <_ZN4mbed8FilePath8fileNameEv>
 8004f9a:	0002      	movs	r2, r0
 8004f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f9e:	a903      	add	r1, sp, #12
 8004fa0:	0028      	movs	r0, r5
 8004fa2:	47b0      	blx	r6
        if (err) {
 8004fa4:	2800      	cmp	r0, #0
 8004fa6:	d0d9      	beq.n	8004f5c <open+0x38>
            return handle_open_errors(err, fildes);
 8004fa8:	0021      	movs	r1, r4
 8004faa:	f7ff fed3 	bl	8004d54 <_ZL18handle_open_errorsij>
 8004fae:	0004      	movs	r4, r0
 8004fb0:	e7dd      	b.n	8004f6e <open+0x4a>
            return handle_open_errors(-ENODEV, fildes);
 8004fb2:	0021      	movs	r1, r4
 8004fb4:	2013      	movs	r0, #19
 8004fb6:	4240      	negs	r0, r0
 8004fb8:	f7ff fecc 	bl	8004d54 <_ZL18handle_open_errorsij>
 8004fbc:	0004      	movs	r4, r0
 8004fbe:	e7d6      	b.n	8004f6e <open+0x4a>
 8004fc0:	200000c8 	.word	0x200000c8
 8004fc4:	20000bf0 	.word	0x20000bf0
 8004fc8:	20000c30 	.word	0x20000c30

08004fcc <_open>:
{
 8004fcc:	b570      	push	{r4, r5, r6, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	0005      	movs	r5, r0
 8004fd2:	000e      	movs	r6, r1
    if (std::strcmp(name, __stdin_name) == 0) {
 8004fd4:	4918      	ldr	r1, [pc, #96]	; (8005038 <_open+0x6c>)
 8004fd6:	f7fb f897 	bl	8000108 <strcmp>
 8004fda:	1e04      	subs	r4, r0, #0
 8004fdc:	d015      	beq.n	800500a <_open+0x3e>
    } else if (std::strcmp(name, __stdout_name) == 0) {
 8004fde:	4917      	ldr	r1, [pc, #92]	; (800503c <_open+0x70>)
 8004fe0:	0028      	movs	r0, r5
 8004fe2:	f7fb f891 	bl	8000108 <strcmp>
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d013      	beq.n	8005012 <_open+0x46>
    } else if (std::strcmp(name, __stderr_name) == 0) {
 8004fea:	4915      	ldr	r1, [pc, #84]	; (8005040 <_open+0x74>)
 8004fec:	0028      	movs	r0, r5
 8004fee:	f7fb f88b 	bl	8000108 <strcmp>
 8004ff2:	2800      	cmp	r0, #0
 8004ff4:	d012      	beq.n	800501c <_open+0x50>
    if (name[0] == '@') {
 8004ff6:	782b      	ldrb	r3, [r5, #0]
 8004ff8:	2b40      	cmp	r3, #64	; 0x40
 8004ffa:	d016      	beq.n	800502a <_open+0x5e>
    posix &= ~O_BINARY;
 8004ffc:	4911      	ldr	r1, [pc, #68]	; (8005044 <_open+0x78>)
 8004ffe:	4031      	ands	r1, r6
    return open(name, openflags_to_posix(openflags));
 8005000:	0028      	movs	r0, r5
 8005002:	f7ff ff8f 	bl	8004f24 <open>
 8005006:	0004      	movs	r4, r0
 8005008:	e00c      	b.n	8005024 <_open+0x58>
        get_fhc(STDIN_FILENO);
 800500a:	2000      	movs	r0, #0
 800500c:	f7ff ff5c 	bl	8004ec8 <_ZL7get_fhci>
        return STDIN_FILENO;
 8005010:	e008      	b.n	8005024 <_open+0x58>
        get_fhc(STDOUT_FILENO);
 8005012:	3001      	adds	r0, #1
 8005014:	f7ff ff58 	bl	8004ec8 <_ZL7get_fhci>
        return STDOUT_FILENO;
 8005018:	2401      	movs	r4, #1
 800501a:	e003      	b.n	8005024 <_open+0x58>
        get_fhc(STDERR_FILENO);
 800501c:	3002      	adds	r0, #2
 800501e:	f7ff ff53 	bl	8004ec8 <_ZL7get_fhci>
        return STDERR_FILENO;
 8005022:	2402      	movs	r4, #2
}
 8005024:	0020      	movs	r0, r4
 8005026:	b002      	add	sp, #8
 8005028:	bd70      	pop	{r4, r5, r6, pc}
        memcpy(&fd, name + 1, sizeof fd);
 800502a:	1c69      	adds	r1, r5, #1
 800502c:	2204      	movs	r2, #4
 800502e:	a801      	add	r0, sp, #4
 8005030:	f003 ff8f 	bl	8008f52 <memcpy>
        return fd;
 8005034:	9c01      	ldr	r4, [sp, #4]
 8005036:	e7f5      	b.n	8005024 <_open+0x58>
 8005038:	0800c7f8 	.word	0x0800c7f8
 800503c:	0800c800 	.word	0x0800c800
 8005040:	0800c7f0 	.word	0x0800c7f0
 8005044:	ffff7fff 	.word	0xffff7fff

08005048 <close>:
{
 8005048:	b510      	push	{r4, lr}
 800504a:	0004      	movs	r4, r0
    FileHandle *fhc = get_fhc(fildes);
 800504c:	f7ff ff3c 	bl	8004ec8 <_ZL7get_fhci>
    filehandles[fildes] = NULL;
 8005050:	00a4      	lsls	r4, r4, #2
 8005052:	2200      	movs	r2, #0
 8005054:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <close+0x40>)
 8005056:	50e2      	str	r2, [r4, r3]
    if (fhc == NULL) {
 8005058:	2800      	cmp	r0, #0
 800505a:	d006      	beq.n	800506a <close+0x22>
    int err = fhc->close();
 800505c:	6803      	ldr	r3, [r0, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	4798      	blx	r3
 8005062:	1e04      	subs	r4, r0, #0
    if (err < 0) {
 8005064:	db08      	blt.n	8005078 <close+0x30>
        return 0;
 8005066:	2000      	movs	r0, #0
}
 8005068:	bd10      	pop	{r4, pc}
        errno = EBADF;
 800506a:	f002 fd6d 	bl	8007b48 <__errno>
 800506e:	2309      	movs	r3, #9
 8005070:	6003      	str	r3, [r0, #0]
        return -1;
 8005072:	2001      	movs	r0, #1
 8005074:	4240      	negs	r0, r0
 8005076:	e7f7      	b.n	8005068 <close+0x20>
        errno = -err;
 8005078:	f002 fd66 	bl	8007b48 <__errno>
 800507c:	4264      	negs	r4, r4
 800507e:	6004      	str	r4, [r0, #0]
        return -1;
 8005080:	2001      	movs	r0, #1
 8005082:	4240      	negs	r0, r0
 8005084:	e7f0      	b.n	8005068 <close+0x20>
 8005086:	46c0      	nop			; (mov r8, r8)
 8005088:	200000c8 	.word	0x200000c8

0800508c <_close>:
{
 800508c:	b510      	push	{r4, lr}
    return close(fh);
 800508e:	f7ff ffdb 	bl	8005048 <close>
}
 8005092:	bd10      	pop	{r4, pc}

08005094 <write>:
    return written;
#endif
}

extern "C" ssize_t write(int fildes, const void *buf, size_t length)
{
 8005094:	b570      	push	{r4, r5, r6, lr}
 8005096:	000c      	movs	r4, r1
 8005098:	0015      	movs	r5, r2

    FileHandle *fhc = get_fhc(fildes);
 800509a:	f7ff ff15 	bl	8004ec8 <_ZL7get_fhci>
    if (fhc == NULL) {
 800509e:	2800      	cmp	r0, #0
 80050a0:	d008      	beq.n	80050b4 <write+0x20>
        errno = EBADF;
        return -1;
    }

    ssize_t ret = fhc->write(buf, length);
 80050a2:	6803      	ldr	r3, [r0, #0]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	002a      	movs	r2, r5
 80050a8:	0021      	movs	r1, r4
 80050aa:	4798      	blx	r3
 80050ac:	1e04      	subs	r4, r0, #0
    if (ret < 0) {
 80050ae:	db08      	blt.n	80050c2 <write+0x2e>
        errno = -ret;
        return -1;
    } else {
        return ret;
    }
}
 80050b0:	0020      	movs	r0, r4
 80050b2:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 80050b4:	f002 fd48 	bl	8007b48 <__errno>
 80050b8:	2309      	movs	r3, #9
 80050ba:	6003      	str	r3, [r0, #0]
        return -1;
 80050bc:	2401      	movs	r4, #1
 80050be:	4264      	negs	r4, r4
 80050c0:	e7f6      	b.n	80050b0 <write+0x1c>
        errno = -ret;
 80050c2:	f002 fd41 	bl	8007b48 <__errno>
 80050c6:	4264      	negs	r4, r4
 80050c8:	6004      	str	r4, [r0, #0]
        return -1;
 80050ca:	2401      	movs	r4, #1
 80050cc:	4264      	negs	r4, r4
 80050ce:	e7ef      	b.n	80050b0 <write+0x1c>

080050d0 <_write>:
{
 80050d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050d2:	46d6      	mov	lr, sl
 80050d4:	4647      	mov	r7, r8
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b083      	sub	sp, #12
 80050da:	9001      	str	r0, [sp, #4]
 80050dc:	4688      	mov	r8, r1
 80050de:	4692      	mov	sl, r2
    if (length > SSIZE_MAX) {
 80050e0:	2a00      	cmp	r2, #0
 80050e2:	db0a      	blt.n	80050fa <_write+0x2a>
    if (convert_crlf(fh)) {
 80050e4:	9c01      	ldr	r4, [sp, #4]
 80050e6:	0020      	movs	r0, r4
 80050e8:	f7ff fdd4 	bl	8004c94 <_ZL12convert_crlfi>
 80050ec:	2800      	cmp	r0, #0
 80050ee:	d033      	beq.n	8005158 <_write+0x88>
        char prev = stdio_out_prev[fh];
 80050f0:	4b2c      	ldr	r3, [pc, #176]	; (80051a4 <_write+0xd4>)
 80050f2:	5d1f      	ldrb	r7, [r3, r4]
        for (ssize_t cur = 0; cur < slength; cur++) {
 80050f4:	2400      	movs	r4, #0
    ssize_t written = 0;
 80050f6:	2600      	movs	r6, #0
 80050f8:	e014      	b.n	8005124 <_write+0x54>
        errno = EINVAL;
 80050fa:	f002 fd25 	bl	8007b48 <__errno>
 80050fe:	2316      	movs	r3, #22
 8005100:	6003      	str	r3, [r0, #0]
        return -1;
 8005102:	2601      	movs	r6, #1
 8005104:	4276      	negs	r6, r6
 8005106:	e02a      	b.n	800515e <_write+0x8e>
                r = write(fh, "\r", 1);
 8005108:	2201      	movs	r2, #1
 800510a:	4927      	ldr	r1, [pc, #156]	; (80051a8 <_write+0xd8>)
 800510c:	9f01      	ldr	r7, [sp, #4]
 800510e:	0038      	movs	r0, r7
 8005110:	f7ff ffc0 	bl	8005094 <write>
                if (r < 0) {
 8005114:	2800      	cmp	r0, #0
 8005116:	db3f      	blt.n	8005198 <_write+0xc8>
                if (r < 1) {
 8005118:	dd21      	ble.n	800515e <_write+0x8e>
                stdio_out_prev[fh] = '\r';
 800511a:	220d      	movs	r2, #13
 800511c:	4b21      	ldr	r3, [pc, #132]	; (80051a4 <_write+0xd4>)
 800511e:	55da      	strb	r2, [r3, r7]
            prev = buffer[cur];
 8005120:	782f      	ldrb	r7, [r5, #0]
        for (ssize_t cur = 0; cur < slength; cur++) {
 8005122:	3401      	adds	r4, #1
 8005124:	4554      	cmp	r4, sl
 8005126:	da18      	bge.n	800515a <_write+0x8a>
            if (buffer[cur] == '\n' && prev != '\r') {
 8005128:	4643      	mov	r3, r8
 800512a:	191d      	adds	r5, r3, r4
 800512c:	782b      	ldrb	r3, [r5, #0]
 800512e:	2b0a      	cmp	r3, #10
 8005130:	d1f6      	bne.n	8005120 <_write+0x50>
 8005132:	2f0d      	cmp	r7, #13
 8005134:	d0f4      	beq.n	8005120 <_write+0x50>
                if (cur > written) {
 8005136:	42a6      	cmp	r6, r4
 8005138:	dae6      	bge.n	8005108 <_write+0x38>
                    r = write(fh, buffer + written, cur - written);
 800513a:	4643      	mov	r3, r8
 800513c:	1999      	adds	r1, r3, r6
 800513e:	1ba2      	subs	r2, r4, r6
 8005140:	9801      	ldr	r0, [sp, #4]
 8005142:	f7ff ffa7 	bl	8005094 <write>
                    if (r < 0) {
 8005146:	2800      	cmp	r0, #0
 8005148:	db23      	blt.n	8005192 <_write+0xc2>
                    written += r;
 800514a:	1836      	adds	r6, r6, r0
                    if (written < cur) {
 800514c:	42b4      	cmp	r4, r6
 800514e:	dc06      	bgt.n	800515e <_write+0x8e>
                    stdio_out_prev[fh] = prev;
 8005150:	4b14      	ldr	r3, [pc, #80]	; (80051a4 <_write+0xd4>)
 8005152:	9a01      	ldr	r2, [sp, #4]
 8005154:	549f      	strb	r7, [r3, r2]
 8005156:	e7d7      	b.n	8005108 <_write+0x38>
    ssize_t written = 0;
 8005158:	2600      	movs	r6, #0
    if (written < slength) {
 800515a:	4556      	cmp	r6, sl
 800515c:	db05      	blt.n	800516a <_write+0x9a>
}
 800515e:	0030      	movs	r0, r6
 8005160:	b003      	add	sp, #12
 8005162:	bc0c      	pop	{r2, r3}
 8005164:	4690      	mov	r8, r2
 8005166:	469a      	mov	sl, r3
 8005168:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ssize_t r = write(fh, buffer + written, slength - written);
 800516a:	4643      	mov	r3, r8
 800516c:	1999      	adds	r1, r3, r6
 800516e:	4653      	mov	r3, sl
 8005170:	1b9a      	subs	r2, r3, r6
 8005172:	9c01      	ldr	r4, [sp, #4]
 8005174:	0020      	movs	r0, r4
 8005176:	f7ff ff8d 	bl	8005094 <write>
        if (r < 0) {
 800517a:	2800      	cmp	r0, #0
 800517c:	db0f      	blt.n	800519e <_write+0xce>
        written += r;
 800517e:	1836      	adds	r6, r6, r0
        if (written > 0) {
 8005180:	2e00      	cmp	r6, #0
 8005182:	ddec      	ble.n	800515e <_write+0x8e>
            stdio_out_prev[fh] = buffer[written - 1];
 8005184:	4643      	mov	r3, r8
 8005186:	199b      	adds	r3, r3, r6
 8005188:	3b01      	subs	r3, #1
 800518a:	781a      	ldrb	r2, [r3, #0]
 800518c:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <_write+0xd4>)
 800518e:	551a      	strb	r2, [r3, r4]
 8005190:	e7e5      	b.n	800515e <_write+0x8e>
                        return -1;
 8005192:	2601      	movs	r6, #1
 8005194:	4276      	negs	r6, r6
 8005196:	e7e2      	b.n	800515e <_write+0x8e>
                    return -1;
 8005198:	2601      	movs	r6, #1
 800519a:	4276      	negs	r6, r6
 800519c:	e7df      	b.n	800515e <_write+0x8e>
            return -1;
 800519e:	2601      	movs	r6, #1
 80051a0:	4276      	negs	r6, r6
 80051a2:	e7dc      	b.n	800515e <_write+0x8e>
 80051a4:	20000c30 	.word	0x20000c30
 80051a8:	0800c570 	.word	0x0800c570

080051ac <read>:
    return bytes_read;
#endif
}

extern "C" ssize_t read(int fildes, void *buf, size_t length)
{
 80051ac:	b570      	push	{r4, r5, r6, lr}
 80051ae:	000c      	movs	r4, r1
 80051b0:	0015      	movs	r5, r2

    FileHandle *fhc = get_fhc(fildes);
 80051b2:	f7ff fe89 	bl	8004ec8 <_ZL7get_fhci>
    if (fhc == NULL) {
 80051b6:	2800      	cmp	r0, #0
 80051b8:	d008      	beq.n	80051cc <read+0x20>
        errno = EBADF;
        return -1;
    }

    ssize_t ret = fhc->read(buf, length);
 80051ba:	6803      	ldr	r3, [r0, #0]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	002a      	movs	r2, r5
 80051c0:	0021      	movs	r1, r4
 80051c2:	4798      	blx	r3
 80051c4:	1e04      	subs	r4, r0, #0
    if (ret < 0) {
 80051c6:	db08      	blt.n	80051da <read+0x2e>
        errno = -ret;
        return -1;
    } else {
        return ret;
    }
}
 80051c8:	0020      	movs	r0, r4
 80051ca:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 80051cc:	f002 fcbc 	bl	8007b48 <__errno>
 80051d0:	2309      	movs	r3, #9
 80051d2:	6003      	str	r3, [r0, #0]
        return -1;
 80051d4:	2401      	movs	r4, #1
 80051d6:	4264      	negs	r4, r4
 80051d8:	e7f6      	b.n	80051c8 <read+0x1c>
        errno = -ret;
 80051da:	f002 fcb5 	bl	8007b48 <__errno>
 80051de:	4264      	negs	r4, r4
 80051e0:	6004      	str	r4, [r0, #0]
        return -1;
 80051e2:	2401      	movs	r4, #1
 80051e4:	4264      	negs	r4, r4
 80051e6:	e7ef      	b.n	80051c8 <read+0x1c>

080051e8 <_read>:
{
 80051e8:	b570      	push	{r4, r5, r6, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	0004      	movs	r4, r0
 80051ee:	000d      	movs	r5, r1
 80051f0:	1e16      	subs	r6, r2, #0
    if (length > SSIZE_MAX) {
 80051f2:	db09      	blt.n	8005208 <_read+0x20>
    if (convert_crlf(fh)) {
 80051f4:	f7ff fd4e 	bl	8004c94 <_ZL12convert_crlfi>
 80051f8:	2800      	cmp	r0, #0
 80051fa:	d122      	bne.n	8005242 <_read+0x5a>
        bytes_read = read(fh, buffer, length);
 80051fc:	0032      	movs	r2, r6
 80051fe:	0029      	movs	r1, r5
 8005200:	0020      	movs	r0, r4
 8005202:	f7ff ffd3 	bl	80051ac <read>
 8005206:	e037      	b.n	8005278 <_read+0x90>
        errno = EINVAL;
 8005208:	f002 fc9e 	bl	8007b48 <__errno>
 800520c:	2316      	movs	r3, #22
 800520e:	6003      	str	r3, [r0, #0]
        return -1;
 8005210:	2001      	movs	r0, #1
 8005212:	4240      	negs	r0, r0
 8005214:	e030      	b.n	8005278 <_read+0x90>
            if ((c == '\r' && stdio_in_prev[fh] != '\n') ||
 8005216:	4a1b      	ldr	r2, [pc, #108]	; (8005284 <_read+0x9c>)
 8005218:	5d12      	ldrb	r2, [r2, r4]
 800521a:	2a0a      	cmp	r2, #10
 800521c:	d01f      	beq.n	800525e <_read+0x76>
                stdio_in_prev[fh] = c;
 800521e:	4a19      	ldr	r2, [pc, #100]	; (8005284 <_read+0x9c>)
 8005220:	5513      	strb	r3, [r2, r4]
                *buffer = '\n';
 8005222:	230a      	movs	r3, #10
 8005224:	702b      	strb	r3, [r5, #0]
                break;
 8005226:	e026      	b.n	8005276 <_read+0x8e>
                    (c == '\n' && stdio_in_prev[fh] != '\r')) {
 8005228:	4a16      	ldr	r2, [pc, #88]	; (8005284 <_read+0x9c>)
 800522a:	5d12      	ldrb	r2, [r2, r4]
 800522c:	2a0d      	cmp	r2, #13
 800522e:	d018      	beq.n	8005262 <_read+0x7a>
 8005230:	e7f5      	b.n	800521e <_read+0x36>
            } else if ((c == '\r' && stdio_in_prev[fh] == '\n') ||
 8005232:	2b0a      	cmp	r3, #10
 8005234:	d11c      	bne.n	8005270 <_read+0x88>
                       (c == '\n' && stdio_in_prev[fh] == '\r')) {
 8005236:	4a13      	ldr	r2, [pc, #76]	; (8005284 <_read+0x9c>)
 8005238:	5d12      	ldrb	r2, [r2, r4]
 800523a:	2a0d      	cmp	r2, #13
 800523c:	d118      	bne.n	8005270 <_read+0x88>
                stdio_in_prev[fh] = c;
 800523e:	4a11      	ldr	r2, [pc, #68]	; (8005284 <_read+0x9c>)
 8005240:	5513      	strb	r3, [r2, r4]
            ssize_t r = read(fh, &c, 1);
 8005242:	2201      	movs	r2, #1
 8005244:	466b      	mov	r3, sp
 8005246:	1dd9      	adds	r1, r3, #7
 8005248:	0020      	movs	r0, r4
 800524a:	f7ff ffaf 	bl	80051ac <read>
            if (r < 0) {
 800524e:	2800      	cmp	r0, #0
 8005250:	db14      	blt.n	800527c <_read+0x94>
            if (r == 0) {
 8005252:	d011      	beq.n	8005278 <_read+0x90>
            if ((c == '\r' && stdio_in_prev[fh] != '\n') ||
 8005254:	466b      	mov	r3, sp
 8005256:	3307      	adds	r3, #7
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	2b0d      	cmp	r3, #13
 800525c:	d0db      	beq.n	8005216 <_read+0x2e>
 800525e:	2b0a      	cmp	r3, #10
 8005260:	d0e2      	beq.n	8005228 <_read+0x40>
            } else if ((c == '\r' && stdio_in_prev[fh] == '\n') ||
 8005262:	2b0d      	cmp	r3, #13
 8005264:	d1e5      	bne.n	8005232 <_read+0x4a>
 8005266:	4a07      	ldr	r2, [pc, #28]	; (8005284 <_read+0x9c>)
 8005268:	5d12      	ldrb	r2, [r2, r4]
 800526a:	2a0a      	cmp	r2, #10
 800526c:	d1e1      	bne.n	8005232 <_read+0x4a>
 800526e:	e7e6      	b.n	800523e <_read+0x56>
                stdio_in_prev[fh] = c;
 8005270:	4a04      	ldr	r2, [pc, #16]	; (8005284 <_read+0x9c>)
 8005272:	5513      	strb	r3, [r2, r4]
                *buffer = c;
 8005274:	702b      	strb	r3, [r5, #0]
        bytes_read = 1;
 8005276:	2001      	movs	r0, #1
}
 8005278:	b002      	add	sp, #8
 800527a:	bd70      	pop	{r4, r5, r6, pc}
                return -1;
 800527c:	2001      	movs	r0, #1
 800527e:	4240      	negs	r0, r0
 8005280:	e7fa      	b.n	8005278 <_read+0x90>
 8005282:	46c0      	nop			; (mov r8, r8)
 8005284:	20000bf0 	.word	0x20000bf0

08005288 <isatty>:
{
    return isatty(fh);
}

extern "C" int isatty(int fildes)
{
 8005288:	b510      	push	{r4, lr}
    FileHandle *fhc = get_fhc(fildes);
 800528a:	f7ff fe1d 	bl	8004ec8 <_ZL7get_fhci>
    if (fhc == NULL) {
 800528e:	2800      	cmp	r0, #0
 8005290:	d006      	beq.n	80052a0 <isatty+0x18>
        errno = EBADF;
        return 0;
    }

    int tty = fhc->isatty();
 8005292:	6803      	ldr	r3, [r0, #0]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	4798      	blx	r3
 8005298:	1e04      	subs	r4, r0, #0
    if (tty < 0) {
 800529a:	db07      	blt.n	80052ac <isatty+0x24>
        errno = -tty;
        return 0;
    } else {
        return tty;
    }
}
 800529c:	0020      	movs	r0, r4
 800529e:	bd10      	pop	{r4, pc}
        errno = EBADF;
 80052a0:	f002 fc52 	bl	8007b48 <__errno>
 80052a4:	2309      	movs	r3, #9
 80052a6:	6003      	str	r3, [r0, #0]
        return 0;
 80052a8:	2400      	movs	r4, #0
 80052aa:	e7f7      	b.n	800529c <isatty+0x14>
        errno = -tty;
 80052ac:	f002 fc4c 	bl	8007b48 <__errno>
 80052b0:	4264      	negs	r4, r4
 80052b2:	6004      	str	r4, [r0, #0]
        return 0;
 80052b4:	2400      	movs	r4, #0
 80052b6:	e7f1      	b.n	800529c <isatty+0x14>

080052b8 <_isatty>:
{
 80052b8:	b510      	push	{r4, lr}
    return isatty(fh);
 80052ba:	f7ff ffe5 	bl	8005288 <isatty>
}
 80052be:	bd10      	pop	{r4, pc}

080052c0 <lseek>:
    }
    return off;
}

extern "C" off_t lseek(int fildes, off_t offset, int whence)
{
 80052c0:	b570      	push	{r4, r5, r6, lr}
 80052c2:	000c      	movs	r4, r1
 80052c4:	0015      	movs	r5, r2
    FileHandle *fhc = get_fhc(fildes);
 80052c6:	f7ff fdff 	bl	8004ec8 <_ZL7get_fhci>
    if (fhc == NULL) {
 80052ca:	2800      	cmp	r0, #0
 80052cc:	d008      	beq.n	80052e0 <lseek+0x20>
        errno = EBADF;
        return -1;
    }

    off_t off = fhc->seek(offset, whence);
 80052ce:	6803      	ldr	r3, [r0, #0]
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	002a      	movs	r2, r5
 80052d4:	0021      	movs	r1, r4
 80052d6:	4798      	blx	r3
 80052d8:	1e04      	subs	r4, r0, #0
    if (off < 0) {
 80052da:	db08      	blt.n	80052ee <lseek+0x2e>
        errno = -off;
        return -1;
    }
    return off;
}
 80052dc:	0020      	movs	r0, r4
 80052de:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 80052e0:	f002 fc32 	bl	8007b48 <__errno>
 80052e4:	2309      	movs	r3, #9
 80052e6:	6003      	str	r3, [r0, #0]
        return -1;
 80052e8:	2401      	movs	r4, #1
 80052ea:	4264      	negs	r4, r4
 80052ec:	e7f6      	b.n	80052dc <lseek+0x1c>
        errno = -off;
 80052ee:	f002 fc2b 	bl	8007b48 <__errno>
 80052f2:	4264      	negs	r4, r4
 80052f4:	6004      	str	r4, [r0, #0]
        return -1;
 80052f6:	2401      	movs	r4, #1
 80052f8:	4264      	negs	r4, r4
 80052fa:	e7ef      	b.n	80052dc <lseek+0x1c>

080052fc <_lseek>:
{
 80052fc:	b510      	push	{r4, lr}
    off_t off = lseek(fh, offset, whence);
 80052fe:	f7ff ffdf 	bl	80052c0 <lseek>
}
 8005302:	bd10      	pop	{r4, pc}

08005304 <fstat>:
    return fstat(fh, st);
}
#endif

extern "C" int fstat(int fildes, struct stat *st)
{
 8005304:	b570      	push	{r4, r5, r6, lr}
 8005306:	000d      	movs	r5, r1
    FileHandle *fhc = get_fhc(fildes);
 8005308:	f7ff fdde 	bl	8004ec8 <_ZL7get_fhci>
 800530c:	1e04      	subs	r4, r0, #0
    if (fhc == NULL) {
 800530e:	d00e      	beq.n	800532e <fstat+0x2a>
        errno = EBADF;
        return -1;
    }

    st->st_mode = fhc->isatty() ? S_IFCHR : S_IFREG;
 8005310:	6803      	ldr	r3, [r0, #0]
 8005312:	69db      	ldr	r3, [r3, #28]
 8005314:	4798      	blx	r3
 8005316:	2800      	cmp	r0, #0
 8005318:	d010      	beq.n	800533c <fstat+0x38>
 800531a:	2380      	movs	r3, #128	; 0x80
 800531c:	019b      	lsls	r3, r3, #6
 800531e:	606b      	str	r3, [r5, #4]
    st->st_size = fhc->size();
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005324:	0020      	movs	r0, r4
 8005326:	4798      	blx	r3
 8005328:	6128      	str	r0, [r5, #16]
    return 0;
 800532a:	2000      	movs	r0, #0
}
 800532c:	bd70      	pop	{r4, r5, r6, pc}
        errno = EBADF;
 800532e:	f002 fc0b 	bl	8007b48 <__errno>
 8005332:	2309      	movs	r3, #9
 8005334:	6003      	str	r3, [r0, #0]
        return -1;
 8005336:	2001      	movs	r0, #1
 8005338:	4240      	negs	r0, r0
 800533a:	e7f7      	b.n	800532c <fstat+0x28>
    st->st_mode = fhc->isatty() ? S_IFCHR : S_IFREG;
 800533c:	2380      	movs	r3, #128	; 0x80
 800533e:	021b      	lsls	r3, r3, #8
 8005340:	e7ed      	b.n	800531e <fstat+0x1a>

08005342 <_fstat>:
{
 8005342:	b510      	push	{r4, lr}
    return fstat(fh, st);
 8005344:	f7ff ffde 	bl	8005304 <fstat>
}
 8005348:	bd10      	pop	{r4, pc}

0800534a <__cxa_pure_virtual>:
    MBED_ERROR1(MBED_MAKE_ERROR(MBED_MODULE_PLATFORM, MBED_ERROR_CODE_CLIB_EXCEPTION), "Exception", 0);
}
}
extern "C" WEAK void __cxa_pure_virtual(void);
extern "C" WEAK void __cxa_pure_virtual(void)
{
 800534a:	b510      	push	{r4, lr}
    exit(1);
 800534c:	2001      	movs	r0, #1
 800534e:	f002 fc01 	bl	8007b54 <exit>
	...

08005354 <_sbrk>:
extern "C" uint32_t __end__;
// Weak attribute allows user to override, e.g. to use external RAM for dynamic memory.
extern "C" WEAK caddr_t _sbrk(int incr)
{
    static unsigned char *heap = (unsigned char *)&__end__;
    unsigned char        *prev_heap = heap;
 8005354:	4b0f      	ldr	r3, [pc, #60]	; (8005394 <_sbrk+0x40>)
 8005356:	681b      	ldr	r3, [r3, #0]
    unsigned char        *new_heap = heap + incr;
 8005358:	1818      	adds	r0, r3, r0
  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800535a:	f3ef 8208 	mrs	r2, MSP

#if defined(TARGET_CORTEX_A)
    if (new_heap >= (unsigned char *)&__HeapLimit) {    /* __HeapLimit is end of heap section */
#else
    if (new_heap >= (unsigned char *)__get_MSP()) {
 800535e:	4290      	cmp	r0, r2
 8005360:	d20c      	bcs.n	800537c <_sbrk+0x28>
        errno = ENOMEM;
        return (caddr_t) -1;
    }

    // Additional heap checking if set
    if (mbed_heap_size && (new_heap >= mbed_heap_start + mbed_heap_size)) {
 8005362:	4a0d      	ldr	r2, [pc, #52]	; (8005398 <_sbrk+0x44>)
 8005364:	6812      	ldr	r2, [r2, #0]
 8005366:	2a00      	cmp	r2, #0
 8005368:	d004      	beq.n	8005374 <_sbrk+0x20>
 800536a:	490c      	ldr	r1, [pc, #48]	; (800539c <_sbrk+0x48>)
 800536c:	6809      	ldr	r1, [r1, #0]
 800536e:	188a      	adds	r2, r1, r2
 8005370:	4290      	cmp	r0, r2
 8005372:	d209      	bcs.n	8005388 <_sbrk+0x34>
        errno = ENOMEM;
        return (caddr_t) -1;
    }

    heap = new_heap;
 8005374:	4a07      	ldr	r2, [pc, #28]	; (8005394 <_sbrk+0x40>)
 8005376:	6010      	str	r0, [r2, #0]
    return (caddr_t) prev_heap;
 8005378:	0018      	movs	r0, r3
}
 800537a:	4770      	bx	lr
        errno = ENOMEM;
 800537c:	220c      	movs	r2, #12
 800537e:	4b08      	ldr	r3, [pc, #32]	; (80053a0 <_sbrk+0x4c>)
 8005380:	601a      	str	r2, [r3, #0]
        return (caddr_t) -1;
 8005382:	2001      	movs	r0, #1
 8005384:	4240      	negs	r0, r0
 8005386:	e7f8      	b.n	800537a <_sbrk+0x26>
        errno = ENOMEM;
 8005388:	220c      	movs	r2, #12
 800538a:	4b05      	ldr	r3, [pc, #20]	; (80053a0 <_sbrk+0x4c>)
 800538c:	601a      	str	r2, [r3, #0]
        return (caddr_t) -1;
 800538e:	2001      	movs	r0, #1
 8005390:	4240      	negs	r0, r0
 8005392:	e7f2      	b.n	800537a <_sbrk+0x26>
 8005394:	200001c8 	.word	0x200001c8
 8005398:	20000c7c 	.word	0x20000c7c
 800539c:	20000c80 	.word	0x20000c80
 80053a0:	20000f80 	.word	0x20000f80

080053a4 <_exit>:
#endif
#endif

#if defined(TOOLCHAIN_GCC_ARM) || defined(TOOLCHAIN_GCC_CR)
extern "C" void _exit(int return_code)
{
 80053a4:	b570      	push	{r4, r5, r6, lr}
 80053a6:	0005      	movs	r5, r0
{
#endif

#if DEVICE_STDIO_MESSAGES
#if MBED_CONF_PLATFORM_STDIO_FLUSH_AT_EXIT
    fflush(stdout);
 80053a8:	4c07      	ldr	r4, [pc, #28]	; (80053c8 <_exit+0x24>)
 80053aa:	6823      	ldr	r3, [r4, #0]
 80053ac:	6898      	ldr	r0, [r3, #8]
 80053ae:	f002 fd35 	bl	8007e1c <fflush>
    fflush(stderr);
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	68d8      	ldr	r0, [r3, #12]
 80053b6:	f002 fd31 	bl	8007e1c <fflush>
#if DEVICE_SEMIHOST
    if (mbed_interface_connected()) {
        semihost_exit();
    }
#endif
    if (return_code) {
 80053ba:	2d00      	cmp	r5, #0
 80053bc:	d100      	bne.n	80053c0 <_exit+0x1c>
 80053be:	e7fe      	b.n	80053be <_exit+0x1a>
        mbed_die();
 80053c0:	f7ff fb71 	bl	8004aa6 <mbed_die>
 80053c4:	e7fb      	b.n	80053be <_exit+0x1a>
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	200001d0 	.word	0x200001d0

080053cc <__aeabi_atexit>:
// http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.faqs/6449.html
extern "C" {
    int __aeabi_atexit(void *object, void (*dtor)(void * /*this*/), void *handle)
    {
        return 1;
    }
 80053cc:	2001      	movs	r0, #1
 80053ce:	4770      	bx	lr

080053d0 <_ZN4mbed26mbed_set_unbuffered_streamEP7__sFILE>:


namespace mbed {

void mbed_set_unbuffered_stream(std::FILE *_file)
{
 80053d0:	b510      	push	{r4, lr}
#if defined (__ICCARM__)
    char buf[2];
    std::setvbuf(_file, buf, _IONBF, NULL);
#else
    setbuf(_file, NULL);
 80053d2:	2100      	movs	r1, #0
 80053d4:	f004 f85c 	bl	8009490 <setbuf>
#endif
}
 80053d8:	bd10      	pop	{r4, pc}

080053da <fdopen>:
{
 80053da:	b530      	push	{r4, r5, lr}
 80053dc:	b085      	sub	sp, #20
 80053de:	9001      	str	r0, [sp, #4]
 80053e0:	000d      	movs	r5, r1
    buf[0] = '@';
 80053e2:	ac02      	add	r4, sp, #8
 80053e4:	2340      	movs	r3, #64	; 0x40
 80053e6:	7023      	strb	r3, [r4, #0]
    memcpy(buf + 1, &fildes, sizeof fildes);
 80053e8:	2204      	movs	r2, #4
 80053ea:	a901      	add	r1, sp, #4
 80053ec:	2009      	movs	r0, #9
 80053ee:	4468      	add	r0, sp
 80053f0:	f003 fdaf 	bl	8008f52 <memcpy>
    std::FILE *stream = std::fopen(buf, mode);
 80053f4:	0029      	movs	r1, r5
 80053f6:	0020      	movs	r0, r4
 80053f8:	f002 fea6 	bl	8008148 <fopen>
 80053fc:	1e04      	subs	r4, r0, #0
    if (stream && isatty(fildes)) {
 80053fe:	d00a      	beq.n	8005416 <fdopen+0x3c>
 8005400:	9801      	ldr	r0, [sp, #4]
 8005402:	f7ff ff41 	bl	8005288 <isatty>
 8005406:	2800      	cmp	r0, #0
 8005408:	d007      	beq.n	800541a <fdopen+0x40>
 800540a:	2301      	movs	r3, #1
 800540c:	2b00      	cmp	r3, #0
 800540e:	d106      	bne.n	800541e <fdopen+0x44>
}
 8005410:	0020      	movs	r0, r4
 8005412:	b005      	add	sp, #20
 8005414:	bd30      	pop	{r4, r5, pc}
    if (stream && isatty(fildes)) {
 8005416:	2300      	movs	r3, #0
 8005418:	e7f8      	b.n	800540c <fdopen+0x32>
 800541a:	2300      	movs	r3, #0
 800541c:	e7f6      	b.n	800540c <fdopen+0x32>
        mbed_set_unbuffered_stream(stream);
 800541e:	0020      	movs	r0, r4
 8005420:	f7ff ffd6 	bl	80053d0 <_ZN4mbed26mbed_set_unbuffered_streamEP7__sFILE>
    return stream;
 8005424:	e7f4      	b.n	8005410 <fdopen+0x36>

08005426 <_ZN4mbed6fdopenEPNS_10FileHandleEPKc>:
{
 8005426:	b570      	push	{r4, r5, r6, lr}
 8005428:	0006      	movs	r6, r0
 800542a:	000d      	movs	r5, r1
    int fd = bind_to_fd(fh);
 800542c:	f7ff fd64 	bl	8004ef8 <_ZN4mbed10bind_to_fdEPNS_10FileHandleE>
 8005430:	1e04      	subs	r4, r0, #0
    if (!fd) {
 8005432:	d00b      	beq.n	800544c <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x26>
    std::FILE *stream = ::fdopen(fd, mode);
 8005434:	0029      	movs	r1, r5
 8005436:	f7ff ffd0 	bl	80053da <fdopen>
 800543a:	1e05      	subs	r5, r0, #0
    if (!stream) {
 800543c:	d001      	beq.n	8005442 <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x1c>
}
 800543e:	0028      	movs	r0, r5
 8005440:	bd70      	pop	{r4, r5, r6, pc}
        unbind_from_fd(fd, fh);
 8005442:	0031      	movs	r1, r6
 8005444:	0020      	movs	r0, r4
 8005446:	f7ff fc6f 	bl	8004d28 <_ZL14unbind_from_fdiPN4mbed10FileHandleE>
 800544a:	e7f8      	b.n	800543e <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x18>
        return NULL;
 800544c:	2500      	movs	r5, #0
 800544e:	e7f6      	b.n	800543e <_ZN4mbed6fdopenEPNS_10FileHandleEPKc+0x18>

08005450 <_ZN4mbed9mbed_getcEP7__sFILE>:

int mbed_getc(std::FILE *_file)
{
 8005450:	b510      	push	{r4, lr}
        _file->_Rend = _file->_Wend;
        _file->_Next = _file->_Wend;
    }
    return res;
#else
    return std::fgetc(_file);
 8005452:	f002 fd39 	bl	8007ec8 <fgetc>
#endif
}
 8005456:	bd10      	pop	{r4, pc}

08005458 <__rtos_malloc_lock>:
#elif defined(__CC_ARM)
// Do nothing
#elif defined (__GNUC__)
struct _reent;
// Stub out locks when an rtos is not present
extern "C" WEAK void __rtos_malloc_lock(struct _reent *_r) {}
 8005458:	4770      	bx	lr

0800545a <__rtos_malloc_unlock>:
extern "C" WEAK void __rtos_malloc_unlock(struct _reent *_r) {}
 800545a:	4770      	bx	lr

0800545c <__malloc_lock>:
extern "C" WEAK void __rtos_env_lock(struct _reent *_r) {}
extern "C" WEAK void __rtos_env_unlock(struct _reent *_r) {}

extern "C" void __malloc_lock(struct _reent *_r)
{
 800545c:	b510      	push	{r4, lr}
    __rtos_malloc_lock(_r);
 800545e:	f7ff fffb 	bl	8005458 <__rtos_malloc_lock>
}
 8005462:	bd10      	pop	{r4, pc}

08005464 <__malloc_unlock>:

extern "C" void __malloc_unlock(struct _reent *_r)
{
 8005464:	b510      	push	{r4, lr}
    __rtos_malloc_unlock(_r);
 8005466:	f7ff fff8 	bl	800545a <__rtos_malloc_unlock>
}
 800546a:	bd10      	pop	{r4, pc}

0800546c <_ZdlPv>:
{
    return malloc(count);
}

void operator delete (void *ptr)
{
 800546c:	b510      	push	{r4, lr}
    free(ptr);
 800546e:	f003 fb57 	bl	8008b20 <free>
}
 8005472:	bd10      	pop	{r4, pc}

08005474 <_ZN12DirectSerialD0Ev>:
class DirectSerial : public FileHandle {
 8005474:	b510      	push	{r4, lr}
 8005476:	0004      	movs	r4, r0
 8005478:	f7ff fff8 	bl	800546c <_ZdlPv>
 800547c:	0020      	movs	r0, r4
 800547e:	bd10      	pop	{r4, pc}

08005480 <software_init_hook_rtos>:
}

MBED_WEAK void software_init_hook_rtos()
{
    // Nothing by default
}
 8005480:	4770      	bx	lr

08005482 <software_init_hook>:
#elif defined (__GNUC__)

extern int __real_main(void);

void software_init_hook(void)
{
 8005482:	b510      	push	{r4, lr}
    mbed_copy_nvic();
    mbed_sdk_init();
 8005484:	f001 fe92 	bl	80071ac <mbed_sdk_init>
    software_init_hook_rtos();
 8005488:	f7ff fffa 	bl	8005480 <software_init_hook_rtos>
}
 800548c:	bd10      	pop	{r4, pc}

0800548e <wait_us>:
{
    wait_us(ms * 1000);
}

void wait_us(int us)
{
 800548e:	b570      	push	{r4, r5, r6, lr}
 8005490:	0006      	movs	r6, r0
    const ticker_data_t *const ticker = get_us_ticker_data();
 8005492:	f7ff f91f 	bl	80046d4 <get_us_ticker_data>
 8005496:	0004      	movs	r4, r0
    uint32_t start = ticker_read(ticker);
 8005498:	f7ff f918 	bl	80046cc <ticker_read>
 800549c:	0005      	movs	r5, r0
    while ((ticker_read(ticker) - start) < (uint32_t)us);
 800549e:	0020      	movs	r0, r4
 80054a0:	f7ff f914 	bl	80046cc <ticker_read>
 80054a4:	1b40      	subs	r0, r0, r5
 80054a6:	42b0      	cmp	r0, r6
 80054a8:	d3f9      	bcc.n	800549e <wait_us+0x10>
}
 80054aa:	bd70      	pop	{r4, r5, r6, pc}

080054ac <wait>:
{
 80054ac:	b510      	push	{r4, lr}
    wait_us(s * 1000000.0f);
 80054ae:	4904      	ldr	r1, [pc, #16]	; (80054c0 <wait+0x14>)
 80054b0:	f7fb fd20 	bl	8000ef4 <__aeabi_fmul>
 80054b4:	f7fb ffda 	bl	800146c <__aeabi_f2iz>
 80054b8:	f7ff ffe9 	bl	800548e <wait_us>
}
 80054bc:	bd10      	pop	{r4, pc}
 80054be:	46c0      	nop			; (mov r8, r8)
 80054c0:	49742400 	.word	0x49742400

080054c4 <wait_ms>:
{
 80054c4:	b510      	push	{r4, lr}
    wait_us(ms * 1000);
 80054c6:	23fa      	movs	r3, #250	; 0xfa
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	4358      	muls	r0, r3
 80054cc:	f7ff ffdf 	bl	800548e <wait_us>
}
 80054d0:	bd10      	pop	{r4, pc}
	...

080054d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80054d4:	480e      	ldr	r0, [pc, #56]	; (8005510 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80054d6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80054d8:	480e      	ldr	r0, [pc, #56]	; (8005514 <LoopForever+0x6>)
  ldr r1, =_edata
 80054da:	490f      	ldr	r1, [pc, #60]	; (8005518 <LoopForever+0xa>)
  ldr r2, =_sidata
 80054dc:	4a0f      	ldr	r2, [pc, #60]	; (800551c <LoopForever+0xe>)
  movs r3, #0
 80054de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054e0:	e002      	b.n	80054e8 <LoopCopyDataInit>

080054e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80054e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80054e6:	3304      	adds	r3, #4

080054e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80054e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80054ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80054ec:	d3f9      	bcc.n	80054e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80054ee:	4a0c      	ldr	r2, [pc, #48]	; (8005520 <LoopForever+0x12>)
  ldr r4, =_ebss
 80054f0:	4c0c      	ldr	r4, [pc, #48]	; (8005524 <LoopForever+0x16>)
  movs r3, #0
 80054f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80054f4:	e001      	b.n	80054fa <LoopFillZerobss>

080054f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80054f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80054f8:	3204      	adds	r2, #4

080054fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80054fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80054fc:	d3fb      	bcc.n	80054f6 <FillZerobss>

/* Call the clock system intitialization function.*/
bl SystemInit
 80054fe:	f000 f83b 	bl	8005578 <SystemInit>
bl software_init_hook
 8005502:	f7ff ffbe 	bl	8005482 <software_init_hook>
/* Call static constructors */
bl __libc_init_array
 8005506:	f003 fa65 	bl	80089d4 <__libc_init_array>
/* Call the application's entry point.*/
bl main
 800550a:	f7fe fa11 	bl	8003930 <main>

0800550e <LoopForever>:
//bl _start

LoopForever:
    b LoopForever
 800550e:	e7fe      	b.n	800550e <LoopForever>
  ldr   r0, =_estack
 8005510:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8005514:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 8005518:	20000854 	.word	0x20000854
  ldr r2, =_sidata
 800551c:	0800d0d8 	.word	0x0800d0d8
  ldr r2, =_sbss
 8005520:	20000858 	.word	0x20000858
  ldr r4, =_ebss
 8005524:	20000f84 	.word	0x20000f84

08005528 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005528:	e7fe      	b.n	8005528 <ADC1_IRQHandler>
	...

0800552c <NVIC_SetVector>:

#define NVIC_RAM_VECTOR_ADDRESS   (0x20000000)  // Vectors positioned at start of RAM
#define NVIC_FLASH_VECTOR_ADDRESS (0x08000000)  // Initial vector position in flash


void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) {
 800552c:	b530      	push	{r4, r5, lr}
    int i;
    
    // Copy and switch to dynamic vectors if first time called
    if ((SYSCFG->CFGR1 & SYSCFG_CFGR1_MEM_MODE) != SYSCFG_CFGR1_MEM_MODE) {
 800552e:	4b10      	ldr	r3, [pc, #64]	; (8005570 <NVIC_SetVector+0x44>)
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	2303      	movs	r3, #3
 8005534:	4013      	ands	r3, r2
 8005536:	2b03      	cmp	r3, #3
 8005538:	d014      	beq.n	8005564 <NVIC_SetVector+0x38>
 800553a:	2300      	movs	r3, #0
 800553c:	e00b      	b.n	8005556 <NVIC_SetVector+0x2a>
        uint32_t *old_vectors = (uint32_t *)NVIC_FLASH_VECTOR_ADDRESS;
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
            *((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (i*4))) = old_vectors[i];
 800553e:	2280      	movs	r2, #128	; 0x80
 8005540:	0512      	lsls	r2, r2, #20
 8005542:	189a      	adds	r2, r3, r2
 8005544:	0092      	lsls	r2, r2, #2
 8005546:	009c      	lsls	r4, r3, #2
 8005548:	2580      	movs	r5, #128	; 0x80
 800554a:	052d      	lsls	r5, r5, #20
 800554c:	46ac      	mov	ip, r5
 800554e:	4464      	add	r4, ip
 8005550:	6824      	ldr	r4, [r4, #0]
 8005552:	6014      	str	r4, [r2, #0]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
 8005554:	3301      	adds	r3, #1
 8005556:	2b2f      	cmp	r3, #47	; 0x2f
 8005558:	ddf1      	ble.n	800553e <NVIC_SetVector+0x12>
        }
        SYSCFG->CFGR1 |= SYSCFG_CFGR1_MEM_MODE; // Embedded SRAM mapped at 0x00000000
 800555a:	4a05      	ldr	r2, [pc, #20]	; (8005570 <NVIC_SetVector+0x44>)
 800555c:	6813      	ldr	r3, [r2, #0]
 800555e:	2403      	movs	r4, #3
 8005560:	4323      	orrs	r3, r4
 8005562:	6013      	str	r3, [r2, #0]
    }

    // Set the vector
    *((uint32_t *)(NVIC_RAM_VECTOR_ADDRESS + (IRQn*4) + (NVIC_USER_IRQ_OFFSET*4))) = vector;
 8005564:	4b03      	ldr	r3, [pc, #12]	; (8005574 <NVIC_SetVector+0x48>)
 8005566:	469c      	mov	ip, r3
 8005568:	4460      	add	r0, ip
 800556a:	0080      	lsls	r0, r0, #2
 800556c:	6001      	str	r1, [r0, #0]
}
 800556e:	bd30      	pop	{r4, r5, pc}
 8005570:	40010000 	.word	0x40010000
 8005574:	08000010 	.word	0x08000010

08005578 <SystemInit>:
  */
void SystemInit(void)
{
    /* Reset the RCC clock configuration to the default reset state ------------*/
    /* Set HSION bit */
    RCC->CR |= (uint32_t)0x00000001U;
 8005578:	4b14      	ldr	r3, [pc, #80]	; (80055cc <SystemInit+0x54>)
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	2101      	movs	r1, #1
 800557e:	430a      	orrs	r2, r1
 8005580:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
    /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
    RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
    /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
    RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	4812      	ldr	r0, [pc, #72]	; (80055d0 <SystemInit+0x58>)
 8005586:	4002      	ands	r2, r0
 8005588:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */

    /* Reset HSEON, CSSON and PLLON bits */
    RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	4811      	ldr	r0, [pc, #68]	; (80055d4 <SystemInit+0x5c>)
 800558e:	4002      	ands	r2, r0
 8005590:	601a      	str	r2, [r3, #0]

    /* Reset HSEBYP bit */
    RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	4810      	ldr	r0, [pc, #64]	; (80055d8 <SystemInit+0x60>)
 8005596:	4002      	ands	r2, r0
 8005598:	601a      	str	r2, [r3, #0]

    /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
    RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	480f      	ldr	r0, [pc, #60]	; (80055dc <SystemInit+0x64>)
 800559e:	4002      	ands	r2, r0
 80055a0:	605a      	str	r2, [r3, #4]

    /* Reset PREDIV[3:0] bits */
    RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80055a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a4:	200f      	movs	r0, #15
 80055a6:	4382      	bics	r2, r0
 80055a8:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F042x6) || defined (STM32F048xx)
    /* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
    RCC->CFGR3 &= (uint32_t)0xFFFFFE2CU;
#elif defined (STM32F070x6) || defined (STM32F070xB)
    /* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
    RCC->CFGR3 &= (uint32_t)0xFFFFFE6CU;
 80055aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055ac:	480c      	ldr	r0, [pc, #48]	; (80055e0 <SystemInit+0x68>)
 80055ae:	4002      	ands	r2, r0
 80055b0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Set default USB clock to PLLCLK, since there is no HSI48 */
    RCC->CFGR3 |= (uint32_t)0x00000080U;
 80055b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055b4:	2080      	movs	r0, #128	; 0x80
 80055b6:	4302      	orrs	r2, r0
 80055b8:	631a      	str	r2, [r3, #48]	; 0x30
#else
#warning "No target selected"
#endif

    /* Reset HSI14 bit */
    RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80055ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055bc:	438a      	bics	r2, r1
 80055be:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable all interrupts */
    RCC->CIR = 0x00000000U;
 80055c0:	2200      	movs	r2, #0
 80055c2:	609a      	str	r2, [r3, #8]

    /* Enable SYSCFGENR in APB2EN, needed for 1st call of NVIC_SetVector, to copy vectors from flash to ram */
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 80055c4:	699a      	ldr	r2, [r3, #24]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	619a      	str	r2, [r3, #24]
}
 80055ca:	4770      	bx	lr
 80055cc:	40021000 	.word	0x40021000
 80055d0:	08ffb80c 	.word	0x08ffb80c
 80055d4:	fef6ffff 	.word	0xfef6ffff
 80055d8:	fffbffff 	.word	0xfffbffff
 80055dc:	ffc0ffff 	.word	0xffc0ffff
 80055e0:	fffffe6c 	.word	0xfffffe6c

080055e4 <SetSysClock_PLL_HSE>:
#if ( ((CLOCK_SOURCE) & USE_PLL_HSE_XTAL) || ((CLOCK_SOURCE) & USE_PLL_HSE_EXTC) )
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
{
 80055e4:	b510      	push	{r4, lr}
 80055e6:	b090      	sub	sp, #64	; 0x40
 80055e8:	0004      	movs	r4, r0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80055ea:	2230      	movs	r2, #48	; 0x30
 80055ec:	2100      	movs	r1, #0
 80055ee:	a804      	add	r0, sp, #16
 80055f0:	f003 fcca 	bl	8008f88 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80055f4:	2210      	movs	r2, #16
 80055f6:	2100      	movs	r1, #0
 80055f8:	4668      	mov	r0, sp
 80055fa:	f003 fcc5 	bl	8008f88 <memset>

    //Select HSI as system clock source to allow modification of the PLL configuration
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 80055fe:	2301      	movs	r3, #1
 8005600:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8005602:	2101      	movs	r1, #1
 8005604:	4668      	mov	r0, sp
 8005606:	f000 fe6b 	bl	80062e0 <HAL_RCC_ClockConfig>
 800560a:	2800      	cmp	r0, #0
 800560c:	d129      	bne.n	8005662 <SetSysClock_PLL_HSE+0x7e>
        return 0; // FAIL
    }

    // Select HSE oscillator as PLL source
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800560e:	2301      	movs	r3, #1
 8005610:	9304      	str	r3, [sp, #16]
    if (bypass == 0) {
 8005612:	2c00      	cmp	r4, #0
 8005614:	d111      	bne.n	800563a <SetSysClock_PLL_HSE+0x56>
        RCC_OscInitStruct.HSEState   = RCC_HSE_ON; // External 8 MHz xtal on OSC_IN/OSC_OUT
 8005616:	9305      	str	r3, [sp, #20]
    } else {
        RCC_OscInitStruct.HSEState   = RCC_HSE_BYPASS; // External 8 MHz clock on OSC_IN only
    }
    RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;
 8005618:	2302      	movs	r3, #2
 800561a:	930c      	str	r3, [sp, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_HSE;
 800561c:	2380      	movs	r3, #128	; 0x80
 800561e:	025b      	lsls	r3, r3, #9
 8005620:	930d      	str	r3, [sp, #52]	; 0x34
    RCC_OscInitStruct.PLL.PREDIV     = RCC_PREDIV_DIV2;
 8005622:	2301      	movs	r3, #1
 8005624:	930f      	str	r3, [sp, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLMUL     = RCC_PLL_MUL12;
 8005626:	23a0      	movs	r3, #160	; 0xa0
 8005628:	039b      	lsls	r3, r3, #14
 800562a:	930e      	str	r3, [sp, #56]	; 0x38
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800562c:	a804      	add	r0, sp, #16
 800562e:	f000 fbed 	bl	8005e0c <HAL_RCC_OscConfig>
 8005632:	2800      	cmp	r0, #0
 8005634:	d004      	beq.n	8005640 <SetSysClock_PLL_HSE+0x5c>
        return 0; // FAIL
 8005636:	2000      	movs	r0, #0
 8005638:	e014      	b.n	8005664 <SetSysClock_PLL_HSE+0x80>
        RCC_OscInitStruct.HSEState   = RCC_HSE_BYPASS; // External 8 MHz clock on OSC_IN only
 800563a:	2305      	movs	r3, #5
 800563c:	9305      	str	r3, [sp, #20]
 800563e:	e7eb      	b.n	8005618 <SetSysClock_PLL_HSE+0x34>
    }

    // Select PLL as system clock source and configure the HCLK and PCLK1 clocks dividers
    RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8005640:	2307      	movs	r3, #7
 8005642:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK; // 48 MHz
 8005644:	3b05      	subs	r3, #5
 8005646:	9301      	str	r3, [sp, #4]
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;         // 48 MHz
 8005648:	2300      	movs	r3, #0
 800564a:	9302      	str	r3, [sp, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;           // 48 MHz
 800564c:	9303      	str	r3, [sp, #12]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800564e:	2101      	movs	r1, #1
 8005650:	4668      	mov	r0, sp
 8005652:	f000 fe45 	bl	80062e0 <HAL_RCC_ClockConfig>
 8005656:	2800      	cmp	r0, #0
 8005658:	d101      	bne.n	800565e <SetSysClock_PLL_HSE+0x7a>
    //if (bypass == 0)
    //  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSE, RCC_MCO_DIV2); // 4 MHz with xtal
    //else
    //  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSE, RCC_MCO_DIV4); // 2 MHz with ST-Link MCO

    return 1; // OK
 800565a:	2001      	movs	r0, #1
 800565c:	e002      	b.n	8005664 <SetSysClock_PLL_HSE+0x80>
        return 0; // FAIL
 800565e:	2000      	movs	r0, #0
 8005660:	e000      	b.n	8005664 <SetSysClock_PLL_HSE+0x80>
        return 0; // FAIL
 8005662:	2000      	movs	r0, #0
}
 8005664:	b010      	add	sp, #64	; 0x40
 8005666:	bd10      	pop	{r4, pc}

08005668 <SetSysClock_PLL_HSI>:
#if ((CLOCK_SOURCE) & USE_PLL_HSI)
/******************************************************************************/
/*            PLL (clocked by HSI) used as System clock source                */
/******************************************************************************/
uint8_t SetSysClock_PLL_HSI(void)
{
 8005668:	b500      	push	{lr}
 800566a:	b091      	sub	sp, #68	; 0x44
    RCC_OscInitTypeDef RCC_OscInitStruct;
    RCC_ClkInitTypeDef RCC_ClkInitStruct;

    // Select PLLCLK = 48 MHz ((HSI 8 MHz / 2) * 12)
    RCC_OscInitStruct.OscillatorType          = RCC_OSCILLATORTYPE_HSI;
 800566c:	2102      	movs	r1, #2
 800566e:	9104      	str	r1, [sp, #16]
    RCC_OscInitStruct.HSEState                = RCC_HSE_OFF;
 8005670:	2300      	movs	r3, #0
 8005672:	9305      	str	r3, [sp, #20]
    RCC_OscInitStruct.LSEState                = RCC_LSE_OFF;
 8005674:	9306      	str	r3, [sp, #24]
    RCC_OscInitStruct.HSIState                = RCC_HSI_ON;
 8005676:	2201      	movs	r2, #1
 8005678:	9207      	str	r2, [sp, #28]
    RCC_OscInitStruct.HSICalibrationValue     = RCC_HSICALIBRATION_DEFAULT;
 800567a:	2010      	movs	r0, #16
 800567c:	9008      	str	r0, [sp, #32]
    RCC_OscInitStruct.HSI14State              = RCC_HSI_OFF;
 800567e:	9309      	str	r3, [sp, #36]	; 0x24
    RCC_OscInitStruct.HSI14CalibrationValue   = RCC_HSI14CALIBRATION_DEFAULT;
 8005680:	900a      	str	r0, [sp, #40]	; 0x28
    RCC_OscInitStruct.LSIState                = RCC_LSI_OFF;
 8005682:	930b      	str	r3, [sp, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLState            = RCC_PLL_ON;
 8005684:	910c      	str	r1, [sp, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLSource           = RCC_PLLSOURCE_HSI;
 8005686:	2380      	movs	r3, #128	; 0x80
 8005688:	021b      	lsls	r3, r3, #8
 800568a:	930d      	str	r3, [sp, #52]	; 0x34
    RCC_OscInitStruct.PLL.PREDIV              = RCC_PREDIV_DIV2; // HSI div 2
 800568c:	920f      	str	r2, [sp, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLMUL              = RCC_PLL_MUL12;
 800568e:	23a0      	movs	r3, #160	; 0xa0
 8005690:	039b      	lsls	r3, r3, #14
 8005692:	930e      	str	r3, [sp, #56]	; 0x38
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8005694:	a804      	add	r0, sp, #16
 8005696:	f000 fbb9 	bl	8005e0c <HAL_RCC_OscConfig>
 800569a:	2800      	cmp	r0, #0
 800569c:	d002      	beq.n	80056a4 <SetSysClock_PLL_HSI+0x3c>
        return 0; // FAIL
 800569e:	2000      	movs	r0, #0

    // Output clock on MCO1 pin(PA8) for debugging purpose
    //HAL_RCC_MCOConfig(RCC_MCO, RCC_MCOSOURCE_HSI48, RCC_MCO_DIV1); // 48 MHz

    return 1; // OK
}
 80056a0:	b011      	add	sp, #68	; 0x44
 80056a2:	bd00      	pop	{pc}
    RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 80056a4:	2307      	movs	r3, #7
 80056a6:	9300      	str	r3, [sp, #0]
    RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK; // 48 MHz
 80056a8:	3b05      	subs	r3, #5
 80056aa:	9301      	str	r3, [sp, #4]
    RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;         // 48 MHz
 80056ac:	2300      	movs	r3, #0
 80056ae:	9302      	str	r3, [sp, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;           // 48 MHz
 80056b0:	9303      	str	r3, [sp, #12]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80056b2:	2101      	movs	r1, #1
 80056b4:	4668      	mov	r0, sp
 80056b6:	f000 fe13 	bl	80062e0 <HAL_RCC_ClockConfig>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	d101      	bne.n	80056c2 <SetSysClock_PLL_HSI+0x5a>
    return 1; // OK
 80056be:	2001      	movs	r0, #1
 80056c0:	e7ee      	b.n	80056a0 <SetSysClock_PLL_HSI+0x38>
        return 0; // FAIL
 80056c2:	2000      	movs	r0, #0
 80056c4:	e7ec      	b.n	80056a0 <SetSysClock_PLL_HSI+0x38>
	...

080056c8 <SetSysClock>:
{
 80056c8:	b510      	push	{r4, lr}
    if (SetSysClock_PLL_HSE(1) == 0)
 80056ca:	2001      	movs	r0, #1
 80056cc:	f7ff ff8a 	bl	80055e4 <SetSysClock_PLL_HSE>
 80056d0:	2800      	cmp	r0, #0
 80056d2:	d000      	beq.n	80056d6 <SetSysClock+0xe>
}
 80056d4:	bd10      	pop	{r4, pc}
            if (SetSysClock_PLL_HSI() == 0)
 80056d6:	f7ff ffc7 	bl	8005668 <SetSysClock_PLL_HSI>
 80056da:	2800      	cmp	r0, #0
 80056dc:	d1fa      	bne.n	80056d4 <SetSysClock+0xc>
                    error("SetSysClock failed\n");
 80056de:	4802      	ldr	r0, [pc, #8]	; (80056e8 <SetSysClock+0x20>)
 80056e0:	f7ff faa0 	bl	8004c24 <error>
}
 80056e4:	e7f6      	b.n	80056d4 <SetSysClock+0xc>
 80056e6:	46c0      	nop			; (mov r8, r8)
 80056e8:	0800caf0 	.word	0x0800caf0

080056ec <analogin_init>:
#include "pinmap.h"
#include "mbed_error.h"
#include "PeripheralPins.h"

void analogin_init(analogin_t *obj, PinName pin)
{
 80056ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056ee:	b083      	sub	sp, #12
 80056f0:	0004      	movs	r4, r0
 80056f2:	000d      	movs	r5, r1
    uint32_t function = (uint32_t)NC;

    // ADC Internal Channels "pins"  (Temperature, Vref, Vbat, ...)
    //   are described in PinNames.h and PeripheralPins.c
    //   Pin value must be between 0xF0 and 0xFF
    if ((pin < 0xF0) || (pin >= 0x100)) {
 80056f4:	000b      	movs	r3, r1
 80056f6:	3bf0      	subs	r3, #240	; 0xf0
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	2b0f      	cmp	r3, #15
 80056fc:	d940      	bls.n	8005780 <analogin_init+0x94>
        // Normal channels
        // Get the peripheral name from the pin and assign it to the object
        obj->handle.Instance = (ADC_TypeDef *)pinmap_peripheral(pin, PinMap_ADC);
 80056fe:	4f2a      	ldr	r7, [pc, #168]	; (80057a8 <analogin_init+0xbc>)
 8005700:	0039      	movs	r1, r7
 8005702:	0028      	movs	r0, r5
 8005704:	f7fe fcfc 	bl	8004100 <pinmap_peripheral>
 8005708:	6020      	str	r0, [r4, #0]
        // Get the functions (adc channel) from the pin and assign it to the object
        function = pinmap_function(pin, PinMap_ADC);
 800570a:	0039      	movs	r1, r7
 800570c:	0028      	movs	r0, r5
 800570e:	f7fe fd1d 	bl	800414c <pinmap_function>
 8005712:	0006      	movs	r6, r0
        // Configure GPIO
        pinmap_pinout(pin, PinMap_ADC);
 8005714:	0039      	movs	r1, r7
 8005716:	0028      	movs	r0, r5
 8005718:	f7fe fcaa 	bl	8004070 <pinmap_pinout>
        // No GPIO configuration for internal channels
    }
    MBED_ASSERT(obj->handle.Instance != (ADC_TypeDef *)NC);
    MBED_ASSERT(function != (uint32_t)NC);

    obj->channel = STM_PIN_CHANNEL(function);
 800571c:	0b36      	lsrs	r6, r6, #12
 800571e:	201f      	movs	r0, #31
 8005720:	4030      	ands	r0, r6
 8005722:	234e      	movs	r3, #78	; 0x4e
 8005724:	54e0      	strb	r0, [r4, r3]

    // Save pin number for the read function
    obj->pin = pin;
 8005726:	3b02      	subs	r3, #2
 8005728:	52e5      	strh	r5, [r4, r3]

    // Configure ADC object structures
    obj->handle.State = HAL_ADC_STATE_RESET;
 800572a:	2300      	movs	r3, #0
 800572c:	6463      	str	r3, [r4, #68]	; 0x44
    obj->handle.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV4;
 800572e:	2280      	movs	r2, #128	; 0x80
 8005730:	0612      	lsls	r2, r2, #24
 8005732:	6062      	str	r2, [r4, #4]
    obj->handle.Init.Resolution            = ADC_RESOLUTION_12B;
 8005734:	60a3      	str	r3, [r4, #8]
    obj->handle.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 8005736:	60e3      	str	r3, [r4, #12]
    obj->handle.Init.ScanConvMode          = ADC_SCAN_DIRECTION_FORWARD;
 8005738:	2201      	movs	r2, #1
 800573a:	6122      	str	r2, [r4, #16]
    obj->handle.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 800573c:	3203      	adds	r2, #3
 800573e:	6162      	str	r2, [r4, #20]
    obj->handle.Init.LowPowerAutoWait      = DISABLE;
 8005740:	61a3      	str	r3, [r4, #24]
    obj->handle.Init.LowPowerAutoPowerOff  = DISABLE;
 8005742:	61e3      	str	r3, [r4, #28]
    obj->handle.Init.ContinuousConvMode    = DISABLE;
 8005744:	6223      	str	r3, [r4, #32]
    obj->handle.Init.DiscontinuousConvMode = DISABLE;
 8005746:	6263      	str	r3, [r4, #36]	; 0x24
    obj->handle.Init.ExternalTrigConv      = ADC_SOFTWARE_START;
 8005748:	22c2      	movs	r2, #194	; 0xc2
 800574a:	32ff      	adds	r2, #255	; 0xff
 800574c:	62a2      	str	r2, [r4, #40]	; 0x28
    obj->handle.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800574e:	62e3      	str	r3, [r4, #44]	; 0x2c
    obj->handle.Init.DMAContinuousRequests = DISABLE;
 8005750:	6323      	str	r3, [r4, #48]	; 0x30
    obj->handle.Init.Overrun               = ADC_OVR_DATA_OVERWRITTEN;
 8005752:	6363      	str	r3, [r4, #52]	; 0x34

    __HAL_RCC_ADC1_CLK_ENABLE();
 8005754:	4a15      	ldr	r2, [pc, #84]	; (80057ac <analogin_init+0xc0>)
 8005756:	6991      	ldr	r1, [r2, #24]
 8005758:	2080      	movs	r0, #128	; 0x80
 800575a:	0080      	lsls	r0, r0, #2
 800575c:	4301      	orrs	r1, r0
 800575e:	6191      	str	r1, [r2, #24]
 8005760:	6993      	ldr	r3, [r2, #24]
 8005762:	4003      	ands	r3, r0
 8005764:	9301      	str	r3, [sp, #4]
 8005766:	9b01      	ldr	r3, [sp, #4]

    if (HAL_ADC_Init(&obj->handle) != HAL_OK) {
 8005768:	0020      	movs	r0, r4
 800576a:	f000 f8fb 	bl	8005964 <HAL_ADC_Init>
 800576e:	2800      	cmp	r0, #0
 8005770:	d112      	bne.n	8005798 <analogin_init+0xac>
        error("Cannot initialize ADC");
    }

    if (!LL_ADC_REG_ReadConversionData6(obj->handle.Instance)) {
 8005772:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x3F
  */
__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
{
  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8005774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b00      	cmp	r3, #0
 800577a:	d011      	beq.n	80057a0 <analogin_init+0xb4>
        HAL_ADCEx_Calibration_Start(&obj->handle);
    }
}
 800577c:	b003      	add	sp, #12
 800577e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        obj->handle.Instance = (ADC_TypeDef *)pinmap_peripheral(pin, PinMap_ADC_Internal);
 8005780:	4e0b      	ldr	r6, [pc, #44]	; (80057b0 <analogin_init+0xc4>)
 8005782:	0031      	movs	r1, r6
 8005784:	0028      	movs	r0, r5
 8005786:	f7fe fcbb 	bl	8004100 <pinmap_peripheral>
 800578a:	6020      	str	r0, [r4, #0]
        function = pinmap_function(pin, PinMap_ADC_Internal);
 800578c:	0031      	movs	r1, r6
 800578e:	0028      	movs	r0, r5
 8005790:	f7fe fcdc 	bl	800414c <pinmap_function>
 8005794:	0006      	movs	r6, r0
 8005796:	e7c1      	b.n	800571c <analogin_init+0x30>
        error("Cannot initialize ADC");
 8005798:	4806      	ldr	r0, [pc, #24]	; (80057b4 <analogin_init+0xc8>)
 800579a:	f7ff fa43 	bl	8004c24 <error>
 800579e:	e7e8      	b.n	8005772 <analogin_init+0x86>
        HAL_ADCEx_Calibration_Start(&obj->handle);
 80057a0:	0020      	movs	r0, r4
 80057a2:	f000 fad3 	bl	8005d4c <HAL_ADCEx_Calibration_Start>
}
 80057a6:	e7e9      	b.n	800577c <analogin_init+0x90>
 80057a8:	0800c808 	.word	0x0800c808
 80057ac:	40021000 	.word	0x40021000
 80057b0:	0800c8bc 	.word	0x0800c8bc
 80057b4:	0800cb4c 	.word	0x0800cb4c

080057b8 <adc_read>:

uint16_t adc_read(analogin_t *obj)
{
 80057b8:	b510      	push	{r4, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	0004      	movs	r4, r0
    ADC_ChannelConfTypeDef sConfig = {0};
 80057be:	220c      	movs	r2, #12
 80057c0:	2100      	movs	r1, #0
 80057c2:	a801      	add	r0, sp, #4
 80057c4:	f003 fbe0 	bl	8008f88 <memset>

    // Configure ADC channel
    sConfig.Rank         = ADC_RANK_CHANNEL_NUMBER;
 80057c8:	2380      	movs	r3, #128	; 0x80
 80057ca:	015b      	lsls	r3, r3, #5
 80057cc:	9302      	str	r3, [sp, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80057ce:	2304      	movs	r3, #4
 80057d0:	9303      	str	r3, [sp, #12]

    switch (obj->channel) {
 80057d2:	334a      	adds	r3, #74	; 0x4a
 80057d4:	5ce3      	ldrb	r3, [r4, r3]
 80057d6:	2b11      	cmp	r3, #17
 80057d8:	d851      	bhi.n	800587e <adc_read+0xc6>
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4a29      	ldr	r2, [pc, #164]	; (8005884 <adc_read+0xcc>)
 80057de:	58d3      	ldr	r3, [r2, r3]
 80057e0:	469f      	mov	pc, r3
        case 0:
            sConfig.Channel = ADC_CHANNEL_0;
            break;
        case 1:
            sConfig.Channel = ADC_CHANNEL_1;
 80057e2:	2301      	movs	r3, #1
 80057e4:	9301      	str	r3, [sp, #4]
        default:
            return 0;
    }

    // Clear all channels as it is not done in HAL_ADC_ConfigChannel()
    obj->handle.Instance->CHSELR = 0;
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	2200      	movs	r2, #0
 80057ea:	629a      	str	r2, [r3, #40]	; 0x28

    HAL_ADC_ConfigChannel(&obj->handle, &sConfig);
 80057ec:	a901      	add	r1, sp, #4
 80057ee:	0020      	movs	r0, r4
 80057f0:	f000 fa12 	bl	8005c18 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&obj->handle); // Start conversion
 80057f4:	0020      	movs	r0, r4
 80057f6:	f000 f97b 	bl	8005af0 <HAL_ADC_Start>

    // Wait end of conversion and get value
    if (HAL_ADC_PollForConversion(&obj->handle, 10) == HAL_OK) {
 80057fa:	210a      	movs	r1, #10
 80057fc:	0020      	movs	r0, r4
 80057fe:	f000 f9a7 	bl	8005b50 <HAL_ADC_PollForConversion>
 8005802:	2800      	cmp	r0, #0
 8005804:	d036      	beq.n	8005874 <adc_read+0xbc>
        return (uint16_t)HAL_ADC_GetValue(&obj->handle);
    } else {
        return 0;
 8005806:	2000      	movs	r0, #0
    }
}
 8005808:	b004      	add	sp, #16
 800580a:	bd10      	pop	{r4, pc}
            sConfig.Channel = ADC_CHANNEL_2;
 800580c:	2302      	movs	r3, #2
 800580e:	9301      	str	r3, [sp, #4]
            break;
 8005810:	e7e9      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_3;
 8005812:	2303      	movs	r3, #3
 8005814:	9301      	str	r3, [sp, #4]
            break;
 8005816:	e7e6      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_4;
 8005818:	2304      	movs	r3, #4
 800581a:	9301      	str	r3, [sp, #4]
            break;
 800581c:	e7e3      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_5;
 800581e:	2305      	movs	r3, #5
 8005820:	9301      	str	r3, [sp, #4]
            break;
 8005822:	e7e0      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_6;
 8005824:	2306      	movs	r3, #6
 8005826:	9301      	str	r3, [sp, #4]
            break;
 8005828:	e7dd      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_7;
 800582a:	2307      	movs	r3, #7
 800582c:	9301      	str	r3, [sp, #4]
            break;
 800582e:	e7da      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_8;
 8005830:	2308      	movs	r3, #8
 8005832:	9301      	str	r3, [sp, #4]
            break;
 8005834:	e7d7      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_9;
 8005836:	2309      	movs	r3, #9
 8005838:	9301      	str	r3, [sp, #4]
            break;
 800583a:	e7d4      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_10;
 800583c:	230a      	movs	r3, #10
 800583e:	9301      	str	r3, [sp, #4]
            break;
 8005840:	e7d1      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_11;
 8005842:	230b      	movs	r3, #11
 8005844:	9301      	str	r3, [sp, #4]
            break;
 8005846:	e7ce      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_12;
 8005848:	230c      	movs	r3, #12
 800584a:	9301      	str	r3, [sp, #4]
            break;
 800584c:	e7cb      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_13;
 800584e:	230d      	movs	r3, #13
 8005850:	9301      	str	r3, [sp, #4]
            break;
 8005852:	e7c8      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_14;
 8005854:	230e      	movs	r3, #14
 8005856:	9301      	str	r3, [sp, #4]
            break;
 8005858:	e7c5      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_15;
 800585a:	230f      	movs	r3, #15
 800585c:	9301      	str	r3, [sp, #4]
            break;
 800585e:	e7c2      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8005860:	2310      	movs	r3, #16
 8005862:	9301      	str	r3, [sp, #4]
            sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8005864:	3b09      	subs	r3, #9
 8005866:	9303      	str	r3, [sp, #12]
            break;
 8005868:	e7bd      	b.n	80057e6 <adc_read+0x2e>
            sConfig.Channel = ADC_CHANNEL_VREFINT;
 800586a:	2311      	movs	r3, #17
 800586c:	9301      	str	r3, [sp, #4]
            sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800586e:	3b0a      	subs	r3, #10
 8005870:	9303      	str	r3, [sp, #12]
            break;
 8005872:	e7b8      	b.n	80057e6 <adc_read+0x2e>
        return (uint16_t)HAL_ADC_GetValue(&obj->handle);
 8005874:	0020      	movs	r0, r4
 8005876:	f000 f9cb 	bl	8005c10 <HAL_ADC_GetValue>
 800587a:	b280      	uxth	r0, r0
 800587c:	e7c4      	b.n	8005808 <adc_read+0x50>
            return 0;
 800587e:	2000      	movs	r0, #0
 8005880:	e7c2      	b.n	8005808 <adc_read+0x50>
 8005882:	46c0      	nop			; (mov r8, r8)
 8005884:	0800cb04 	.word	0x0800cb04

08005888 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8005888:	4770      	bx	lr
	...

0800588c <HAL_Init>:
{
 800588c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800588e:	4a06      	ldr	r2, [pc, #24]	; (80058a8 <HAL_Init+0x1c>)
 8005890:	6813      	ldr	r3, [r2, #0]
 8005892:	2110      	movs	r1, #16
 8005894:	430b      	orrs	r3, r1
 8005896:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8005898:	2003      	movs	r0, #3
 800589a:	f001 fc55 	bl	8007148 <HAL_InitTick>
  HAL_MspInit();
 800589e:	f7ff fff3 	bl	8005888 <HAL_MspInit>
}
 80058a2:	2000      	movs	r0, #0
 80058a4:	bd10      	pop	{r4, pc}
 80058a6:	46c0      	nop			; (mov r8, r8)
 80058a8:	40022000 	.word	0x40022000

080058ac <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80058ac:	b530      	push	{r4, r5, lr}
 80058ae:	b083      	sub	sp, #12
 80058b0:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80058b2:	2300      	movs	r3, #0
 80058b4:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80058b6:	6802      	ldr	r2, [r0, #0]
 80058b8:	6891      	ldr	r1, [r2, #8]
 80058ba:	3303      	adds	r3, #3
 80058bc:	400b      	ands	r3, r1
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d011      	beq.n	80058e6 <ADC_Enable+0x3a>
 80058c2:	2300      	movs	r3, #0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d142      	bne.n	800594e <ADC_Enable+0xa2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80058c8:	6891      	ldr	r1, [r2, #8]
 80058ca:	4b22      	ldr	r3, [pc, #136]	; (8005954 <ADC_Enable+0xa8>)
 80058cc:	4219      	tst	r1, r3
 80058ce:	d116      	bne.n	80058fe <ADC_Enable+0x52>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80058d0:	6893      	ldr	r3, [r2, #8]
 80058d2:	2101      	movs	r1, #1
 80058d4:	430b      	orrs	r3, r1
 80058d6:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80058d8:	4b1f      	ldr	r3, [pc, #124]	; (8005958 <ADC_Enable+0xac>)
 80058da:	6818      	ldr	r0, [r3, #0]
 80058dc:	491f      	ldr	r1, [pc, #124]	; (800595c <ADC_Enable+0xb0>)
 80058de:	f7fa fc39 	bl	8000154 <__udivsi3>
 80058e2:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80058e4:	e018      	b.n	8005918 <ADC_Enable+0x6c>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80058e6:	6813      	ldr	r3, [r2, #0]
 80058e8:	07db      	lsls	r3, r3, #31
 80058ea:	d404      	bmi.n	80058f6 <ADC_Enable+0x4a>
 80058ec:	68d3      	ldr	r3, [r2, #12]
 80058ee:	041b      	lsls	r3, r3, #16
 80058f0:	d403      	bmi.n	80058fa <ADC_Enable+0x4e>
 80058f2:	2300      	movs	r3, #0
 80058f4:	e7e6      	b.n	80058c4 <ADC_Enable+0x18>
 80058f6:	2301      	movs	r3, #1
 80058f8:	e7e4      	b.n	80058c4 <ADC_Enable+0x18>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e7e2      	b.n	80058c4 <ADC_Enable+0x18>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058fe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005900:	2210      	movs	r2, #16
 8005902:	4313      	orrs	r3, r2
 8005904:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005906:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005908:	3a0f      	subs	r2, #15
 800590a:	4313      	orrs	r3, r2
 800590c:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 800590e:	2001      	movs	r0, #1
 8005910:	e01e      	b.n	8005950 <ADC_Enable+0xa4>
    {
      wait_loop_index--;
 8005912:	9b01      	ldr	r3, [sp, #4]
 8005914:	3b01      	subs	r3, #1
 8005916:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8005918:	9b01      	ldr	r3, [sp, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d1f9      	bne.n	8005912 <ADC_Enable+0x66>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 800591e:	f001 fc19 	bl	8007154 <HAL_GetTick>
 8005922:	0005      	movs	r5, r0
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005924:	6823      	ldr	r3, [r4, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	07db      	lsls	r3, r3, #31
 800592a:	d40e      	bmi.n	800594a <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800592c:	f001 fc12 	bl	8007154 <HAL_GetTick>
 8005930:	1b40      	subs	r0, r0, r5
 8005932:	2802      	cmp	r0, #2
 8005934:	d9f6      	bls.n	8005924 <ADC_Enable+0x78>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005936:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005938:	2210      	movs	r2, #16
 800593a:	4313      	orrs	r3, r2
 800593c:	6463      	str	r3, [r4, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800593e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005940:	3a0f      	subs	r2, #15
 8005942:	4313      	orrs	r3, r2
 8005944:	64a3      	str	r3, [r4, #72]	; 0x48
      
        return HAL_ERROR;
 8005946:	2001      	movs	r0, #1
 8005948:	e002      	b.n	8005950 <ADC_Enable+0xa4>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 800594a:	2000      	movs	r0, #0
 800594c:	e000      	b.n	8005950 <ADC_Enable+0xa4>
 800594e:	2000      	movs	r0, #0
}
 8005950:	b003      	add	sp, #12
 8005952:	bd30      	pop	{r4, r5, pc}
 8005954:	80000017 	.word	0x80000017
 8005958:	200001cc 	.word	0x200001cc
 800595c:	000f4240 	.word	0x000f4240

08005960 <HAL_ADC_MspInit>:
}
 8005960:	4770      	bx	lr
	...

08005964 <HAL_ADC_Init>:
{
 8005964:	b570      	push	{r4, r5, r6, lr}
 8005966:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8005968:	d100      	bne.n	800596c <HAL_ADC_Init+0x8>
 800596a:	e0b9      	b.n	8005ae0 <HAL_ADC_Init+0x17c>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800596c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800596e:	2b00      	cmp	r3, #0
 8005970:	d100      	bne.n	8005974 <HAL_ADC_Init+0x10>
 8005972:	e080      	b.n	8005a76 <HAL_ADC_Init+0x112>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005974:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005976:	06db      	lsls	r3, r3, #27
 8005978:	d500      	bpl.n	800597c <HAL_ADC_Init+0x18>
 800597a:	e0ab      	b.n	8005ad4 <HAL_ADC_Init+0x170>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800597c:	6822      	ldr	r2, [r4, #0]
 800597e:	6893      	ldr	r3, [r2, #8]
 8005980:	2104      	movs	r1, #4
 8005982:	400b      	ands	r3, r1
      (tmp_hal_status == HAL_OK)                                &&
 8005984:	d000      	beq.n	8005988 <HAL_ADC_Init+0x24>
 8005986:	e0a5      	b.n	8005ad4 <HAL_ADC_Init+0x170>
    ADC_STATE_CLR_SET(hadc->State,
 8005988:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800598a:	4856      	ldr	r0, [pc, #344]	; (8005ae4 <HAL_ADC_Init+0x180>)
 800598c:	4001      	ands	r1, r0
 800598e:	3006      	adds	r0, #6
 8005990:	30ff      	adds	r0, #255	; 0xff
 8005992:	4301      	orrs	r1, r0
 8005994:	6461      	str	r1, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 8005996:	6890      	ldr	r0, [r2, #8]
 8005998:	2103      	movs	r1, #3
 800599a:	4001      	ands	r1, r0
 800599c:	2901      	cmp	r1, #1
 800599e:	d070      	beq.n	8005a82 <HAL_ADC_Init+0x11e>
 80059a0:	2100      	movs	r1, #0
 80059a2:	2900      	cmp	r1, #0
 80059a4:	d10c      	bne.n	80059c0 <HAL_ADC_Init+0x5c>
      MODIFY_REG(hadc->Instance->CFGR1,
 80059a6:	68d1      	ldr	r1, [r2, #12]
 80059a8:	2018      	movs	r0, #24
 80059aa:	4381      	bics	r1, r0
 80059ac:	68a0      	ldr	r0, [r4, #8]
 80059ae:	4301      	orrs	r1, r0
 80059b0:	60d1      	str	r1, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80059b2:	6821      	ldr	r1, [r4, #0]
 80059b4:	690a      	ldr	r2, [r1, #16]
 80059b6:	0092      	lsls	r2, r2, #2
 80059b8:	0892      	lsrs	r2, r2, #2
 80059ba:	6860      	ldr	r0, [r4, #4]
 80059bc:	4302      	orrs	r2, r0
 80059be:	610a      	str	r2, [r1, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80059c0:	6821      	ldr	r1, [r4, #0]
 80059c2:	68ca      	ldr	r2, [r1, #12]
 80059c4:	4848      	ldr	r0, [pc, #288]	; (8005ae8 <HAL_ADC_Init+0x184>)
 80059c6:	4002      	ands	r2, r0
 80059c8:	60ca      	str	r2, [r1, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80059ca:	69a2      	ldr	r2, [r4, #24]
 80059cc:	0392      	lsls	r2, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80059ce:	69e1      	ldr	r1, [r4, #28]
 80059d0:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80059d2:	430a      	orrs	r2, r1
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80059d4:	6a20      	ldr	r0, [r4, #32]
 80059d6:	0341      	lsls	r1, r0, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80059d8:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80059da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80059dc:	2901      	cmp	r1, #1
 80059de:	d05c      	beq.n	8005a9a <HAL_ADC_Init+0x136>
 80059e0:	2180      	movs	r1, #128	; 0x80
 80059e2:	0149      	lsls	r1, r1, #5
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80059e4:	430a      	orrs	r2, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80059e6:	68e1      	ldr	r1, [r4, #12]
 80059e8:	430a      	orrs	r2, r1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80059ea:	6921      	ldr	r1, [r4, #16]
 80059ec:	2902      	cmp	r1, #2
 80059ee:	d056      	beq.n	8005a9e <HAL_ADC_Init+0x13a>
                 hadc->Init.DataAlign                                   |
 80059f0:	4313      	orrs	r3, r2
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80059f2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80059f4:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80059f6:	4313      	orrs	r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80059f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80059fa:	2a01      	cmp	r2, #1
 80059fc:	d051      	beq.n	8005aa2 <HAL_ADC_Init+0x13e>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80059fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005a00:	21c2      	movs	r1, #194	; 0xc2
 8005a02:	31ff      	adds	r1, #255	; 0xff
 8005a04:	428a      	cmp	r2, r1
 8005a06:	d002      	beq.n	8005a0e <HAL_ADC_Init+0xaa>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8005a08:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	4313      	orrs	r3, r2
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8005a0e:	6821      	ldr	r1, [r4, #0]
 8005a10:	68ca      	ldr	r2, [r1, #12]
 8005a12:	431a      	orrs	r2, r3
 8005a14:	60ca      	str	r2, [r1, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8005a16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005a18:	2180      	movs	r1, #128	; 0x80
 8005a1a:	0549      	lsls	r1, r1, #21
 8005a1c:	428a      	cmp	r2, r1
 8005a1e:	d00d      	beq.n	8005a3c <HAL_ADC_Init+0xd8>
 8005a20:	2a01      	cmp	r2, #1
 8005a22:	d00b      	beq.n	8005a3c <HAL_ADC_Init+0xd8>
 8005a24:	2a02      	cmp	r2, #2
 8005a26:	d009      	beq.n	8005a3c <HAL_ADC_Init+0xd8>
 8005a28:	2a03      	cmp	r2, #3
 8005a2a:	d007      	beq.n	8005a3c <HAL_ADC_Init+0xd8>
 8005a2c:	2a04      	cmp	r2, #4
 8005a2e:	d005      	beq.n	8005a3c <HAL_ADC_Init+0xd8>
 8005a30:	2a05      	cmp	r2, #5
 8005a32:	d003      	beq.n	8005a3c <HAL_ADC_Init+0xd8>
 8005a34:	2a06      	cmp	r2, #6
 8005a36:	d001      	beq.n	8005a3c <HAL_ADC_Init+0xd8>
 8005a38:	2a07      	cmp	r2, #7
 8005a3a:	d10a      	bne.n	8005a52 <HAL_ADC_Init+0xee>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8005a3c:	6820      	ldr	r0, [r4, #0]
 8005a3e:	6941      	ldr	r1, [r0, #20]
 8005a40:	2207      	movs	r2, #7
 8005a42:	4391      	bics	r1, r2
 8005a44:	6141      	str	r1, [r0, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8005a46:	6820      	ldr	r0, [r4, #0]
 8005a48:	6941      	ldr	r1, [r0, #20]
 8005a4a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8005a4c:	402a      	ands	r2, r5
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	6142      	str	r2, [r0, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8005a52:	6822      	ldr	r2, [r4, #0]
 8005a54:	68d2      	ldr	r2, [r2, #12]
 8005a56:	4925      	ldr	r1, [pc, #148]	; (8005aec <HAL_ADC_Init+0x188>)
 8005a58:	400a      	ands	r2, r1
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d030      	beq.n	8005ac0 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8005a5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005a60:	2212      	movs	r2, #18
 8005a62:	4393      	bics	r3, r2
 8005a64:	3a02      	subs	r2, #2
 8005a66:	4313      	orrs	r3, r2
 8005a68:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a6a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005a6c:	3a0f      	subs	r2, #15
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 8005a72:	2001      	movs	r0, #1
 8005a74:	e033      	b.n	8005ade <HAL_ADC_Init+0x17a>
    ADC_CLEAR_ERRORCODE(hadc);
 8005a76:	6483      	str	r3, [r0, #72]	; 0x48
    hadc->Lock = HAL_UNLOCKED;
 8005a78:	2240      	movs	r2, #64	; 0x40
 8005a7a:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8005a7c:	f7ff ff70 	bl	8005960 <HAL_ADC_MspInit>
 8005a80:	e778      	b.n	8005974 <HAL_ADC_Init+0x10>
    if (ADC_IS_ENABLE(hadc) == RESET)
 8005a82:	6811      	ldr	r1, [r2, #0]
 8005a84:	07c9      	lsls	r1, r1, #31
 8005a86:	d404      	bmi.n	8005a92 <HAL_ADC_Init+0x12e>
 8005a88:	68d1      	ldr	r1, [r2, #12]
 8005a8a:	0409      	lsls	r1, r1, #16
 8005a8c:	d403      	bmi.n	8005a96 <HAL_ADC_Init+0x132>
 8005a8e:	2100      	movs	r1, #0
 8005a90:	e787      	b.n	80059a2 <HAL_ADC_Init+0x3e>
 8005a92:	2101      	movs	r1, #1
 8005a94:	e785      	b.n	80059a2 <HAL_ADC_Init+0x3e>
 8005a96:	2101      	movs	r1, #1
 8005a98:	e783      	b.n	80059a2 <HAL_ADC_Init+0x3e>
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8005a9a:	0019      	movs	r1, r3
 8005a9c:	e7a2      	b.n	80059e4 <HAL_ADC_Init+0x80>
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8005a9e:	2304      	movs	r3, #4
 8005aa0:	e7a6      	b.n	80059f0 <HAL_ADC_Init+0x8c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8005aa2:	2800      	cmp	r0, #0
 8005aa4:	d103      	bne.n	8005aae <HAL_ADC_Init+0x14a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8005aa6:	2280      	movs	r2, #128	; 0x80
 8005aa8:	0252      	lsls	r2, r2, #9
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	e7a7      	b.n	80059fe <HAL_ADC_Init+0x9a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005aae:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005ab0:	2120      	movs	r1, #32
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ab6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8005ab8:	391f      	subs	r1, #31
 8005aba:	430a      	orrs	r2, r1
 8005abc:	64a2      	str	r2, [r4, #72]	; 0x48
 8005abe:	e79e      	b.n	80059fe <HAL_ADC_Init+0x9a>
      ADC_CLEAR_ERRORCODE(hadc);
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	64a3      	str	r3, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 8005ac4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005ac6:	2203      	movs	r2, #3
 8005ac8:	4393      	bics	r3, r2
 8005aca:	3a02      	subs	r2, #2
 8005acc:	4313      	orrs	r3, r2
 8005ace:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	e004      	b.n	8005ade <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ad4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005ad6:	2210      	movs	r2, #16
 8005ad8:	4313      	orrs	r3, r2
 8005ada:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8005adc:	2001      	movs	r0, #1
}
 8005ade:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005ae0:	2001      	movs	r0, #1
 8005ae2:	e7fc      	b.n	8005ade <HAL_ADC_Init+0x17a>
 8005ae4:	fffffefd 	.word	0xfffffefd
 8005ae8:	fffe0219 	.word	0xfffe0219
 8005aec:	833fffe7 	.word	0x833fffe7

08005af0 <HAL_ADC_Start>:
{
 8005af0:	b510      	push	{r4, lr}
 8005af2:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005af4:	6803      	ldr	r3, [r0, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	075b      	lsls	r3, r3, #29
 8005afa:	d501      	bpl.n	8005b00 <HAL_ADC_Start+0x10>
    tmp_hal_status = HAL_BUSY;
 8005afc:	2002      	movs	r0, #2
}
 8005afe:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hadc);
 8005b00:	2340      	movs	r3, #64	; 0x40
 8005b02:	5cc3      	ldrb	r3, [r0, r3]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d01f      	beq.n	8005b48 <HAL_ADC_Start+0x58>
 8005b08:	2201      	movs	r2, #1
 8005b0a:	2340      	movs	r3, #64	; 0x40
 8005b0c:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8005b0e:	69c3      	ldr	r3, [r0, #28]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d017      	beq.n	8005b44 <HAL_ADC_Start+0x54>
      tmp_hal_status = ADC_Enable(hadc);
 8005b14:	f7ff feca 	bl	80058ac <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8005b18:	2800      	cmp	r0, #0
 8005b1a:	d1f0      	bne.n	8005afe <HAL_ADC_Start+0xe>
      ADC_STATE_CLR_SET(hadc->State,
 8005b1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005b1e:	4a0b      	ldr	r2, [pc, #44]	; (8005b4c <HAL_ADC_Start+0x5c>)
 8005b20:	401a      	ands	r2, r3
 8005b22:	2380      	movs	r3, #128	; 0x80
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	4313      	orrs	r3, r2
 8005b28:	6463      	str	r3, [r4, #68]	; 0x44
      ADC_CLEAR_ERRORCODE(hadc);
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	64a3      	str	r3, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 8005b2e:	2240      	movs	r2, #64	; 0x40
 8005b30:	54a3      	strb	r3, [r4, r2]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	3a24      	subs	r2, #36	; 0x24
 8005b36:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8005b38:	6822      	ldr	r2, [r4, #0]
 8005b3a:	6893      	ldr	r3, [r2, #8]
 8005b3c:	2104      	movs	r1, #4
 8005b3e:	430b      	orrs	r3, r1
 8005b40:	6093      	str	r3, [r2, #8]
 8005b42:	e7dc      	b.n	8005afe <HAL_ADC_Start+0xe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b44:	2000      	movs	r0, #0
 8005b46:	e7e7      	b.n	8005b18 <HAL_ADC_Start+0x28>
    __HAL_LOCK(hadc);
 8005b48:	2002      	movs	r0, #2
 8005b4a:	e7d8      	b.n	8005afe <HAL_ADC_Start+0xe>
 8005b4c:	fffff0fe 	.word	0xfffff0fe

08005b50 <HAL_ADC_PollForConversion>:
{
 8005b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b52:	0004      	movs	r4, r0
 8005b54:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8005b56:	6945      	ldr	r5, [r0, #20]
 8005b58:	2d08      	cmp	r5, #8
 8005b5a:	d004      	beq.n	8005b66 <HAL_ADC_PollForConversion+0x16>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8005b5c:	6803      	ldr	r3, [r0, #0]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	07db      	lsls	r3, r3, #31
 8005b62:	d419      	bmi.n	8005b98 <HAL_ADC_PollForConversion+0x48>
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8005b64:	250c      	movs	r5, #12
  tickstart = HAL_GetTick();
 8005b66:	f001 faf5 	bl	8007154 <HAL_GetTick>
 8005b6a:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	422a      	tst	r2, r5
 8005b72:	d11a      	bne.n	8005baa <HAL_ADC_PollForConversion+0x5a>
    if(Timeout != HAL_MAX_DELAY)
 8005b74:	1c73      	adds	r3, r6, #1
 8005b76:	d0f9      	beq.n	8005b6c <HAL_ADC_PollForConversion+0x1c>
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8005b78:	2e00      	cmp	r6, #0
 8005b7a:	d004      	beq.n	8005b86 <HAL_ADC_PollForConversion+0x36>
 8005b7c:	f001 faea 	bl	8007154 <HAL_GetTick>
 8005b80:	1bc0      	subs	r0, r0, r7
 8005b82:	4286      	cmp	r6, r0
 8005b84:	d2f2      	bcs.n	8005b6c <HAL_ADC_PollForConversion+0x1c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005b86:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005b88:	2204      	movs	r2, #4
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8005b8e:	2200      	movs	r2, #0
 8005b90:	2340      	movs	r3, #64	; 0x40
 8005b92:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 8005b94:	2003      	movs	r0, #3
 8005b96:	e02d      	b.n	8005bf4 <HAL_ADC_PollForConversion+0xa4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b98:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005b9a:	2220      	movs	r2, #32
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	6443      	str	r3, [r0, #68]	; 0x44
      __HAL_UNLOCK(hadc);
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	2340      	movs	r3, #64	; 0x40
 8005ba4:	54c2      	strb	r2, [r0, r3]
      return HAL_ERROR;
 8005ba6:	2001      	movs	r0, #1
 8005ba8:	e024      	b.n	8005bf4 <HAL_ADC_PollForConversion+0xa4>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005baa:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005bac:	2280      	movs	r2, #128	; 0x80
 8005bae:	0092      	lsls	r2, r2, #2
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	6462      	str	r2, [r4, #68]	; 0x44
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005bb4:	68d9      	ldr	r1, [r3, #12]
 8005bb6:	22c0      	movs	r2, #192	; 0xc0
 8005bb8:	0112      	lsls	r2, r2, #4
 8005bba:	4211      	tst	r1, r2
 8005bbc:	d113      	bne.n	8005be6 <HAL_ADC_PollForConversion+0x96>
 8005bbe:	6a22      	ldr	r2, [r4, #32]
 8005bc0:	2a00      	cmp	r2, #0
 8005bc2:	d110      	bne.n	8005be6 <HAL_ADC_PollForConversion+0x96>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	0712      	lsls	r2, r2, #28
 8005bc8:	d50d      	bpl.n	8005be6 <HAL_ADC_PollForConversion+0x96>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005bca:	689a      	ldr	r2, [r3, #8]
 8005bcc:	0752      	lsls	r2, r2, #29
 8005bce:	d412      	bmi.n	8005bf6 <HAL_ADC_PollForConversion+0xa6>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	210c      	movs	r1, #12
 8005bd4:	438a      	bics	r2, r1
 8005bd6:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8005bd8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005bda:	4a0c      	ldr	r2, [pc, #48]	; (8005c0c <HAL_ADC_PollForConversion+0xbc>)
 8005bdc:	4013      	ands	r3, r2
 8005bde:	3204      	adds	r2, #4
 8005be0:	32ff      	adds	r2, #255	; 0xff
 8005be2:	4313      	orrs	r3, r2
 8005be4:	6463      	str	r3, [r4, #68]	; 0x44
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8005be6:	69a3      	ldr	r3, [r4, #24]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10d      	bne.n	8005c08 <HAL_ADC_PollForConversion+0xb8>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	220c      	movs	r2, #12
 8005bf0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005bf2:	2000      	movs	r0, #0
}
 8005bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005bf6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005bf8:	2220      	movs	r2, #32
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bfe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005c00:	3a1f      	subs	r2, #31
 8005c02:	4313      	orrs	r3, r2
 8005c04:	64a3      	str	r3, [r4, #72]	; 0x48
 8005c06:	e7ee      	b.n	8005be6 <HAL_ADC_PollForConversion+0x96>
  return HAL_OK;
 8005c08:	2000      	movs	r0, #0
 8005c0a:	e7f3      	b.n	8005bf4 <HAL_ADC_PollForConversion+0xa4>
 8005c0c:	fffffefe 	.word	0xfffffefe

08005c10 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8005c10:	6803      	ldr	r3, [r0, #0]
 8005c12:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8005c14:	4770      	bx	lr
	...

08005c18 <HAL_ADC_ConfigChannel>:
{
 8005c18:	b530      	push	{r4, r5, lr}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8005c22:	3340      	adds	r3, #64	; 0x40
 8005c24:	5cc3      	ldrb	r3, [r0, r3]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d100      	bne.n	8005c2c <HAL_ADC_ConfigChannel+0x14>
 8005c2a:	e081      	b.n	8005d30 <HAL_ADC_ConfigChannel+0x118>
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	2340      	movs	r3, #64	; 0x40
 8005c30:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8005c32:	6803      	ldr	r3, [r0, #0]
 8005c34:	689a      	ldr	r2, [r3, #8]
 8005c36:	0752      	lsls	r2, r2, #29
 8005c38:	d470      	bmi.n	8005d1c <HAL_ADC_ConfigChannel+0x104>
    if (sConfig->Rank != ADC_RANK_NONE)
 8005c3a:	4a3e      	ldr	r2, [pc, #248]	; (8005d34 <HAL_ADC_ConfigChannel+0x11c>)
 8005c3c:	6848      	ldr	r0, [r1, #4]
 8005c3e:	4290      	cmp	r0, r2
 8005c40:	d053      	beq.n	8005cea <HAL_ADC_ConfigChannel+0xd2>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8005c42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005c44:	2001      	movs	r0, #1
 8005c46:	680d      	ldr	r5, [r1, #0]
 8005c48:	40a8      	lsls	r0, r5
 8005c4a:	4302      	orrs	r2, r0
 8005c4c:	629a      	str	r2, [r3, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8005c4e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005c50:	2280      	movs	r2, #128	; 0x80
 8005c52:	0552      	lsls	r2, r2, #21
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d01e      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d01c      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d01a      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
 8005c60:	2b03      	cmp	r3, #3
 8005c62:	d018      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
 8005c64:	2b04      	cmp	r3, #4
 8005c66:	d016      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
 8005c68:	2b05      	cmp	r3, #5
 8005c6a:	d014      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
 8005c6c:	2b06      	cmp	r3, #6
 8005c6e:	d012      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
 8005c70:	2b07      	cmp	r3, #7
 8005c72:	d010      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8005c74:	6822      	ldr	r2, [r4, #0]
 8005c76:	6950      	ldr	r0, [r2, #20]
 8005c78:	2307      	movs	r3, #7
 8005c7a:	4003      	ands	r3, r0
 8005c7c:	6888      	ldr	r0, [r1, #8]
 8005c7e:	4298      	cmp	r0, r3
 8005c80:	d009      	beq.n	8005c96 <HAL_ADC_ConfigChannel+0x7e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8005c82:	6950      	ldr	r0, [r2, #20]
 8005c84:	2307      	movs	r3, #7
 8005c86:	4398      	bics	r0, r3
 8005c88:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8005c8a:	6820      	ldr	r0, [r4, #0]
 8005c8c:	6942      	ldr	r2, [r0, #20]
 8005c8e:	688d      	ldr	r5, [r1, #8]
 8005c90:	402b      	ands	r3, r5
 8005c92:	4313      	orrs	r3, r2
 8005c94:	6143      	str	r3, [r0, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005c96:	680b      	ldr	r3, [r1, #0]
 8005c98:	001a      	movs	r2, r3
 8005c9a:	3a10      	subs	r2, #16
 8005c9c:	2a01      	cmp	r2, #1
 8005c9e:	d901      	bls.n	8005ca4 <HAL_ADC_ConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ca0:	2000      	movs	r0, #0
 8005ca2:	e040      	b.n	8005d26 <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8005ca4:	4a24      	ldr	r2, [pc, #144]	; (8005d38 <HAL_ADC_ConfigChannel+0x120>)
 8005ca6:	6812      	ldr	r2, [r2, #0]
 8005ca8:	2b10      	cmp	r3, #16
 8005caa:	d009      	beq.n	8005cc0 <HAL_ADC_ConfigChannel+0xa8>
 8005cac:	2380      	movs	r3, #128	; 0x80
 8005cae:	03db      	lsls	r3, r3, #15
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	4a21      	ldr	r2, [pc, #132]	; (8005d38 <HAL_ADC_ConfigChannel+0x120>)
 8005cb4:	6013      	str	r3, [r2, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005cb6:	680b      	ldr	r3, [r1, #0]
 8005cb8:	2b10      	cmp	r3, #16
 8005cba:	d004      	beq.n	8005cc6 <HAL_ADC_ConfigChannel+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	e032      	b.n	8005d26 <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8005cc0:	2380      	movs	r3, #128	; 0x80
 8005cc2:	041b      	lsls	r3, r3, #16
 8005cc4:	e7f4      	b.n	8005cb0 <HAL_ADC_ConfigChannel+0x98>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005cc6:	4b1d      	ldr	r3, [pc, #116]	; (8005d3c <HAL_ADC_ConfigChannel+0x124>)
 8005cc8:	6818      	ldr	r0, [r3, #0]
 8005cca:	491d      	ldr	r1, [pc, #116]	; (8005d40 <HAL_ADC_ConfigChannel+0x128>)
 8005ccc:	f7fa fa42 	bl	8000154 <__udivsi3>
 8005cd0:	0083      	lsls	r3, r0, #2
 8005cd2:	1818      	adds	r0, r3, r0
 8005cd4:	0043      	lsls	r3, r0, #1
 8005cd6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005cd8:	e002      	b.n	8005ce0 <HAL_ADC_ConfigChannel+0xc8>
            wait_loop_index--;
 8005cda:	9b01      	ldr	r3, [sp, #4]
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8005ce0:	9b01      	ldr	r3, [sp, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1f9      	bne.n	8005cda <HAL_ADC_ConfigChannel+0xc2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ce6:	2000      	movs	r0, #0
 8005ce8:	e01d      	b.n	8005d26 <HAL_ADC_ConfigChannel+0x10e>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8005cea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cec:	2001      	movs	r0, #1
 8005cee:	680d      	ldr	r5, [r1, #0]
 8005cf0:	40a8      	lsls	r0, r5
 8005cf2:	4382      	bics	r2, r0
 8005cf4:	629a      	str	r2, [r3, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005cf6:	680b      	ldr	r3, [r1, #0]
 8005cf8:	001a      	movs	r2, r3
 8005cfa:	3a10      	subs	r2, #16
 8005cfc:	2a01      	cmp	r2, #1
 8005cfe:	d901      	bls.n	8005d04 <HAL_ADC_ConfigChannel+0xec>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d00:	2000      	movs	r0, #0
 8005d02:	e010      	b.n	8005d26 <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8005d04:	4a0c      	ldr	r2, [pc, #48]	; (8005d38 <HAL_ADC_ConfigChannel+0x120>)
 8005d06:	6812      	ldr	r2, [r2, #0]
 8005d08:	2b10      	cmp	r3, #16
 8005d0a:	d005      	beq.n	8005d18 <HAL_ADC_ConfigChannel+0x100>
 8005d0c:	4b0d      	ldr	r3, [pc, #52]	; (8005d44 <HAL_ADC_ConfigChannel+0x12c>)
 8005d0e:	4013      	ands	r3, r2
 8005d10:	4a09      	ldr	r2, [pc, #36]	; (8005d38 <HAL_ADC_ConfigChannel+0x120>)
 8005d12:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d14:	2000      	movs	r0, #0
 8005d16:	e006      	b.n	8005d26 <HAL_ADC_ConfigChannel+0x10e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8005d18:	4b0b      	ldr	r3, [pc, #44]	; (8005d48 <HAL_ADC_ConfigChannel+0x130>)
 8005d1a:	e7f8      	b.n	8005d0e <HAL_ADC_ConfigChannel+0xf6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d1c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005d1e:	2220      	movs	r2, #32
 8005d20:	4313      	orrs	r3, r2
 8005d22:	6443      	str	r3, [r0, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8005d24:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8005d26:	2200      	movs	r2, #0
 8005d28:	2340      	movs	r3, #64	; 0x40
 8005d2a:	54e2      	strb	r2, [r4, r3]
}
 8005d2c:	b003      	add	sp, #12
 8005d2e:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 8005d30:	2002      	movs	r0, #2
 8005d32:	e7fb      	b.n	8005d2c <HAL_ADC_ConfigChannel+0x114>
 8005d34:	00001001 	.word	0x00001001
 8005d38:	40012708 	.word	0x40012708
 8005d3c:	200001cc 	.word	0x200001cc
 8005d40:	000f4240 	.word	0x000f4240
 8005d44:	ffbfffff 	.word	0xffbfffff
 8005d48:	ff7fffff 	.word	0xff7fffff

08005d4c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8005d4c:	b570      	push	{r4, r5, r6, lr}
 8005d4e:	0004      	movs	r4, r0
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d50:	2340      	movs	r3, #64	; 0x40
 8005d52:	5cc3      	ldrb	r3, [r0, r3]
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	d055      	beq.n	8005e04 <HAL_ADCEx_Calibration_Start+0xb8>
 8005d58:	2201      	movs	r2, #1
 8005d5a:	2340      	movs	r3, #64	; 0x40
 8005d5c:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d5e:	6802      	ldr	r2, [r0, #0]
 8005d60:	6891      	ldr	r1, [r2, #8]
 8005d62:	3b3d      	subs	r3, #61	; 0x3d
 8005d64:	400b      	ands	r3, r1
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d00b      	beq.n	8005d82 <HAL_ADCEx_Calibration_Start+0x36>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d014      	beq.n	8005d9a <HAL_ADCEx_Calibration_Start+0x4e>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d70:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d72:	2220      	movs	r2, #32
 8005d74:	4313      	orrs	r3, r2
 8005d76:	6463      	str	r3, [r4, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8005d78:	2001      	movs	r0, #1
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	2340      	movs	r3, #64	; 0x40
 8005d7e:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8005d80:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005d82:	6813      	ldr	r3, [r2, #0]
 8005d84:	07db      	lsls	r3, r3, #31
 8005d86:	d404      	bmi.n	8005d92 <HAL_ADCEx_Calibration_Start+0x46>
 8005d88:	68d3      	ldr	r3, [r2, #12]
 8005d8a:	041b      	lsls	r3, r3, #16
 8005d8c:	d403      	bmi.n	8005d96 <HAL_ADCEx_Calibration_Start+0x4a>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	e7ec      	b.n	8005d6c <HAL_ADCEx_Calibration_Start+0x20>
 8005d92:	2301      	movs	r3, #1
 8005d94:	e7ea      	b.n	8005d6c <HAL_ADCEx_Calibration_Start+0x20>
 8005d96:	2301      	movs	r3, #1
 8005d98:	e7e8      	b.n	8005d6c <HAL_ADCEx_Calibration_Start+0x20>
    ADC_STATE_CLR_SET(hadc->State, 
 8005d9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005d9c:	491a      	ldr	r1, [pc, #104]	; (8005e08 <HAL_ADCEx_Calibration_Start+0xbc>)
 8005d9e:	400b      	ands	r3, r1
 8005da0:	3106      	adds	r1, #6
 8005da2:	31ff      	adds	r1, #255	; 0xff
 8005da4:	430b      	orrs	r3, r1
 8005da6:	6463      	str	r3, [r4, #68]	; 0x44
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8005da8:	68d6      	ldr	r6, [r2, #12]
 8005daa:	3101      	adds	r1, #1
 8005dac:	400e      	ands	r6, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8005dae:	68d3      	ldr	r3, [r2, #12]
 8005db0:	438b      	bics	r3, r1
 8005db2:	60d3      	str	r3, [r2, #12]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8005db4:	6822      	ldr	r2, [r4, #0]
 8005db6:	6891      	ldr	r1, [r2, #8]
 8005db8:	2380      	movs	r3, #128	; 0x80
 8005dba:	061b      	lsls	r3, r3, #24
 8005dbc:	430b      	orrs	r3, r1
 8005dbe:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8005dc0:	f001 f9c8 	bl	8007154 <HAL_GetTick>
 8005dc4:	0005      	movs	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	689a      	ldr	r2, [r3, #8]
 8005dca:	2a00      	cmp	r2, #0
 8005dcc:	da0f      	bge.n	8005dee <HAL_ADCEx_Calibration_Start+0xa2>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8005dce:	f001 f9c1 	bl	8007154 <HAL_GetTick>
 8005dd2:	1b40      	subs	r0, r0, r5
 8005dd4:	2802      	cmp	r0, #2
 8005dd6:	d9f6      	bls.n	8005dc6 <HAL_ADCEx_Calibration_Start+0x7a>
        ADC_STATE_CLR_SET(hadc->State,
 8005dd8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005dda:	2212      	movs	r2, #18
 8005ddc:	4393      	bics	r3, r2
 8005dde:	3a02      	subs	r2, #2
 8005de0:	4313      	orrs	r3, r2
 8005de2:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8005de4:	2200      	movs	r2, #0
 8005de6:	2340      	movs	r3, #64	; 0x40
 8005de8:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8005dea:	2001      	movs	r0, #1
 8005dec:	e7c8      	b.n	8005d80 <HAL_ADCEx_Calibration_Start+0x34>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	4316      	orrs	r6, r2
 8005df2:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8005df4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005df6:	2203      	movs	r2, #3
 8005df8:	4393      	bics	r3, r2
 8005dfa:	3a02      	subs	r2, #2
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e00:	2000      	movs	r0, #0
 8005e02:	e7ba      	b.n	8005d7a <HAL_ADCEx_Calibration_Start+0x2e>
  __HAL_LOCK(hadc);
 8005e04:	2002      	movs	r0, #2
 8005e06:	e7bb      	b.n	8005d80 <HAL_ADCEx_Calibration_Start+0x34>
 8005e08:	fffffefd 	.word	0xfffffefd

08005e0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e0c:	b570      	push	{r4, r5, r6, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	0004      	movs	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e12:	6803      	ldr	r3, [r0, #0]
 8005e14:	07db      	lsls	r3, r3, #31
 8005e16:	d53b      	bpl.n	8005e90 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005e18:	4bc3      	ldr	r3, [pc, #780]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005e1a:	685a      	ldr	r2, [r3, #4]
 8005e1c:	230c      	movs	r3, #12
 8005e1e:	4013      	ands	r3, r2
 8005e20:	2b04      	cmp	r3, #4
 8005e22:	d02d      	beq.n	8005e80 <HAL_RCC_OscConfig+0x74>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005e24:	4bc0      	ldr	r3, [pc, #768]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	230c      	movs	r3, #12
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	2b08      	cmp	r3, #8
 8005e2e:	d01e      	beq.n	8005e6e <HAL_RCC_OscConfig+0x62>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e30:	6863      	ldr	r3, [r4, #4]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d050      	beq.n	8005ed8 <HAL_RCC_OscConfig+0xcc>
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d155      	bne.n	8005ee6 <HAL_RCC_OscConfig+0xda>
 8005e3a:	4bbb      	ldr	r3, [pc, #748]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	49bb      	ldr	r1, [pc, #748]	; (800612c <HAL_RCC_OscConfig+0x320>)
 8005e40:	400a      	ands	r2, r1
 8005e42:	601a      	str	r2, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	49ba      	ldr	r1, [pc, #744]	; (8006130 <HAL_RCC_OscConfig+0x324>)
 8005e48:	400a      	ands	r2, r1
 8005e4a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e4c:	6863      	ldr	r3, [r4, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d061      	beq.n	8005f16 <HAL_RCC_OscConfig+0x10a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e52:	f001 f97f 	bl	8007154 <HAL_GetTick>
 8005e56:	0005      	movs	r5, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e58:	4bb3      	ldr	r3, [pc, #716]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	039b      	lsls	r3, r3, #14
 8005e5e:	d417      	bmi.n	8005e90 <HAL_RCC_OscConfig+0x84>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e60:	f001 f978 	bl	8007154 <HAL_GetTick>
 8005e64:	1b40      	subs	r0, r0, r5
 8005e66:	2864      	cmp	r0, #100	; 0x64
 8005e68:	d9f6      	bls.n	8005e58 <HAL_RCC_OscConfig+0x4c>
          {
            return HAL_TIMEOUT;
 8005e6a:	2003      	movs	r0, #3
 8005e6c:	e1f2      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005e6e:	4bae      	ldr	r3, [pc, #696]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	22c0      	movs	r2, #192	; 0xc0
 8005e74:	0252      	lsls	r2, r2, #9
 8005e76:	4013      	ands	r3, r2
 8005e78:	2280      	movs	r2, #128	; 0x80
 8005e7a:	0252      	lsls	r2, r2, #9
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d1d7      	bne.n	8005e30 <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e80:	4ba9      	ldr	r3, [pc, #676]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	039b      	lsls	r3, r3, #14
 8005e86:	d503      	bpl.n	8005e90 <HAL_RCC_OscConfig+0x84>
 8005e88:	6863      	ldr	r3, [r4, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d100      	bne.n	8005e90 <HAL_RCC_OscConfig+0x84>
 8005e8e:	e1de      	b.n	800624e <HAL_RCC_OscConfig+0x442>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	079b      	lsls	r3, r3, #30
 8005e94:	d567      	bpl.n	8005f66 <HAL_RCC_OscConfig+0x15a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005e96:	4ba4      	ldr	r3, [pc, #656]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	220c      	movs	r2, #12
 8005e9c:	421a      	tst	r2, r3
 8005e9e:	d051      	beq.n	8005f44 <HAL_RCC_OscConfig+0x138>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005ea0:	4ba1      	ldr	r3, [pc, #644]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	230c      	movs	r3, #12
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	2b08      	cmp	r3, #8
 8005eaa:	d042      	beq.n	8005f32 <HAL_RCC_OscConfig+0x126>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005eac:	68e3      	ldr	r3, [r4, #12]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d07b      	beq.n	8005faa <HAL_RCC_OscConfig+0x19e>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005eb2:	4a9d      	ldr	r2, [pc, #628]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005eb4:	6813      	ldr	r3, [r2, #0]
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	430b      	orrs	r3, r1
 8005eba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ebc:	f001 f94a 	bl	8007154 <HAL_GetTick>
 8005ec0:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec2:	4b99      	ldr	r3, [pc, #612]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	079b      	lsls	r3, r3, #30
 8005ec8:	d466      	bmi.n	8005f98 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005eca:	f001 f943 	bl	8007154 <HAL_GetTick>
 8005ece:	1b40      	subs	r0, r0, r5
 8005ed0:	2802      	cmp	r0, #2
 8005ed2:	d9f6      	bls.n	8005ec2 <HAL_RCC_OscConfig+0xb6>
          {
            return HAL_TIMEOUT;
 8005ed4:	2003      	movs	r0, #3
 8005ed6:	e1bd      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ed8:	4a93      	ldr	r2, [pc, #588]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005eda:	6811      	ldr	r1, [r2, #0]
 8005edc:	2380      	movs	r3, #128	; 0x80
 8005ede:	025b      	lsls	r3, r3, #9
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	6013      	str	r3, [r2, #0]
 8005ee4:	e7b2      	b.n	8005e4c <HAL_RCC_OscConfig+0x40>
 8005ee6:	2b05      	cmp	r3, #5
 8005ee8:	d009      	beq.n	8005efe <HAL_RCC_OscConfig+0xf2>
 8005eea:	4b8f      	ldr	r3, [pc, #572]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	498f      	ldr	r1, [pc, #572]	; (800612c <HAL_RCC_OscConfig+0x320>)
 8005ef0:	400a      	ands	r2, r1
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	498e      	ldr	r1, [pc, #568]	; (8006130 <HAL_RCC_OscConfig+0x324>)
 8005ef8:	400a      	ands	r2, r1
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	e7a6      	b.n	8005e4c <HAL_RCC_OscConfig+0x40>
 8005efe:	4b8a      	ldr	r3, [pc, #552]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f00:	6819      	ldr	r1, [r3, #0]
 8005f02:	2280      	movs	r2, #128	; 0x80
 8005f04:	02d2      	lsls	r2, r2, #11
 8005f06:	430a      	orrs	r2, r1
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	6819      	ldr	r1, [r3, #0]
 8005f0c:	2280      	movs	r2, #128	; 0x80
 8005f0e:	0252      	lsls	r2, r2, #9
 8005f10:	430a      	orrs	r2, r1
 8005f12:	601a      	str	r2, [r3, #0]
 8005f14:	e79a      	b.n	8005e4c <HAL_RCC_OscConfig+0x40>
        tickstart = HAL_GetTick();
 8005f16:	f001 f91d 	bl	8007154 <HAL_GetTick>
 8005f1a:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f1c:	4b82      	ldr	r3, [pc, #520]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	039b      	lsls	r3, r3, #14
 8005f22:	d5b5      	bpl.n	8005e90 <HAL_RCC_OscConfig+0x84>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f24:	f001 f916 	bl	8007154 <HAL_GetTick>
 8005f28:	1b40      	subs	r0, r0, r5
 8005f2a:	2864      	cmp	r0, #100	; 0x64
 8005f2c:	d9f6      	bls.n	8005f1c <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 8005f2e:	2003      	movs	r0, #3
 8005f30:	e190      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005f32:	4b7d      	ldr	r3, [pc, #500]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	22c0      	movs	r2, #192	; 0xc0
 8005f38:	0252      	lsls	r2, r2, #9
 8005f3a:	4013      	ands	r3, r2
 8005f3c:	2280      	movs	r2, #128	; 0x80
 8005f3e:	0212      	lsls	r2, r2, #8
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d1b3      	bne.n	8005eac <HAL_RCC_OscConfig+0xa0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f44:	4b78      	ldr	r3, [pc, #480]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	079b      	lsls	r3, r3, #30
 8005f4a:	d504      	bpl.n	8005f56 <HAL_RCC_OscConfig+0x14a>
 8005f4c:	68e3      	ldr	r3, [r4, #12]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d001      	beq.n	8005f56 <HAL_RCC_OscConfig+0x14a>
        return HAL_ERROR;
 8005f52:	2001      	movs	r0, #1
 8005f54:	e17e      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f56:	4974      	ldr	r1, [pc, #464]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f58:	680b      	ldr	r3, [r1, #0]
 8005f5a:	22f8      	movs	r2, #248	; 0xf8
 8005f5c:	4393      	bics	r3, r2
 8005f5e:	6922      	ldr	r2, [r4, #16]
 8005f60:	00d2      	lsls	r2, r2, #3
 8005f62:	4313      	orrs	r3, r2
 8005f64:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	071b      	lsls	r3, r3, #28
 8005f6a:	d544      	bpl.n	8005ff6 <HAL_RCC_OscConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f6c:	69e3      	ldr	r3, [r4, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d02e      	beq.n	8005fd0 <HAL_RCC_OscConfig+0x1c4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f72:	4a6d      	ldr	r2, [pc, #436]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f74:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8005f76:	2101      	movs	r1, #1
 8005f78:	430b      	orrs	r3, r1
 8005f7a:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f7c:	f001 f8ea 	bl	8007154 <HAL_GetTick>
 8005f80:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f82:	4b69      	ldr	r3, [pc, #420]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f86:	079b      	lsls	r3, r3, #30
 8005f88:	d435      	bmi.n	8005ff6 <HAL_RCC_OscConfig+0x1ea>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f8a:	f001 f8e3 	bl	8007154 <HAL_GetTick>
 8005f8e:	1b40      	subs	r0, r0, r5
 8005f90:	2802      	cmp	r0, #2
 8005f92:	d9f6      	bls.n	8005f82 <HAL_RCC_OscConfig+0x176>
        {
          return HAL_TIMEOUT;
 8005f94:	2003      	movs	r0, #3
 8005f96:	e15d      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f98:	4963      	ldr	r1, [pc, #396]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005f9a:	680b      	ldr	r3, [r1, #0]
 8005f9c:	22f8      	movs	r2, #248	; 0xf8
 8005f9e:	4393      	bics	r3, r2
 8005fa0:	6922      	ldr	r2, [r4, #16]
 8005fa2:	00d2      	lsls	r2, r2, #3
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	600b      	str	r3, [r1, #0]
 8005fa8:	e7dd      	b.n	8005f66 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_DISABLE();
 8005faa:	4a5f      	ldr	r2, [pc, #380]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005fac:	6813      	ldr	r3, [r2, #0]
 8005fae:	2101      	movs	r1, #1
 8005fb0:	438b      	bics	r3, r1
 8005fb2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005fb4:	f001 f8ce 	bl	8007154 <HAL_GetTick>
 8005fb8:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fba:	4b5b      	ldr	r3, [pc, #364]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	079b      	lsls	r3, r3, #30
 8005fc0:	d5d1      	bpl.n	8005f66 <HAL_RCC_OscConfig+0x15a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005fc2:	f001 f8c7 	bl	8007154 <HAL_GetTick>
 8005fc6:	1b40      	subs	r0, r0, r5
 8005fc8:	2802      	cmp	r0, #2
 8005fca:	d9f6      	bls.n	8005fba <HAL_RCC_OscConfig+0x1ae>
            return HAL_TIMEOUT;
 8005fcc:	2003      	movs	r0, #3
 8005fce:	e141      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fd0:	4a55      	ldr	r2, [pc, #340]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005fd2:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	438b      	bics	r3, r1
 8005fd8:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fda:	f001 f8bb 	bl	8007154 <HAL_GetTick>
 8005fde:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe0:	4b51      	ldr	r3, [pc, #324]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe4:	079b      	lsls	r3, r3, #30
 8005fe6:	d506      	bpl.n	8005ff6 <HAL_RCC_OscConfig+0x1ea>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fe8:	f001 f8b4 	bl	8007154 <HAL_GetTick>
 8005fec:	1b40      	subs	r0, r0, r5
 8005fee:	2802      	cmp	r0, #2
 8005ff0:	d9f6      	bls.n	8005fe0 <HAL_RCC_OscConfig+0x1d4>
        {
          return HAL_TIMEOUT;
 8005ff2:	2003      	movs	r0, #3
 8005ff4:	e12e      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ff6:	6823      	ldr	r3, [r4, #0]
 8005ff8:	075b      	lsls	r3, r3, #29
 8005ffa:	d575      	bpl.n	80060e8 <HAL_RCC_OscConfig+0x2dc>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ffc:	4b4a      	ldr	r3, [pc, #296]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8005ffe:	69db      	ldr	r3, [r3, #28]
 8006000:	00db      	lsls	r3, r3, #3
 8006002:	d40b      	bmi.n	800601c <HAL_RCC_OscConfig+0x210>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006004:	4a48      	ldr	r2, [pc, #288]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8006006:	69d1      	ldr	r1, [r2, #28]
 8006008:	2080      	movs	r0, #128	; 0x80
 800600a:	0540      	lsls	r0, r0, #21
 800600c:	4301      	orrs	r1, r0
 800600e:	61d1      	str	r1, [r2, #28]
 8006010:	69d3      	ldr	r3, [r2, #28]
 8006012:	4003      	ands	r3, r0
 8006014:	9301      	str	r3, [sp, #4]
 8006016:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006018:	2501      	movs	r5, #1
 800601a:	e000      	b.n	800601e <HAL_RCC_OscConfig+0x212>
    FlagStatus       pwrclkchanged = RESET;
 800601c:	2500      	movs	r5, #0
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800601e:	4b45      	ldr	r3, [pc, #276]	; (8006134 <HAL_RCC_OscConfig+0x328>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	05db      	lsls	r3, r3, #23
 8006024:	d51f      	bpl.n	8006066 <HAL_RCC_OscConfig+0x25a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006026:	68a3      	ldr	r3, [r4, #8]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d030      	beq.n	800608e <HAL_RCC_OscConfig+0x282>
 800602c:	2b00      	cmp	r3, #0
 800602e:	d134      	bne.n	800609a <HAL_RCC_OscConfig+0x28e>
 8006030:	4b3d      	ldr	r3, [pc, #244]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8006032:	6a1a      	ldr	r2, [r3, #32]
 8006034:	2101      	movs	r1, #1
 8006036:	438a      	bics	r2, r1
 8006038:	621a      	str	r2, [r3, #32]
 800603a:	6a1a      	ldr	r2, [r3, #32]
 800603c:	3103      	adds	r1, #3
 800603e:	438a      	bics	r2, r1
 8006040:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006042:	68a3      	ldr	r3, [r4, #8]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d03e      	beq.n	80060c6 <HAL_RCC_OscConfig+0x2ba>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006048:	f001 f884 	bl	8007154 <HAL_GetTick>
 800604c:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800604e:	4b36      	ldr	r3, [pc, #216]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	079b      	lsls	r3, r3, #30
 8006054:	d446      	bmi.n	80060e4 <HAL_RCC_OscConfig+0x2d8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006056:	f001 f87d 	bl	8007154 <HAL_GetTick>
 800605a:	1b80      	subs	r0, r0, r6
 800605c:	4b36      	ldr	r3, [pc, #216]	; (8006138 <HAL_RCC_OscConfig+0x32c>)
 800605e:	4298      	cmp	r0, r3
 8006060:	d9f5      	bls.n	800604e <HAL_RCC_OscConfig+0x242>
        {
          return HAL_TIMEOUT;
 8006062:	2003      	movs	r0, #3
 8006064:	e0f6      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006066:	4a33      	ldr	r2, [pc, #204]	; (8006134 <HAL_RCC_OscConfig+0x328>)
 8006068:	6811      	ldr	r1, [r2, #0]
 800606a:	2380      	movs	r3, #128	; 0x80
 800606c:	005b      	lsls	r3, r3, #1
 800606e:	430b      	orrs	r3, r1
 8006070:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8006072:	f001 f86f 	bl	8007154 <HAL_GetTick>
 8006076:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006078:	4b2e      	ldr	r3, [pc, #184]	; (8006134 <HAL_RCC_OscConfig+0x328>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	05db      	lsls	r3, r3, #23
 800607e:	d4d2      	bmi.n	8006026 <HAL_RCC_OscConfig+0x21a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006080:	f001 f868 	bl	8007154 <HAL_GetTick>
 8006084:	1b80      	subs	r0, r0, r6
 8006086:	2864      	cmp	r0, #100	; 0x64
 8006088:	d9f6      	bls.n	8006078 <HAL_RCC_OscConfig+0x26c>
          return HAL_TIMEOUT;
 800608a:	2003      	movs	r0, #3
 800608c:	e0e2      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800608e:	4a26      	ldr	r2, [pc, #152]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8006090:	6a13      	ldr	r3, [r2, #32]
 8006092:	2101      	movs	r1, #1
 8006094:	430b      	orrs	r3, r1
 8006096:	6213      	str	r3, [r2, #32]
 8006098:	e7d3      	b.n	8006042 <HAL_RCC_OscConfig+0x236>
 800609a:	2b05      	cmp	r3, #5
 800609c:	d009      	beq.n	80060b2 <HAL_RCC_OscConfig+0x2a6>
 800609e:	4b22      	ldr	r3, [pc, #136]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 80060a0:	6a1a      	ldr	r2, [r3, #32]
 80060a2:	2101      	movs	r1, #1
 80060a4:	438a      	bics	r2, r1
 80060a6:	621a      	str	r2, [r3, #32]
 80060a8:	6a1a      	ldr	r2, [r3, #32]
 80060aa:	3103      	adds	r1, #3
 80060ac:	438a      	bics	r2, r1
 80060ae:	621a      	str	r2, [r3, #32]
 80060b0:	e7c7      	b.n	8006042 <HAL_RCC_OscConfig+0x236>
 80060b2:	4b1d      	ldr	r3, [pc, #116]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 80060b4:	6a1a      	ldr	r2, [r3, #32]
 80060b6:	2104      	movs	r1, #4
 80060b8:	430a      	orrs	r2, r1
 80060ba:	621a      	str	r2, [r3, #32]
 80060bc:	6a1a      	ldr	r2, [r3, #32]
 80060be:	3903      	subs	r1, #3
 80060c0:	430a      	orrs	r2, r1
 80060c2:	621a      	str	r2, [r3, #32]
 80060c4:	e7bd      	b.n	8006042 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060c6:	f001 f845 	bl	8007154 <HAL_GetTick>
 80060ca:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060cc:	4b16      	ldr	r3, [pc, #88]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	079b      	lsls	r3, r3, #30
 80060d2:	d507      	bpl.n	80060e4 <HAL_RCC_OscConfig+0x2d8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d4:	f001 f83e 	bl	8007154 <HAL_GetTick>
 80060d8:	1b80      	subs	r0, r0, r6
 80060da:	4b17      	ldr	r3, [pc, #92]	; (8006138 <HAL_RCC_OscConfig+0x32c>)
 80060dc:	4298      	cmp	r0, r3
 80060de:	d9f5      	bls.n	80060cc <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80060e0:	2003      	movs	r0, #3
 80060e2:	e0b7      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80060e4:	2d01      	cmp	r5, #1
 80060e6:	d029      	beq.n	800613c <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80060e8:	6823      	ldr	r3, [r4, #0]
 80060ea:	06db      	lsls	r3, r3, #27
 80060ec:	d558      	bpl.n	80061a0 <HAL_RCC_OscConfig+0x394>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80060ee:	6963      	ldr	r3, [r4, #20]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d029      	beq.n	8006148 <HAL_RCC_OscConfig+0x33c>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80060f4:	3305      	adds	r3, #5
 80060f6:	d047      	beq.n	8006188 <HAL_RCC_OscConfig+0x37c>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80060f8:	4b0b      	ldr	r3, [pc, #44]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 80060fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060fc:	2104      	movs	r1, #4
 80060fe:	430a      	orrs	r2, r1
 8006100:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006102:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006104:	3903      	subs	r1, #3
 8006106:	438a      	bics	r2, r1
 8006108:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800610a:	f001 f823 	bl	8007154 <HAL_GetTick>
 800610e:	0005      	movs	r5, r0
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006110:	4b05      	ldr	r3, [pc, #20]	; (8006128 <HAL_RCC_OscConfig+0x31c>)
 8006112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006114:	079b      	lsls	r3, r3, #30
 8006116:	d543      	bpl.n	80061a0 <HAL_RCC_OscConfig+0x394>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006118:	f001 f81c 	bl	8007154 <HAL_GetTick>
 800611c:	1b40      	subs	r0, r0, r5
 800611e:	2802      	cmp	r0, #2
 8006120:	d9f6      	bls.n	8006110 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 8006122:	2003      	movs	r0, #3
 8006124:	e096      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
 8006126:	46c0      	nop			; (mov r8, r8)
 8006128:	40021000 	.word	0x40021000
 800612c:	fffeffff 	.word	0xfffeffff
 8006130:	fffbffff 	.word	0xfffbffff
 8006134:	40007000 	.word	0x40007000
 8006138:	00001388 	.word	0x00001388
      __HAL_RCC_PWR_CLK_DISABLE();
 800613c:	4a47      	ldr	r2, [pc, #284]	; (800625c <HAL_RCC_OscConfig+0x450>)
 800613e:	69d3      	ldr	r3, [r2, #28]
 8006140:	4947      	ldr	r1, [pc, #284]	; (8006260 <HAL_RCC_OscConfig+0x454>)
 8006142:	400b      	ands	r3, r1
 8006144:	61d3      	str	r3, [r2, #28]
 8006146:	e7cf      	b.n	80060e8 <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_HSI14ADC_DISABLE();
 8006148:	4b44      	ldr	r3, [pc, #272]	; (800625c <HAL_RCC_OscConfig+0x450>)
 800614a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800614c:	2104      	movs	r1, #4
 800614e:	430a      	orrs	r2, r1
 8006150:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8006152:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006154:	3903      	subs	r1, #3
 8006156:	430a      	orrs	r2, r1
 8006158:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 800615a:	f000 fffb 	bl	8007154 <HAL_GetTick>
 800615e:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006160:	4b3e      	ldr	r3, [pc, #248]	; (800625c <HAL_RCC_OscConfig+0x450>)
 8006162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006164:	079b      	lsls	r3, r3, #30
 8006166:	d406      	bmi.n	8006176 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006168:	f000 fff4 	bl	8007154 <HAL_GetTick>
 800616c:	1b40      	subs	r0, r0, r5
 800616e:	2802      	cmp	r0, #2
 8006170:	d9f6      	bls.n	8006160 <HAL_RCC_OscConfig+0x354>
          return HAL_TIMEOUT;
 8006172:	2003      	movs	r0, #3
 8006174:	e06e      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006176:	4939      	ldr	r1, [pc, #228]	; (800625c <HAL_RCC_OscConfig+0x450>)
 8006178:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800617a:	22f8      	movs	r2, #248	; 0xf8
 800617c:	4393      	bics	r3, r2
 800617e:	69a2      	ldr	r2, [r4, #24]
 8006180:	00d2      	lsls	r2, r2, #3
 8006182:	4313      	orrs	r3, r2
 8006184:	634b      	str	r3, [r1, #52]	; 0x34
 8006186:	e00b      	b.n	80061a0 <HAL_RCC_OscConfig+0x394>
      __HAL_RCC_HSI14ADC_ENABLE();
 8006188:	4a34      	ldr	r2, [pc, #208]	; (800625c <HAL_RCC_OscConfig+0x450>)
 800618a:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800618c:	2104      	movs	r1, #4
 800618e:	438b      	bics	r3, r1
 8006190:	6353      	str	r3, [r2, #52]	; 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006192:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8006194:	31f4      	adds	r1, #244	; 0xf4
 8006196:	438b      	bics	r3, r1
 8006198:	69a1      	ldr	r1, [r4, #24]
 800619a:	00c9      	lsls	r1, r1, #3
 800619c:	430b      	orrs	r3, r1
 800619e:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80061a0:	6a23      	ldr	r3, [r4, #32]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d055      	beq.n	8006252 <HAL_RCC_OscConfig+0x446>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061a6:	4a2d      	ldr	r2, [pc, #180]	; (800625c <HAL_RCC_OscConfig+0x450>)
 80061a8:	6851      	ldr	r1, [r2, #4]
 80061aa:	220c      	movs	r2, #12
 80061ac:	400a      	ands	r2, r1
 80061ae:	2a08      	cmp	r2, #8
 80061b0:	d052      	beq.n	8006258 <HAL_RCC_OscConfig+0x44c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d012      	beq.n	80061dc <HAL_RCC_OscConfig+0x3d0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061b6:	4a29      	ldr	r2, [pc, #164]	; (800625c <HAL_RCC_OscConfig+0x450>)
 80061b8:	6813      	ldr	r3, [r2, #0]
 80061ba:	492a      	ldr	r1, [pc, #168]	; (8006264 <HAL_RCC_OscConfig+0x458>)
 80061bc:	400b      	ands	r3, r1
 80061be:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c0:	f000 ffc8 	bl	8007154 <HAL_GetTick>
 80061c4:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061c6:	4b25      	ldr	r3, [pc, #148]	; (800625c <HAL_RCC_OscConfig+0x450>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	019b      	lsls	r3, r3, #6
 80061cc:	d53d      	bpl.n	800624a <HAL_RCC_OscConfig+0x43e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061ce:	f000 ffc1 	bl	8007154 <HAL_GetTick>
 80061d2:	1b00      	subs	r0, r0, r4
 80061d4:	2802      	cmp	r0, #2
 80061d6:	d9f6      	bls.n	80061c6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80061d8:	2003      	movs	r0, #3
 80061da:	e03b      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_PLL_DISABLE();
 80061dc:	4a1f      	ldr	r2, [pc, #124]	; (800625c <HAL_RCC_OscConfig+0x450>)
 80061de:	6813      	ldr	r3, [r2, #0]
 80061e0:	4920      	ldr	r1, [pc, #128]	; (8006264 <HAL_RCC_OscConfig+0x458>)
 80061e2:	400b      	ands	r3, r1
 80061e4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80061e6:	f000 ffb5 	bl	8007154 <HAL_GetTick>
 80061ea:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061ec:	4b1b      	ldr	r3, [pc, #108]	; (800625c <HAL_RCC_OscConfig+0x450>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	019b      	lsls	r3, r3, #6
 80061f2:	d506      	bpl.n	8006202 <HAL_RCC_OscConfig+0x3f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061f4:	f000 ffae 	bl	8007154 <HAL_GetTick>
 80061f8:	1b40      	subs	r0, r0, r5
 80061fa:	2802      	cmp	r0, #2
 80061fc:	d9f6      	bls.n	80061ec <HAL_RCC_OscConfig+0x3e0>
            return HAL_TIMEOUT;
 80061fe:	2003      	movs	r0, #3
 8006200:	e028      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006202:	4b16      	ldr	r3, [pc, #88]	; (800625c <HAL_RCC_OscConfig+0x450>)
 8006204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006206:	210f      	movs	r1, #15
 8006208:	438a      	bics	r2, r1
 800620a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800620c:	430a      	orrs	r2, r1
 800620e:	62da      	str	r2, [r3, #44]	; 0x2c
 8006210:	685a      	ldr	r2, [r3, #4]
 8006212:	4915      	ldr	r1, [pc, #84]	; (8006268 <HAL_RCC_OscConfig+0x45c>)
 8006214:	400a      	ands	r2, r1
 8006216:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006218:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800621a:	4301      	orrs	r1, r0
 800621c:	430a      	orrs	r2, r1
 800621e:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8006220:	6819      	ldr	r1, [r3, #0]
 8006222:	2280      	movs	r2, #128	; 0x80
 8006224:	0452      	lsls	r2, r2, #17
 8006226:	430a      	orrs	r2, r1
 8006228:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800622a:	f000 ff93 	bl	8007154 <HAL_GetTick>
 800622e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006230:	4b0a      	ldr	r3, [pc, #40]	; (800625c <HAL_RCC_OscConfig+0x450>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	019b      	lsls	r3, r3, #6
 8006236:	d406      	bmi.n	8006246 <HAL_RCC_OscConfig+0x43a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006238:	f000 ff8c 	bl	8007154 <HAL_GetTick>
 800623c:	1b00      	subs	r0, r0, r4
 800623e:	2802      	cmp	r0, #2
 8006240:	d9f6      	bls.n	8006230 <HAL_RCC_OscConfig+0x424>
            return HAL_TIMEOUT;
 8006242:	2003      	movs	r0, #3
 8006244:	e006      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8006246:	2000      	movs	r0, #0
 8006248:	e004      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
 800624a:	2000      	movs	r0, #0
 800624c:	e002      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
        return HAL_ERROR;
 800624e:	2001      	movs	r0, #1
 8006250:	e000      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
  return HAL_OK;
 8006252:	2000      	movs	r0, #0
}
 8006254:	b002      	add	sp, #8
 8006256:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8006258:	2001      	movs	r0, #1
 800625a:	e7fb      	b.n	8006254 <HAL_RCC_OscConfig+0x448>
 800625c:	40021000 	.word	0x40021000
 8006260:	efffffff 	.word	0xefffffff
 8006264:	feffffff 	.word	0xfeffffff
 8006268:	ffc27fff 	.word	0xffc27fff

0800626c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800626c:	b530      	push	{r4, r5, lr}
 800626e:	b089      	sub	sp, #36	; 0x24
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8006270:	aa04      	add	r2, sp, #16
 8006272:	4b18      	ldr	r3, [pc, #96]	; (80062d4 <HAL_RCC_GetSysClockFreq+0x68>)
 8006274:	0018      	movs	r0, r3
 8006276:	c832      	ldmia	r0!, {r1, r4, r5}
 8006278:	c232      	stmia	r2!, {r1, r4, r5}
 800627a:	0011      	movs	r1, r2
 800627c:	6802      	ldr	r2, [r0, #0]
 800627e:	600a      	str	r2, [r1, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8006280:	466a      	mov	r2, sp
 8006282:	3310      	adds	r3, #16
 8006284:	cb13      	ldmia	r3!, {r0, r1, r4}
 8006286:	c213      	stmia	r2!, {r0, r1, r4}
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	6013      	str	r3, [r2, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800628c:	4b12      	ldr	r3, [pc, #72]	; (80062d8 <HAL_RCC_GetSysClockFreq+0x6c>)
 800628e:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006290:	230c      	movs	r3, #12
 8006292:	4013      	ands	r3, r2
 8006294:	2b08      	cmp	r3, #8
 8006296:	d11a      	bne.n	80062ce <HAL_RCC_GetSysClockFreq+0x62>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006298:	0c91      	lsrs	r1, r2, #18
 800629a:	3307      	adds	r3, #7
 800629c:	4019      	ands	r1, r3
 800629e:	a804      	add	r0, sp, #16
 80062a0:	5c44      	ldrb	r4, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80062a2:	490d      	ldr	r1, [pc, #52]	; (80062d8 <HAL_RCC_GetSysClockFreq+0x6c>)
 80062a4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80062a6:	400b      	ands	r3, r1
 80062a8:	4669      	mov	r1, sp
 80062aa:	5cc9      	ldrb	r1, [r1, r3]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80062ac:	23c0      	movs	r3, #192	; 0xc0
 80062ae:	025b      	lsls	r3, r3, #9
 80062b0:	401a      	ands	r2, r3
 80062b2:	2380      	movs	r3, #128	; 0x80
 80062b4:	025b      	lsls	r3, r3, #9
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d004      	beq.n	80062c4 <HAL_RCC_GetSysClockFreq+0x58>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80062ba:	4808      	ldr	r0, [pc, #32]	; (80062dc <HAL_RCC_GetSysClockFreq+0x70>)
 80062bc:	f7f9 ff4a 	bl	8000154 <__udivsi3>
 80062c0:	4360      	muls	r0, r4
 80062c2:	e005      	b.n	80062d0 <HAL_RCC_GetSysClockFreq+0x64>
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80062c4:	4805      	ldr	r0, [pc, #20]	; (80062dc <HAL_RCC_GetSysClockFreq+0x70>)
 80062c6:	f7f9 ff45 	bl	8000154 <__udivsi3>
 80062ca:	4360      	muls	r0, r4
 80062cc:	e000      	b.n	80062d0 <HAL_RCC_GetSysClockFreq+0x64>
      sysclockfreq = HSE_VALUE;
 80062ce:	4803      	ldr	r0, [pc, #12]	; (80062dc <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80062d0:	b009      	add	sp, #36	; 0x24
 80062d2:	bd30      	pop	{r4, r5, pc}
 80062d4:	0800cb64 	.word	0x0800cb64
 80062d8:	40021000 	.word	0x40021000
 80062dc:	007a1200 	.word	0x007a1200

080062e0 <HAL_RCC_ClockConfig>:
{
 80062e0:	b570      	push	{r4, r5, r6, lr}
 80062e2:	0005      	movs	r5, r0
 80062e4:	000c      	movs	r4, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80062e6:	4b4d      	ldr	r3, [pc, #308]	; (800641c <HAL_RCC_ClockConfig+0x13c>)
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	2301      	movs	r3, #1
 80062ec:	4013      	ands	r3, r2
 80062ee:	428b      	cmp	r3, r1
 80062f0:	d20b      	bcs.n	800630a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062f2:	494a      	ldr	r1, [pc, #296]	; (800641c <HAL_RCC_ClockConfig+0x13c>)
 80062f4:	680b      	ldr	r3, [r1, #0]
 80062f6:	2201      	movs	r2, #1
 80062f8:	4393      	bics	r3, r2
 80062fa:	4323      	orrs	r3, r4
 80062fc:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80062fe:	680b      	ldr	r3, [r1, #0]
 8006300:	401a      	ands	r2, r3
 8006302:	4294      	cmp	r4, r2
 8006304:	d001      	beq.n	800630a <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8006306:	2001      	movs	r0, #1
 8006308:	e085      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800630a:	682b      	ldr	r3, [r5, #0]
 800630c:	079b      	lsls	r3, r3, #30
 800630e:	d506      	bpl.n	800631e <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006310:	4a43      	ldr	r2, [pc, #268]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 8006312:	6853      	ldr	r3, [r2, #4]
 8006314:	21f0      	movs	r1, #240	; 0xf0
 8006316:	438b      	bics	r3, r1
 8006318:	68a9      	ldr	r1, [r5, #8]
 800631a:	430b      	orrs	r3, r1
 800631c:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800631e:	682b      	ldr	r3, [r5, #0]
 8006320:	07db      	lsls	r3, r3, #31
 8006322:	d54c      	bpl.n	80063be <HAL_RCC_ClockConfig+0xde>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006324:	686b      	ldr	r3, [r5, #4]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d021      	beq.n	800636e <HAL_RCC_ClockConfig+0x8e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800632a:	2b02      	cmp	r3, #2
 800632c:	d025      	beq.n	800637a <HAL_RCC_ClockConfig+0x9a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800632e:	4a3c      	ldr	r2, [pc, #240]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 8006330:	6812      	ldr	r2, [r2, #0]
 8006332:	0792      	lsls	r2, r2, #30
 8006334:	d400      	bmi.n	8006338 <HAL_RCC_ClockConfig+0x58>
 8006336:	e06f      	b.n	8006418 <HAL_RCC_ClockConfig+0x138>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006338:	4939      	ldr	r1, [pc, #228]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 800633a:	684a      	ldr	r2, [r1, #4]
 800633c:	2003      	movs	r0, #3
 800633e:	4382      	bics	r2, r0
 8006340:	4313      	orrs	r3, r2
 8006342:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8006344:	f000 ff06 	bl	8007154 <HAL_GetTick>
 8006348:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800634a:	686b      	ldr	r3, [r5, #4]
 800634c:	2b01      	cmp	r3, #1
 800634e:	d01a      	beq.n	8006386 <HAL_RCC_ClockConfig+0xa6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006350:	2b02      	cmp	r3, #2
 8006352:	d026      	beq.n	80063a2 <HAL_RCC_ClockConfig+0xc2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006354:	4b32      	ldr	r3, [pc, #200]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	220c      	movs	r2, #12
 800635a:	421a      	tst	r2, r3
 800635c:	d02f      	beq.n	80063be <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800635e:	f000 fef9 	bl	8007154 <HAL_GetTick>
 8006362:	1b80      	subs	r0, r0, r6
 8006364:	4b2f      	ldr	r3, [pc, #188]	; (8006424 <HAL_RCC_ClockConfig+0x144>)
 8006366:	4298      	cmp	r0, r3
 8006368:	d9f4      	bls.n	8006354 <HAL_RCC_ClockConfig+0x74>
          return HAL_TIMEOUT;
 800636a:	2003      	movs	r0, #3
 800636c:	e053      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800636e:	4a2c      	ldr	r2, [pc, #176]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 8006370:	6812      	ldr	r2, [r2, #0]
 8006372:	0392      	lsls	r2, r2, #14
 8006374:	d4e0      	bmi.n	8006338 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 8006376:	2001      	movs	r0, #1
 8006378:	e04d      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800637a:	4a29      	ldr	r2, [pc, #164]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 800637c:	6812      	ldr	r2, [r2, #0]
 800637e:	0192      	lsls	r2, r2, #6
 8006380:	d4da      	bmi.n	8006338 <HAL_RCC_ClockConfig+0x58>
        return HAL_ERROR;
 8006382:	2001      	movs	r0, #1
 8006384:	e047      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006386:	4b26      	ldr	r3, [pc, #152]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 8006388:	685a      	ldr	r2, [r3, #4]
 800638a:	230c      	movs	r3, #12
 800638c:	4013      	ands	r3, r2
 800638e:	2b04      	cmp	r3, #4
 8006390:	d015      	beq.n	80063be <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006392:	f000 fedf 	bl	8007154 <HAL_GetTick>
 8006396:	1b80      	subs	r0, r0, r6
 8006398:	4b22      	ldr	r3, [pc, #136]	; (8006424 <HAL_RCC_ClockConfig+0x144>)
 800639a:	4298      	cmp	r0, r3
 800639c:	d9f3      	bls.n	8006386 <HAL_RCC_ClockConfig+0xa6>
          return HAL_TIMEOUT;
 800639e:	2003      	movs	r0, #3
 80063a0:	e039      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80063a2:	4b1f      	ldr	r3, [pc, #124]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 80063a4:	685a      	ldr	r2, [r3, #4]
 80063a6:	230c      	movs	r3, #12
 80063a8:	4013      	ands	r3, r2
 80063aa:	2b08      	cmp	r3, #8
 80063ac:	d007      	beq.n	80063be <HAL_RCC_ClockConfig+0xde>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063ae:	f000 fed1 	bl	8007154 <HAL_GetTick>
 80063b2:	1b80      	subs	r0, r0, r6
 80063b4:	4b1b      	ldr	r3, [pc, #108]	; (8006424 <HAL_RCC_ClockConfig+0x144>)
 80063b6:	4298      	cmp	r0, r3
 80063b8:	d9f3      	bls.n	80063a2 <HAL_RCC_ClockConfig+0xc2>
          return HAL_TIMEOUT;
 80063ba:	2003      	movs	r0, #3
 80063bc:	e02b      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80063be:	4b17      	ldr	r3, [pc, #92]	; (800641c <HAL_RCC_ClockConfig+0x13c>)
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	2301      	movs	r3, #1
 80063c4:	4013      	ands	r3, r2
 80063c6:	429c      	cmp	r4, r3
 80063c8:	d20b      	bcs.n	80063e2 <HAL_RCC_ClockConfig+0x102>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ca:	4914      	ldr	r1, [pc, #80]	; (800641c <HAL_RCC_ClockConfig+0x13c>)
 80063cc:	680b      	ldr	r3, [r1, #0]
 80063ce:	2201      	movs	r2, #1
 80063d0:	4393      	bics	r3, r2
 80063d2:	4323      	orrs	r3, r4
 80063d4:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80063d6:	680b      	ldr	r3, [r1, #0]
 80063d8:	401a      	ands	r2, r3
 80063da:	4294      	cmp	r4, r2
 80063dc:	d001      	beq.n	80063e2 <HAL_RCC_ClockConfig+0x102>
      return HAL_ERROR;
 80063de:	2001      	movs	r0, #1
 80063e0:	e019      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063e2:	682b      	ldr	r3, [r5, #0]
 80063e4:	075b      	lsls	r3, r3, #29
 80063e6:	d506      	bpl.n	80063f6 <HAL_RCC_ClockConfig+0x116>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80063e8:	4a0d      	ldr	r2, [pc, #52]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 80063ea:	6853      	ldr	r3, [r2, #4]
 80063ec:	490e      	ldr	r1, [pc, #56]	; (8006428 <HAL_RCC_ClockConfig+0x148>)
 80063ee:	400b      	ands	r3, r1
 80063f0:	68e9      	ldr	r1, [r5, #12]
 80063f2:	430b      	orrs	r3, r1
 80063f4:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80063f6:	f7ff ff39 	bl	800626c <HAL_RCC_GetSysClockFreq>
 80063fa:	4b09      	ldr	r3, [pc, #36]	; (8006420 <HAL_RCC_ClockConfig+0x140>)
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	0912      	lsrs	r2, r2, #4
 8006400:	230f      	movs	r3, #15
 8006402:	4013      	ands	r3, r2
 8006404:	4a09      	ldr	r2, [pc, #36]	; (800642c <HAL_RCC_ClockConfig+0x14c>)
 8006406:	5cd3      	ldrb	r3, [r2, r3]
 8006408:	40d8      	lsrs	r0, r3
 800640a:	4b09      	ldr	r3, [pc, #36]	; (8006430 <HAL_RCC_ClockConfig+0x150>)
 800640c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800640e:	2003      	movs	r0, #3
 8006410:	f000 fe9a 	bl	8007148 <HAL_InitTick>
  return HAL_OK;
 8006414:	2000      	movs	r0, #0
}
 8006416:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8006418:	2001      	movs	r0, #1
 800641a:	e7fc      	b.n	8006416 <HAL_RCC_ClockConfig+0x136>
 800641c:	40022000 	.word	0x40022000
 8006420:	40021000 	.word	0x40021000
 8006424:	00001388 	.word	0x00001388
 8006428:	fffff8ff 	.word	0xfffff8ff
 800642c:	0800cb84 	.word	0x0800cb84
 8006430:	200001cc 	.word	0x200001cc

08006434 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8006434:	4b01      	ldr	r3, [pc, #4]	; (800643c <HAL_RCC_GetHCLKFreq+0x8>)
 8006436:	6818      	ldr	r0, [r3, #0]
}
 8006438:	4770      	bx	lr
 800643a:	46c0      	nop			; (mov r8, r8)
 800643c:	200001cc 	.word	0x200001cc

08006440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006440:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8006442:	f7ff fff7 	bl	8006434 <HAL_RCC_GetHCLKFreq>
 8006446:	4b04      	ldr	r3, [pc, #16]	; (8006458 <HAL_RCC_GetPCLK1Freq+0x18>)
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	0a12      	lsrs	r2, r2, #8
 800644c:	2307      	movs	r3, #7
 800644e:	4013      	ands	r3, r2
 8006450:	4a02      	ldr	r2, [pc, #8]	; (800645c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8006452:	5cd3      	ldrb	r3, [r2, r3]
 8006454:	40d8      	lsrs	r0, r3
}    
 8006456:	bd10      	pop	{r4, pc}
 8006458:	40021000 	.word	0x40021000
 800645c:	0800cb94 	.word	0x0800cb94

08006460 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006460:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8006462:	2307      	movs	r3, #7
 8006464:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006466:	4b0a      	ldr	r3, [pc, #40]	; (8006490 <HAL_RCC_GetClockConfig+0x30>)
 8006468:	685c      	ldr	r4, [r3, #4]
 800646a:	2203      	movs	r2, #3
 800646c:	4022      	ands	r2, r4
 800646e:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006470:	685c      	ldr	r4, [r3, #4]
 8006472:	22f0      	movs	r2, #240	; 0xf0
 8006474:	4022      	ands	r2, r4
 8006476:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	22e0      	movs	r2, #224	; 0xe0
 800647c:	00d2      	lsls	r2, r2, #3
 800647e:	4013      	ands	r3, r2
 8006480:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8006482:	4b04      	ldr	r3, [pc, #16]	; (8006494 <HAL_RCC_GetClockConfig+0x34>)
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	2301      	movs	r3, #1
 8006488:	4013      	ands	r3, r2
 800648a:	600b      	str	r3, [r1, #0]
}
 800648c:	bd10      	pop	{r4, pc}
 800648e:	46c0      	nop			; (mov r8, r8)
 8006490:	40021000 	.word	0x40021000
 8006494:	40022000 	.word	0x40022000

08006498 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006498:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800649a:	6a03      	ldr	r3, [r0, #32]
 800649c:	2201      	movs	r2, #1
 800649e:	4393      	bics	r3, r2
 80064a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064a4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064a6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064a8:	2573      	movs	r5, #115	; 0x73
 80064aa:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064ac:	680d      	ldr	r5, [r1, #0]
 80064ae:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80064b0:	2502      	movs	r5, #2
 80064b2:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064b4:	688d      	ldr	r5, [r1, #8]
 80064b6:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064b8:	4d15      	ldr	r5, [pc, #84]	; (8006510 <TIM_OC1_SetConfig+0x78>)
 80064ba:	42a8      	cmp	r0, r5
 80064bc:	d020      	beq.n	8006500 <TIM_OC1_SetConfig+0x68>
 80064be:	4d15      	ldr	r5, [pc, #84]	; (8006514 <TIM_OC1_SetConfig+0x7c>)
 80064c0:	42a8      	cmp	r0, r5
 80064c2:	d01d      	beq.n	8006500 <TIM_OC1_SetConfig+0x68>
 80064c4:	4d14      	ldr	r5, [pc, #80]	; (8006518 <TIM_OC1_SetConfig+0x80>)
 80064c6:	42a8      	cmp	r0, r5
 80064c8:	d01a      	beq.n	8006500 <TIM_OC1_SetConfig+0x68>
 80064ca:	4d14      	ldr	r5, [pc, #80]	; (800651c <TIM_OC1_SetConfig+0x84>)
 80064cc:	42a8      	cmp	r0, r5
 80064ce:	d017      	beq.n	8006500 <TIM_OC1_SetConfig+0x68>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80064d0:	4d0f      	ldr	r5, [pc, #60]	; (8006510 <TIM_OC1_SetConfig+0x78>)
 80064d2:	42a8      	cmp	r0, r5
 80064d4:	d008      	beq.n	80064e8 <TIM_OC1_SetConfig+0x50>
 80064d6:	4d0f      	ldr	r5, [pc, #60]	; (8006514 <TIM_OC1_SetConfig+0x7c>)
 80064d8:	42a8      	cmp	r0, r5
 80064da:	d005      	beq.n	80064e8 <TIM_OC1_SetConfig+0x50>
 80064dc:	4d0e      	ldr	r5, [pc, #56]	; (8006518 <TIM_OC1_SetConfig+0x80>)
 80064de:	42a8      	cmp	r0, r5
 80064e0:	d002      	beq.n	80064e8 <TIM_OC1_SetConfig+0x50>
 80064e2:	4d0e      	ldr	r5, [pc, #56]	; (800651c <TIM_OC1_SetConfig+0x84>)
 80064e4:	42a8      	cmp	r0, r5
 80064e6:	d105      	bne.n	80064f4 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064e8:	4d0d      	ldr	r5, [pc, #52]	; (8006520 <TIM_OC1_SetConfig+0x88>)
 80064ea:	402c      	ands	r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064ec:	694d      	ldr	r5, [r1, #20]
 80064ee:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064f0:	698d      	ldr	r5, [r1, #24]
 80064f2:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064f4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064f6:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064f8:	684a      	ldr	r2, [r1, #4]
 80064fa:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064fc:	6203      	str	r3, [r0, #32]
}
 80064fe:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC1NP;
 8006500:	2508      	movs	r5, #8
 8006502:	43ab      	bics	r3, r5
    tmpccer |= OC_Config->OCNPolarity;
 8006504:	68cd      	ldr	r5, [r1, #12]
 8006506:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8006508:	2504      	movs	r5, #4
 800650a:	43ab      	bics	r3, r5
 800650c:	e7e0      	b.n	80064d0 <TIM_OC1_SetConfig+0x38>
 800650e:	46c0      	nop			; (mov r8, r8)
 8006510:	40012c00 	.word	0x40012c00
 8006514:	40014000 	.word	0x40014000
 8006518:	40014400 	.word	0x40014400
 800651c:	40014800 	.word	0x40014800
 8006520:	fffffcff 	.word	0xfffffcff

08006524 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006524:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006526:	6a03      	ldr	r3, [r0, #32]
 8006528:	4a1a      	ldr	r2, [pc, #104]	; (8006594 <TIM_OC3_SetConfig+0x70>)
 800652a:	4013      	ands	r3, r2
 800652c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800652e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006530:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006532:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006534:	3275      	adds	r2, #117	; 0x75
 8006536:	32ff      	adds	r2, #255	; 0xff
 8006538:	4394      	bics	r4, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800653a:	680a      	ldr	r2, [r1, #0]
 800653c:	4314      	orrs	r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800653e:	4a16      	ldr	r2, [pc, #88]	; (8006598 <TIM_OC3_SetConfig+0x74>)
 8006540:	4013      	ands	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006542:	688a      	ldr	r2, [r1, #8]
 8006544:	0212      	lsls	r2, r2, #8
 8006546:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006548:	4a14      	ldr	r2, [pc, #80]	; (800659c <TIM_OC3_SetConfig+0x78>)
 800654a:	4290      	cmp	r0, r2
 800654c:	d019      	beq.n	8006582 <TIM_OC3_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800654e:	4a13      	ldr	r2, [pc, #76]	; (800659c <TIM_OC3_SetConfig+0x78>)
 8006550:	4290      	cmp	r0, r2
 8006552:	d008      	beq.n	8006566 <TIM_OC3_SetConfig+0x42>
 8006554:	4a12      	ldr	r2, [pc, #72]	; (80065a0 <TIM_OC3_SetConfig+0x7c>)
 8006556:	4290      	cmp	r0, r2
 8006558:	d005      	beq.n	8006566 <TIM_OC3_SetConfig+0x42>
 800655a:	4a12      	ldr	r2, [pc, #72]	; (80065a4 <TIM_OC3_SetConfig+0x80>)
 800655c:	4290      	cmp	r0, r2
 800655e:	d002      	beq.n	8006566 <TIM_OC3_SetConfig+0x42>
 8006560:	4a11      	ldr	r2, [pc, #68]	; (80065a8 <TIM_OC3_SetConfig+0x84>)
 8006562:	4290      	cmp	r0, r2
 8006564:	d107      	bne.n	8006576 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006566:	4a11      	ldr	r2, [pc, #68]	; (80065ac <TIM_OC3_SetConfig+0x88>)
 8006568:	4015      	ands	r5, r2
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800656a:	694a      	ldr	r2, [r1, #20]
 800656c:	0112      	lsls	r2, r2, #4
 800656e:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006570:	698a      	ldr	r2, [r1, #24]
 8006572:	0112      	lsls	r2, r2, #4
 8006574:	4315      	orrs	r5, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006576:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006578:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800657a:	684a      	ldr	r2, [r1, #4]
 800657c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800657e:	6203      	str	r3, [r0, #32]
}
 8006580:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC3NP;
 8006582:	4a0b      	ldr	r2, [pc, #44]	; (80065b0 <TIM_OC3_SetConfig+0x8c>)
 8006584:	4013      	ands	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006586:	68ca      	ldr	r2, [r1, #12]
 8006588:	0212      	lsls	r2, r2, #8
 800658a:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC3NE;
 800658c:	4a09      	ldr	r2, [pc, #36]	; (80065b4 <TIM_OC3_SetConfig+0x90>)
 800658e:	4013      	ands	r3, r2
 8006590:	e7dd      	b.n	800654e <TIM_OC3_SetConfig+0x2a>
 8006592:	46c0      	nop			; (mov r8, r8)
 8006594:	fffffeff 	.word	0xfffffeff
 8006598:	fffffdff 	.word	0xfffffdff
 800659c:	40012c00 	.word	0x40012c00
 80065a0:	40014000 	.word	0x40014000
 80065a4:	40014400 	.word	0x40014400
 80065a8:	40014800 	.word	0x40014800
 80065ac:	ffffcfff 	.word	0xffffcfff
 80065b0:	fffff7ff 	.word	0xfffff7ff
 80065b4:	fffffbff 	.word	0xfffffbff

080065b8 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065b8:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065ba:	6a03      	ldr	r3, [r0, #32]
 80065bc:	4a13      	ldr	r2, [pc, #76]	; (800660c <TIM_OC4_SetConfig+0x54>)
 80065be:	4013      	ands	r3, r2
 80065c0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065c2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065c4:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065c6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065c8:	4c11      	ldr	r4, [pc, #68]	; (8006610 <TIM_OC4_SetConfig+0x58>)
 80065ca:	4022      	ands	r2, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065cc:	680c      	ldr	r4, [r1, #0]
 80065ce:	0224      	lsls	r4, r4, #8
 80065d0:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065d2:	4c10      	ldr	r4, [pc, #64]	; (8006614 <TIM_OC4_SetConfig+0x5c>)
 80065d4:	4023      	ands	r3, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065d6:	688c      	ldr	r4, [r1, #8]
 80065d8:	0324      	lsls	r4, r4, #12
 80065da:	4323      	orrs	r3, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80065dc:	4c0e      	ldr	r4, [pc, #56]	; (8006618 <TIM_OC4_SetConfig+0x60>)
 80065de:	42a0      	cmp	r0, r4
 80065e0:	d008      	beq.n	80065f4 <TIM_OC4_SetConfig+0x3c>
 80065e2:	4c0e      	ldr	r4, [pc, #56]	; (800661c <TIM_OC4_SetConfig+0x64>)
 80065e4:	42a0      	cmp	r0, r4
 80065e6:	d005      	beq.n	80065f4 <TIM_OC4_SetConfig+0x3c>
 80065e8:	4c0d      	ldr	r4, [pc, #52]	; (8006620 <TIM_OC4_SetConfig+0x68>)
 80065ea:	42a0      	cmp	r0, r4
 80065ec:	d002      	beq.n	80065f4 <TIM_OC4_SetConfig+0x3c>
 80065ee:	4c0d      	ldr	r4, [pc, #52]	; (8006624 <TIM_OC4_SetConfig+0x6c>)
 80065f0:	42a0      	cmp	r0, r4
 80065f2:	d104      	bne.n	80065fe <TIM_OC4_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80065f4:	4c0c      	ldr	r4, [pc, #48]	; (8006628 <TIM_OC4_SetConfig+0x70>)
 80065f6:	402c      	ands	r4, r5
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80065f8:	694d      	ldr	r5, [r1, #20]
 80065fa:	01ad      	lsls	r5, r5, #6
 80065fc:	4325      	orrs	r5, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065fe:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006600:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006602:	684a      	ldr	r2, [r1, #4]
 8006604:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006606:	6203      	str	r3, [r0, #32]
}
 8006608:	bd30      	pop	{r4, r5, pc}
 800660a:	46c0      	nop			; (mov r8, r8)
 800660c:	ffffefff 	.word	0xffffefff
 8006610:	ffff8cff 	.word	0xffff8cff
 8006614:	ffffdfff 	.word	0xffffdfff
 8006618:	40012c00 	.word	0x40012c00
 800661c:	40014000 	.word	0x40014000
 8006620:	40014400 	.word	0x40014400
 8006624:	40014800 	.word	0x40014800
 8006628:	ffffbfff 	.word	0xffffbfff

0800662c <HAL_TIM_Base_MspInit>:
}
 800662c:	4770      	bx	lr

0800662e <HAL_TIM_Base_Start>:
{
 800662e:	b510      	push	{r4, lr}
  htim->State= HAL_TIM_STATE_BUSY;
 8006630:	223d      	movs	r2, #61	; 0x3d
 8006632:	2302      	movs	r3, #2
 8006634:	5483      	strb	r3, [r0, r2]
  __HAL_TIM_ENABLE(htim);
 8006636:	6804      	ldr	r4, [r0, #0]
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	2101      	movs	r1, #1
 800663c:	430b      	orrs	r3, r1
 800663e:	6023      	str	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_READY;
 8006640:	5481      	strb	r1, [r0, r2]
}
 8006642:	2000      	movs	r0, #0
 8006644:	bd10      	pop	{r4, pc}

08006646 <HAL_TIM_PWM_MspInit>:
}
 8006646:	4770      	bx	lr

08006648 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8006648:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800664a:	4a1d      	ldr	r2, [pc, #116]	; (80066c0 <TIM_Base_SetConfig+0x78>)
 800664c:	4290      	cmp	r0, r2
 800664e:	d032      	beq.n	80066b6 <TIM_Base_SetConfig+0x6e>
 8006650:	4a1c      	ldr	r2, [pc, #112]	; (80066c4 <TIM_Base_SetConfig+0x7c>)
 8006652:	4290      	cmp	r0, r2
 8006654:	d02f      	beq.n	80066b6 <TIM_Base_SetConfig+0x6e>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006656:	4a1a      	ldr	r2, [pc, #104]	; (80066c0 <TIM_Base_SetConfig+0x78>)
 8006658:	4290      	cmp	r0, r2
 800665a:	d00e      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 800665c:	4a19      	ldr	r2, [pc, #100]	; (80066c4 <TIM_Base_SetConfig+0x7c>)
 800665e:	4290      	cmp	r0, r2
 8006660:	d00b      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 8006662:	4a19      	ldr	r2, [pc, #100]	; (80066c8 <TIM_Base_SetConfig+0x80>)
 8006664:	4290      	cmp	r0, r2
 8006666:	d008      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 8006668:	4a18      	ldr	r2, [pc, #96]	; (80066cc <TIM_Base_SetConfig+0x84>)
 800666a:	4290      	cmp	r0, r2
 800666c:	d005      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 800666e:	4a18      	ldr	r2, [pc, #96]	; (80066d0 <TIM_Base_SetConfig+0x88>)
 8006670:	4290      	cmp	r0, r2
 8006672:	d002      	beq.n	800667a <TIM_Base_SetConfig+0x32>
 8006674:	4a17      	ldr	r2, [pc, #92]	; (80066d4 <TIM_Base_SetConfig+0x8c>)
 8006676:	4290      	cmp	r0, r2
 8006678:	d103      	bne.n	8006682 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800667a:	4a17      	ldr	r2, [pc, #92]	; (80066d8 <TIM_Base_SetConfig+0x90>)
 800667c:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800667e:	68ca      	ldr	r2, [r1, #12]
 8006680:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006682:	2280      	movs	r2, #128	; 0x80
 8006684:	4393      	bics	r3, r2
 8006686:	694a      	ldr	r2, [r1, #20]
 8006688:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800668a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800668c:	688b      	ldr	r3, [r1, #8]
 800668e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8006690:	680b      	ldr	r3, [r1, #0]
 8006692:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006694:	4b0a      	ldr	r3, [pc, #40]	; (80066c0 <TIM_Base_SetConfig+0x78>)
 8006696:	4298      	cmp	r0, r3
 8006698:	d008      	beq.n	80066ac <TIM_Base_SetConfig+0x64>
 800669a:	4b0c      	ldr	r3, [pc, #48]	; (80066cc <TIM_Base_SetConfig+0x84>)
 800669c:	4298      	cmp	r0, r3
 800669e:	d005      	beq.n	80066ac <TIM_Base_SetConfig+0x64>
 80066a0:	4b0b      	ldr	r3, [pc, #44]	; (80066d0 <TIM_Base_SetConfig+0x88>)
 80066a2:	4298      	cmp	r0, r3
 80066a4:	d002      	beq.n	80066ac <TIM_Base_SetConfig+0x64>
 80066a6:	4b0b      	ldr	r3, [pc, #44]	; (80066d4 <TIM_Base_SetConfig+0x8c>)
 80066a8:	4298      	cmp	r0, r3
 80066aa:	d101      	bne.n	80066b0 <TIM_Base_SetConfig+0x68>
    TIMx->RCR = Structure->RepetitionCounter;
 80066ac:	690b      	ldr	r3, [r1, #16]
 80066ae:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80066b0:	2301      	movs	r3, #1
 80066b2:	6143      	str	r3, [r0, #20]
}
 80066b4:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066b6:	2270      	movs	r2, #112	; 0x70
 80066b8:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80066ba:	684a      	ldr	r2, [r1, #4]
 80066bc:	4313      	orrs	r3, r2
 80066be:	e7ca      	b.n	8006656 <TIM_Base_SetConfig+0xe>
 80066c0:	40012c00 	.word	0x40012c00
 80066c4:	40000400 	.word	0x40000400
 80066c8:	40002000 	.word	0x40002000
 80066cc:	40014000 	.word	0x40014000
 80066d0:	40014400 	.word	0x40014400
 80066d4:	40014800 	.word	0x40014800
 80066d8:	fffffcff 	.word	0xfffffcff

080066dc <HAL_TIM_Base_Init>:
{
 80066dc:	b570      	push	{r4, r5, r6, lr}
 80066de:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 80066e0:	d014      	beq.n	800670c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80066e2:	233d      	movs	r3, #61	; 0x3d
 80066e4:	5cc3      	ldrb	r3, [r0, r3]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00a      	beq.n	8006700 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80066ea:	253d      	movs	r5, #61	; 0x3d
 80066ec:	2302      	movs	r3, #2
 80066ee:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066f0:	1d21      	adds	r1, r4, #4
 80066f2:	6820      	ldr	r0, [r4, #0]
 80066f4:	f7ff ffa8 	bl	8006648 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80066f8:	2301      	movs	r3, #1
 80066fa:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80066fc:	2000      	movs	r0, #0
}
 80066fe:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8006700:	2200      	movs	r2, #0
 8006702:	333c      	adds	r3, #60	; 0x3c
 8006704:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8006706:	f7ff ff91 	bl	800662c <HAL_TIM_Base_MspInit>
 800670a:	e7ee      	b.n	80066ea <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 800670c:	2001      	movs	r0, #1
 800670e:	e7f6      	b.n	80066fe <HAL_TIM_Base_Init+0x22>

08006710 <HAL_TIM_PWM_Init>:
{
 8006710:	b570      	push	{r4, r5, r6, lr}
 8006712:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8006714:	d014      	beq.n	8006740 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8006716:	233d      	movs	r3, #61	; 0x3d
 8006718:	5cc3      	ldrb	r3, [r0, r3]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00a      	beq.n	8006734 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 800671e:	253d      	movs	r5, #61	; 0x3d
 8006720:	2302      	movs	r3, #2
 8006722:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006724:	1d21      	adds	r1, r4, #4
 8006726:	6820      	ldr	r0, [r4, #0]
 8006728:	f7ff ff8e 	bl	8006648 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800672c:	2301      	movs	r3, #1
 800672e:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8006730:	2000      	movs	r0, #0
}
 8006732:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8006734:	2200      	movs	r2, #0
 8006736:	333c      	adds	r3, #60	; 0x3c
 8006738:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 800673a:	f7ff ff84 	bl	8006646 <HAL_TIM_PWM_MspInit>
 800673e:	e7ee      	b.n	800671e <HAL_TIM_PWM_Init+0xe>
    return HAL_ERROR;
 8006740:	2001      	movs	r0, #1
 8006742:	e7f6      	b.n	8006732 <HAL_TIM_PWM_Init+0x22>

08006744 <TIM_OC2_SetConfig>:
{
 8006744:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006746:	6a03      	ldr	r3, [r0, #32]
 8006748:	2210      	movs	r2, #16
 800674a:	4393      	bics	r3, r2
 800674c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800674e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006750:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8006752:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006754:	4a17      	ldr	r2, [pc, #92]	; (80067b4 <TIM_OC2_SetConfig+0x70>)
 8006756:	4014      	ands	r4, r2
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006758:	680a      	ldr	r2, [r1, #0]
 800675a:	0212      	lsls	r2, r2, #8
 800675c:	4314      	orrs	r4, r2
  tmpccer &= ~TIM_CCER_CC2P;
 800675e:	2220      	movs	r2, #32
 8006760:	4393      	bics	r3, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006762:	688a      	ldr	r2, [r1, #8]
 8006764:	0112      	lsls	r2, r2, #4
 8006766:	4313      	orrs	r3, r2
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006768:	4a13      	ldr	r2, [pc, #76]	; (80067b8 <TIM_OC2_SetConfig+0x74>)
 800676a:	4290      	cmp	r0, r2
 800676c:	d019      	beq.n	80067a2 <TIM_OC2_SetConfig+0x5e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800676e:	4a12      	ldr	r2, [pc, #72]	; (80067b8 <TIM_OC2_SetConfig+0x74>)
 8006770:	4290      	cmp	r0, r2
 8006772:	d008      	beq.n	8006786 <TIM_OC2_SetConfig+0x42>
 8006774:	4a11      	ldr	r2, [pc, #68]	; (80067bc <TIM_OC2_SetConfig+0x78>)
 8006776:	4290      	cmp	r0, r2
 8006778:	d005      	beq.n	8006786 <TIM_OC2_SetConfig+0x42>
 800677a:	4a11      	ldr	r2, [pc, #68]	; (80067c0 <TIM_OC2_SetConfig+0x7c>)
 800677c:	4290      	cmp	r0, r2
 800677e:	d002      	beq.n	8006786 <TIM_OC2_SetConfig+0x42>
 8006780:	4a10      	ldr	r2, [pc, #64]	; (80067c4 <TIM_OC2_SetConfig+0x80>)
 8006782:	4290      	cmp	r0, r2
 8006784:	d107      	bne.n	8006796 <TIM_OC2_SetConfig+0x52>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006786:	4a10      	ldr	r2, [pc, #64]	; (80067c8 <TIM_OC2_SetConfig+0x84>)
 8006788:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800678a:	694a      	ldr	r2, [r1, #20]
 800678c:	0092      	lsls	r2, r2, #2
 800678e:	4315      	orrs	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006790:	698a      	ldr	r2, [r1, #24]
 8006792:	0092      	lsls	r2, r2, #2
 8006794:	4315      	orrs	r5, r2
  TIMx->CR2 = tmpcr2;
 8006796:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006798:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800679a:	684a      	ldr	r2, [r1, #4]
 800679c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800679e:	6203      	str	r3, [r0, #32]
}
 80067a0:	bd30      	pop	{r4, r5, pc}
    tmpccer &= ~TIM_CCER_CC2NP;
 80067a2:	2280      	movs	r2, #128	; 0x80
 80067a4:	4393      	bics	r3, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067a6:	68ca      	ldr	r2, [r1, #12]
 80067a8:	0112      	lsls	r2, r2, #4
 80067aa:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC2NE;
 80067ac:	2240      	movs	r2, #64	; 0x40
 80067ae:	4393      	bics	r3, r2
 80067b0:	e7dd      	b.n	800676e <TIM_OC2_SetConfig+0x2a>
 80067b2:	46c0      	nop			; (mov r8, r8)
 80067b4:	ffff8cff 	.word	0xffff8cff
 80067b8:	40012c00 	.word	0x40012c00
 80067bc:	40014000 	.word	0x40014000
 80067c0:	40014400 	.word	0x40014400
 80067c4:	40014800 	.word	0x40014800
 80067c8:	fffff3ff 	.word	0xfffff3ff

080067cc <HAL_TIM_PWM_ConfigChannel>:
{
 80067cc:	b570      	push	{r4, r5, r6, lr}
 80067ce:	0004      	movs	r4, r0
 80067d0:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 80067d2:	233c      	movs	r3, #60	; 0x3c
 80067d4:	5cc3      	ldrb	r3, [r0, r3]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d069      	beq.n	80068ae <HAL_TIM_PWM_ConfigChannel+0xe2>
 80067da:	2101      	movs	r1, #1
 80067dc:	233c      	movs	r3, #60	; 0x3c
 80067de:	54c1      	strb	r1, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 80067e0:	3101      	adds	r1, #1
 80067e2:	3301      	adds	r3, #1
 80067e4:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 80067e6:	2a04      	cmp	r2, #4
 80067e8:	d037      	beq.n	800685a <HAL_TIM_PWM_ConfigChannel+0x8e>
 80067ea:	d919      	bls.n	8006820 <HAL_TIM_PWM_ConfigChannel+0x54>
 80067ec:	2a08      	cmp	r2, #8
 80067ee:	d04a      	beq.n	8006886 <HAL_TIM_PWM_ConfigChannel+0xba>
 80067f0:	2a0c      	cmp	r2, #12
 80067f2:	d12a      	bne.n	800684a <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067f4:	0029      	movs	r1, r5
 80067f6:	6800      	ldr	r0, [r0, #0]
 80067f8:	f7ff fede 	bl	80065b8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067fc:	6822      	ldr	r2, [r4, #0]
 80067fe:	69d1      	ldr	r1, [r2, #28]
 8006800:	2380      	movs	r3, #128	; 0x80
 8006802:	011b      	lsls	r3, r3, #4
 8006804:	430b      	orrs	r3, r1
 8006806:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006808:	6822      	ldr	r2, [r4, #0]
 800680a:	69d3      	ldr	r3, [r2, #28]
 800680c:	4929      	ldr	r1, [pc, #164]	; (80068b4 <HAL_TIM_PWM_ConfigChannel+0xe8>)
 800680e:	400b      	ands	r3, r1
 8006810:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006812:	6821      	ldr	r1, [r4, #0]
 8006814:	69cb      	ldr	r3, [r1, #28]
 8006816:	692a      	ldr	r2, [r5, #16]
 8006818:	0212      	lsls	r2, r2, #8
 800681a:	4313      	orrs	r3, r2
 800681c:	61cb      	str	r3, [r1, #28]
    break;
 800681e:	e014      	b.n	800684a <HAL_TIM_PWM_ConfigChannel+0x7e>
  switch (Channel)
 8006820:	2a00      	cmp	r2, #0
 8006822:	d112      	bne.n	800684a <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006824:	0029      	movs	r1, r5
 8006826:	6800      	ldr	r0, [r0, #0]
 8006828:	f7ff fe36 	bl	8006498 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800682c:	6822      	ldr	r2, [r4, #0]
 800682e:	6993      	ldr	r3, [r2, #24]
 8006830:	2108      	movs	r1, #8
 8006832:	430b      	orrs	r3, r1
 8006834:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006836:	6822      	ldr	r2, [r4, #0]
 8006838:	6993      	ldr	r3, [r2, #24]
 800683a:	3904      	subs	r1, #4
 800683c:	438b      	bics	r3, r1
 800683e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006840:	6822      	ldr	r2, [r4, #0]
 8006842:	6993      	ldr	r3, [r2, #24]
 8006844:	6929      	ldr	r1, [r5, #16]
 8006846:	430b      	orrs	r3, r1
 8006848:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 800684a:	2201      	movs	r2, #1
 800684c:	233d      	movs	r3, #61	; 0x3d
 800684e:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8006850:	2200      	movs	r2, #0
 8006852:	3b01      	subs	r3, #1
 8006854:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8006856:	2000      	movs	r0, #0
}
 8006858:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800685a:	0029      	movs	r1, r5
 800685c:	6800      	ldr	r0, [r0, #0]
 800685e:	f7ff ff71 	bl	8006744 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006862:	6822      	ldr	r2, [r4, #0]
 8006864:	6991      	ldr	r1, [r2, #24]
 8006866:	2380      	movs	r3, #128	; 0x80
 8006868:	011b      	lsls	r3, r3, #4
 800686a:	430b      	orrs	r3, r1
 800686c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800686e:	6822      	ldr	r2, [r4, #0]
 8006870:	6993      	ldr	r3, [r2, #24]
 8006872:	4910      	ldr	r1, [pc, #64]	; (80068b4 <HAL_TIM_PWM_ConfigChannel+0xe8>)
 8006874:	400b      	ands	r3, r1
 8006876:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006878:	6821      	ldr	r1, [r4, #0]
 800687a:	698b      	ldr	r3, [r1, #24]
 800687c:	692a      	ldr	r2, [r5, #16]
 800687e:	0212      	lsls	r2, r2, #8
 8006880:	4313      	orrs	r3, r2
 8006882:	618b      	str	r3, [r1, #24]
    break;
 8006884:	e7e1      	b.n	800684a <HAL_TIM_PWM_ConfigChannel+0x7e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006886:	0029      	movs	r1, r5
 8006888:	6800      	ldr	r0, [r0, #0]
 800688a:	f7ff fe4b 	bl	8006524 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800688e:	6822      	ldr	r2, [r4, #0]
 8006890:	69d3      	ldr	r3, [r2, #28]
 8006892:	2108      	movs	r1, #8
 8006894:	430b      	orrs	r3, r1
 8006896:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006898:	6822      	ldr	r2, [r4, #0]
 800689a:	69d3      	ldr	r3, [r2, #28]
 800689c:	3904      	subs	r1, #4
 800689e:	438b      	bics	r3, r1
 80068a0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068a2:	6822      	ldr	r2, [r4, #0]
 80068a4:	69d3      	ldr	r3, [r2, #28]
 80068a6:	6929      	ldr	r1, [r5, #16]
 80068a8:	430b      	orrs	r3, r1
 80068aa:	61d3      	str	r3, [r2, #28]
    break;
 80068ac:	e7cd      	b.n	800684a <HAL_TIM_PWM_ConfigChannel+0x7e>
  __HAL_LOCK(htim);
 80068ae:	2002      	movs	r0, #2
 80068b0:	e7d2      	b.n	8006858 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80068b2:	46c0      	nop			; (mov r8, r8)
 80068b4:	fffffbff 	.word	0xfffffbff

080068b8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068b8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80068ba:	2401      	movs	r4, #1
 80068bc:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80068be:	6a03      	ldr	r3, [r0, #32]
 80068c0:	43a3      	bics	r3, r4
 80068c2:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80068c4:	6a03      	ldr	r3, [r0, #32]
 80068c6:	408a      	lsls	r2, r1
 80068c8:	431a      	orrs	r2, r3
 80068ca:	6202      	str	r2, [r0, #32]
}
 80068cc:	bd10      	pop	{r4, pc}
	...

080068d0 <HAL_TIM_OC_Start>:
{
 80068d0:	b510      	push	{r4, lr}
 80068d2:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80068d4:	2201      	movs	r2, #1
 80068d6:	6800      	ldr	r0, [r0, #0]
 80068d8:	f7ff ffee 	bl	80068b8 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80068dc:	6823      	ldr	r3, [r4, #0]
 80068de:	4a11      	ldr	r2, [pc, #68]	; (8006924 <HAL_TIM_OC_Start+0x54>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d019      	beq.n	8006918 <HAL_TIM_OC_Start+0x48>
 80068e4:	4a10      	ldr	r2, [pc, #64]	; (8006928 <HAL_TIM_OC_Start+0x58>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d018      	beq.n	800691c <HAL_TIM_OC_Start+0x4c>
 80068ea:	4a10      	ldr	r2, [pc, #64]	; (800692c <HAL_TIM_OC_Start+0x5c>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d017      	beq.n	8006920 <HAL_TIM_OC_Start+0x50>
 80068f0:	4a0f      	ldr	r2, [pc, #60]	; (8006930 <HAL_TIM_OC_Start+0x60>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d00e      	beq.n	8006914 <HAL_TIM_OC_Start+0x44>
 80068f6:	2200      	movs	r2, #0
 80068f8:	2a00      	cmp	r2, #0
 80068fa:	d004      	beq.n	8006906 <HAL_TIM_OC_Start+0x36>
    __HAL_TIM_MOE_ENABLE(htim);
 80068fc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80068fe:	2280      	movs	r2, #128	; 0x80
 8006900:	0212      	lsls	r2, r2, #8
 8006902:	430a      	orrs	r2, r1
 8006904:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8006906:	6822      	ldr	r2, [r4, #0]
 8006908:	6813      	ldr	r3, [r2, #0]
 800690a:	2101      	movs	r1, #1
 800690c:	430b      	orrs	r3, r1
 800690e:	6013      	str	r3, [r2, #0]
}
 8006910:	2000      	movs	r0, #0
 8006912:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006914:	2201      	movs	r2, #1
 8006916:	e7ef      	b.n	80068f8 <HAL_TIM_OC_Start+0x28>
 8006918:	2201      	movs	r2, #1
 800691a:	e7ed      	b.n	80068f8 <HAL_TIM_OC_Start+0x28>
 800691c:	2201      	movs	r2, #1
 800691e:	e7eb      	b.n	80068f8 <HAL_TIM_OC_Start+0x28>
 8006920:	2201      	movs	r2, #1
 8006922:	e7e9      	b.n	80068f8 <HAL_TIM_OC_Start+0x28>
 8006924:	40012c00 	.word	0x40012c00
 8006928:	40014000 	.word	0x40014000
 800692c:	40014400 	.word	0x40014400
 8006930:	40014800 	.word	0x40014800

08006934 <HAL_TIM_PWM_Start>:
{
 8006934:	b510      	push	{r4, lr}
 8006936:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006938:	2201      	movs	r2, #1
 800693a:	6800      	ldr	r0, [r0, #0]
 800693c:	f7ff ffbc 	bl	80068b8 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006940:	6823      	ldr	r3, [r4, #0]
 8006942:	4a11      	ldr	r2, [pc, #68]	; (8006988 <HAL_TIM_PWM_Start+0x54>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d019      	beq.n	800697c <HAL_TIM_PWM_Start+0x48>
 8006948:	4a10      	ldr	r2, [pc, #64]	; (800698c <HAL_TIM_PWM_Start+0x58>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d018      	beq.n	8006980 <HAL_TIM_PWM_Start+0x4c>
 800694e:	4a10      	ldr	r2, [pc, #64]	; (8006990 <HAL_TIM_PWM_Start+0x5c>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d017      	beq.n	8006984 <HAL_TIM_PWM_Start+0x50>
 8006954:	4a0f      	ldr	r2, [pc, #60]	; (8006994 <HAL_TIM_PWM_Start+0x60>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d00e      	beq.n	8006978 <HAL_TIM_PWM_Start+0x44>
 800695a:	2200      	movs	r2, #0
 800695c:	2a00      	cmp	r2, #0
 800695e:	d004      	beq.n	800696a <HAL_TIM_PWM_Start+0x36>
    __HAL_TIM_MOE_ENABLE(htim);
 8006960:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8006962:	2280      	movs	r2, #128	; 0x80
 8006964:	0212      	lsls	r2, r2, #8
 8006966:	430a      	orrs	r2, r1
 8006968:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800696a:	6822      	ldr	r2, [r4, #0]
 800696c:	6813      	ldr	r3, [r2, #0]
 800696e:	2101      	movs	r1, #1
 8006970:	430b      	orrs	r3, r1
 8006972:	6013      	str	r3, [r2, #0]
}
 8006974:	2000      	movs	r0, #0
 8006976:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006978:	2201      	movs	r2, #1
 800697a:	e7ef      	b.n	800695c <HAL_TIM_PWM_Start+0x28>
 800697c:	2201      	movs	r2, #1
 800697e:	e7ed      	b.n	800695c <HAL_TIM_PWM_Start+0x28>
 8006980:	2201      	movs	r2, #1
 8006982:	e7eb      	b.n	800695c <HAL_TIM_PWM_Start+0x28>
 8006984:	2201      	movs	r2, #1
 8006986:	e7e9      	b.n	800695c <HAL_TIM_PWM_Start+0x28>
 8006988:	40012c00 	.word	0x40012c00
 800698c:	40014000 	.word	0x40014000
 8006990:	40014400 	.word	0x40014400
 8006994:	40014800 	.word	0x40014800

08006998 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006998:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  tmp = TIM_CCER_CC1NE << Channel;
 800699a:	2404      	movs	r4, #4
 800699c:	408c      	lsls	r4, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800699e:	6a03      	ldr	r3, [r0, #32]
 80069a0:	43a3      	bics	r3, r4
 80069a2:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 80069a4:	6a03      	ldr	r3, [r0, #32]
 80069a6:	408a      	lsls	r2, r1
 80069a8:	431a      	orrs	r2, r3
 80069aa:	6202      	str	r2, [r0, #32]
}
 80069ac:	bd10      	pop	{r4, pc}

080069ae <HAL_TIMEx_PWMN_Start>:
{
 80069ae:	b510      	push	{r4, lr}
 80069b0:	0004      	movs	r4, r0
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80069b2:	2204      	movs	r2, #4
 80069b4:	6800      	ldr	r0, [r0, #0]
 80069b6:	f7ff ffef 	bl	8006998 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80069ba:	6822      	ldr	r2, [r4, #0]
 80069bc:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80069be:	2380      	movs	r3, #128	; 0x80
 80069c0:	021b      	lsls	r3, r3, #8
 80069c2:	430b      	orrs	r3, r1
 80069c4:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80069c6:	6822      	ldr	r2, [r4, #0]
 80069c8:	6813      	ldr	r3, [r2, #0]
 80069ca:	2101      	movs	r1, #1
 80069cc:	430b      	orrs	r3, r1
 80069ce:	6013      	str	r3, [r2, #0]
}
 80069d0:	2000      	movs	r0, #0
 80069d2:	bd10      	pop	{r4, pc}

080069d4 <HAL_UART_MspInit>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80069d4:	4770      	bx	lr
	...

080069d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069d8:	b570      	push	{r4, r5, r6, lr}
 80069da:	0004      	movs	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069dc:	6883      	ldr	r3, [r0, #8]
 80069de:	6902      	ldr	r2, [r0, #16]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	6942      	ldr	r2, [r0, #20]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	69c2      	ldr	r2, [r0, #28]
 80069e8:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80069ea:	6801      	ldr	r1, [r0, #0]
 80069ec:	680a      	ldr	r2, [r1, #0]
 80069ee:	4864      	ldr	r0, [pc, #400]	; (8006b80 <UART_SetConfig+0x1a8>)
 80069f0:	4002      	ands	r2, r0
 80069f2:	4313      	orrs	r3, r2
 80069f4:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069f6:	6822      	ldr	r2, [r4, #0]
 80069f8:	6853      	ldr	r3, [r2, #4]
 80069fa:	4962      	ldr	r1, [pc, #392]	; (8006b84 <UART_SetConfig+0x1ac>)
 80069fc:	400b      	ands	r3, r1
 80069fe:	68e1      	ldr	r1, [r4, #12]
 8006a00:	430b      	orrs	r3, r1
 8006a02:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8006a04:	69a3      	ldr	r3, [r4, #24]
 8006a06:	6a22      	ldr	r2, [r4, #32]
 8006a08:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8006a0a:	6821      	ldr	r1, [r4, #0]
 8006a0c:	688a      	ldr	r2, [r1, #8]
 8006a0e:	485e      	ldr	r0, [pc, #376]	; (8006b88 <UART_SetConfig+0x1b0>)
 8006a10:	4002      	ands	r2, r0
 8006a12:	4313      	orrs	r3, r2
 8006a14:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a16:	6825      	ldr	r5, [r4, #0]
 8006a18:	4b5c      	ldr	r3, [pc, #368]	; (8006b8c <UART_SetConfig+0x1b4>)
 8006a1a:	429d      	cmp	r5, r3
 8006a1c:	d026      	beq.n	8006a6c <UART_SetConfig+0x94>
 8006a1e:	4b5c      	ldr	r3, [pc, #368]	; (8006b90 <UART_SetConfig+0x1b8>)
 8006a20:	429d      	cmp	r5, r3
 8006a22:	d03b      	beq.n	8006a9c <UART_SetConfig+0xc4>
 8006a24:	4b5b      	ldr	r3, [pc, #364]	; (8006b94 <UART_SetConfig+0x1bc>)
 8006a26:	429d      	cmp	r5, r3
 8006a28:	d03a      	beq.n	8006aa0 <UART_SetConfig+0xc8>
 8006a2a:	4b5b      	ldr	r3, [pc, #364]	; (8006b98 <UART_SetConfig+0x1c0>)
 8006a2c:	429d      	cmp	r5, r3
 8006a2e:	d031      	beq.n	8006a94 <UART_SetConfig+0xbc>
 8006a30:	2310      	movs	r3, #16
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a32:	2280      	movs	r2, #128	; 0x80
 8006a34:	0212      	lsls	r2, r2, #8
 8006a36:	69e1      	ldr	r1, [r4, #28]
 8006a38:	4291      	cmp	r1, r2
 8006a3a:	d033      	beq.n	8006aa4 <UART_SetConfig+0xcc>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d100      	bne.n	8006a42 <UART_SetConfig+0x6a>
 8006a40:	e083      	b.n	8006b4a <UART_SetConfig+0x172>
 8006a42:	d800      	bhi.n	8006a46 <UART_SetConfig+0x6e>
 8006a44:	e073      	b.n	8006b2e <UART_SetConfig+0x156>
 8006a46:	2b04      	cmp	r3, #4
 8006a48:	d100      	bne.n	8006a4c <UART_SetConfig+0x74>
 8006a4a:	e08a      	b.n	8006b62 <UART_SetConfig+0x18a>
 8006a4c:	2b08      	cmp	r3, #8
 8006a4e:	d000      	beq.n	8006a52 <UART_SetConfig+0x7a>
 8006a50:	e093      	b.n	8006b7a <UART_SetConfig+0x1a2>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006a52:	6861      	ldr	r1, [r4, #4]
 8006a54:	0848      	lsrs	r0, r1, #1
 8006a56:	2380      	movs	r3, #128	; 0x80
 8006a58:	021b      	lsls	r3, r3, #8
 8006a5a:	469c      	mov	ip, r3
 8006a5c:	4460      	add	r0, ip
 8006a5e:	f7f9 fb79 	bl	8000154 <__udivsi3>
 8006a62:	0400      	lsls	r0, r0, #16
 8006a64:	0c00      	lsrs	r0, r0, #16
 8006a66:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a68:	2000      	movs	r0, #0
        break;
 8006a6a:	e045      	b.n	8006af8 <UART_SetConfig+0x120>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a6c:	4b4b      	ldr	r3, [pc, #300]	; (8006b9c <UART_SetConfig+0x1c4>)
 8006a6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a70:	2303      	movs	r3, #3
 8006a72:	4013      	ands	r3, r2
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d009      	beq.n	8006a8c <UART_SetConfig+0xb4>
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d005      	beq.n	8006a88 <UART_SetConfig+0xb0>
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d007      	beq.n	8006a90 <UART_SetConfig+0xb8>
 8006a80:	2b03      	cmp	r3, #3
 8006a82:	d009      	beq.n	8006a98 <UART_SetConfig+0xc0>
 8006a84:	2310      	movs	r3, #16
 8006a86:	e7d4      	b.n	8006a32 <UART_SetConfig+0x5a>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	e7d2      	b.n	8006a32 <UART_SetConfig+0x5a>
 8006a8c:	2304      	movs	r3, #4
 8006a8e:	e7d0      	b.n	8006a32 <UART_SetConfig+0x5a>
 8006a90:	2308      	movs	r3, #8
 8006a92:	e7ce      	b.n	8006a32 <UART_SetConfig+0x5a>
 8006a94:	2300      	movs	r3, #0
 8006a96:	e7cc      	b.n	8006a32 <UART_SetConfig+0x5a>
 8006a98:	2302      	movs	r3, #2
 8006a9a:	e7ca      	b.n	8006a32 <UART_SetConfig+0x5a>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	e7c8      	b.n	8006a32 <UART_SetConfig+0x5a>
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	e7c6      	b.n	8006a32 <UART_SetConfig+0x5a>
    switch (clocksource)
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d028      	beq.n	8006afa <UART_SetConfig+0x122>
 8006aa8:	d90f      	bls.n	8006aca <UART_SetConfig+0xf2>
 8006aaa:	2b04      	cmp	r3, #4
 8006aac:	d030      	beq.n	8006b10 <UART_SetConfig+0x138>
 8006aae:	2b08      	cmp	r3, #8
 8006ab0:	d13a      	bne.n	8006b28 <UART_SetConfig+0x150>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006ab2:	6863      	ldr	r3, [r4, #4]
 8006ab4:	0858      	lsrs	r0, r3, #1
 8006ab6:	2380      	movs	r3, #128	; 0x80
 8006ab8:	025b      	lsls	r3, r3, #9
 8006aba:	469c      	mov	ip, r3
 8006abc:	4460      	add	r0, ip
 8006abe:	6861      	ldr	r1, [r4, #4]
 8006ac0:	f7f9 fb48 	bl	8000154 <__udivsi3>
 8006ac4:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ac6:	2000      	movs	r0, #0
        break;
 8006ac8:	e00c      	b.n	8006ae4 <UART_SetConfig+0x10c>
    switch (clocksource)
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d12c      	bne.n	8006b28 <UART_SetConfig+0x150>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006ace:	f7ff fcb7 	bl	8006440 <HAL_RCC_GetPCLK1Freq>
 8006ad2:	0040      	lsls	r0, r0, #1
 8006ad4:	6863      	ldr	r3, [r4, #4]
 8006ad6:	085b      	lsrs	r3, r3, #1
 8006ad8:	18c0      	adds	r0, r0, r3
 8006ada:	6861      	ldr	r1, [r4, #4]
 8006adc:	f7f9 fb3a 	bl	8000154 <__udivsi3>
 8006ae0:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ae2:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8006ae4:	220f      	movs	r2, #15
 8006ae6:	0019      	movs	r1, r3
 8006ae8:	4391      	bics	r1, r2
 8006aea:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006aec:	105b      	asrs	r3, r3, #1
 8006aee:	2107      	movs	r1, #7
 8006af0:	400b      	ands	r3, r1
 8006af2:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 8006af4:	6822      	ldr	r2, [r4, #0]
 8006af6:	60d3      	str	r3, [r2, #12]
    }
  }

  return ret;

}
 8006af8:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006afa:	6863      	ldr	r3, [r4, #4]
 8006afc:	0858      	lsrs	r0, r3, #1
 8006afe:	4b28      	ldr	r3, [pc, #160]	; (8006ba0 <UART_SetConfig+0x1c8>)
 8006b00:	469c      	mov	ip, r3
 8006b02:	4460      	add	r0, ip
 8006b04:	6861      	ldr	r1, [r4, #4]
 8006b06:	f7f9 fb25 	bl	8000154 <__udivsi3>
 8006b0a:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b0c:	2000      	movs	r0, #0
        break;
 8006b0e:	e7e9      	b.n	8006ae4 <UART_SetConfig+0x10c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006b10:	f7ff fbac 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8006b14:	0040      	lsls	r0, r0, #1
 8006b16:	6863      	ldr	r3, [r4, #4]
 8006b18:	085b      	lsrs	r3, r3, #1
 8006b1a:	18c0      	adds	r0, r0, r3
 8006b1c:	6861      	ldr	r1, [r4, #4]
 8006b1e:	f7f9 fb19 	bl	8000154 <__udivsi3>
 8006b22:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b24:	2000      	movs	r0, #0
        break;
 8006b26:	e7dd      	b.n	8006ae4 <UART_SetConfig+0x10c>
        ret = HAL_ERROR;
 8006b28:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	e7da      	b.n	8006ae4 <UART_SetConfig+0x10c>
    switch (clocksource)
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d123      	bne.n	8006b7a <UART_SetConfig+0x1a2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006b32:	f7ff fc85 	bl	8006440 <HAL_RCC_GetPCLK1Freq>
 8006b36:	6861      	ldr	r1, [r4, #4]
 8006b38:	084b      	lsrs	r3, r1, #1
 8006b3a:	18c0      	adds	r0, r0, r3
 8006b3c:	f7f9 fb0a 	bl	8000154 <__udivsi3>
 8006b40:	0400      	lsls	r0, r0, #16
 8006b42:	0c00      	lsrs	r0, r0, #16
 8006b44:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b46:	2000      	movs	r0, #0
        break;
 8006b48:	e7d6      	b.n	8006af8 <UART_SetConfig+0x120>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006b4a:	6861      	ldr	r1, [r4, #4]
 8006b4c:	0848      	lsrs	r0, r1, #1
 8006b4e:	4b15      	ldr	r3, [pc, #84]	; (8006ba4 <UART_SetConfig+0x1cc>)
 8006b50:	469c      	mov	ip, r3
 8006b52:	4460      	add	r0, ip
 8006b54:	f7f9 fafe 	bl	8000154 <__udivsi3>
 8006b58:	0400      	lsls	r0, r0, #16
 8006b5a:	0c00      	lsrs	r0, r0, #16
 8006b5c:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b5e:	2000      	movs	r0, #0
        break;
 8006b60:	e7ca      	b.n	8006af8 <UART_SetConfig+0x120>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006b62:	f7ff fb83 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8006b66:	6861      	ldr	r1, [r4, #4]
 8006b68:	084b      	lsrs	r3, r1, #1
 8006b6a:	18c0      	adds	r0, r0, r3
 8006b6c:	f7f9 faf2 	bl	8000154 <__udivsi3>
 8006b70:	0400      	lsls	r0, r0, #16
 8006b72:	0c00      	lsrs	r0, r0, #16
 8006b74:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b76:	2000      	movs	r0, #0
        break;
 8006b78:	e7be      	b.n	8006af8 <UART_SetConfig+0x120>
        ret = HAL_ERROR;
 8006b7a:	2001      	movs	r0, #1
 8006b7c:	e7bc      	b.n	8006af8 <UART_SetConfig+0x120>
 8006b7e:	46c0      	nop			; (mov r8, r8)
 8006b80:	efff69f3 	.word	0xefff69f3
 8006b84:	ffffcfff 	.word	0xffffcfff
 8006b88:	fffff4ff 	.word	0xfffff4ff
 8006b8c:	40013800 	.word	0x40013800
 8006b90:	40004400 	.word	0x40004400
 8006b94:	40004800 	.word	0x40004800
 8006b98:	40004c00 	.word	0x40004c00
 8006b9c:	40021000 	.word	0x40021000
 8006ba0:	00f42400 	.word	0x00f42400
 8006ba4:	007a1200 	.word	0x007a1200

08006ba8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ba8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006baa:	07db      	lsls	r3, r3, #31
 8006bac:	d506      	bpl.n	8006bbc <UART_AdvFeatureConfig+0x14>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bae:	6802      	ldr	r2, [r0, #0]
 8006bb0:	6853      	ldr	r3, [r2, #4]
 8006bb2:	492c      	ldr	r1, [pc, #176]	; (8006c64 <UART_AdvFeatureConfig+0xbc>)
 8006bb4:	400b      	ands	r3, r1
 8006bb6:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8006bb8:	430b      	orrs	r3, r1
 8006bba:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bbc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006bbe:	079b      	lsls	r3, r3, #30
 8006bc0:	d506      	bpl.n	8006bd0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bc2:	6802      	ldr	r2, [r0, #0]
 8006bc4:	6853      	ldr	r3, [r2, #4]
 8006bc6:	4928      	ldr	r1, [pc, #160]	; (8006c68 <UART_AdvFeatureConfig+0xc0>)
 8006bc8:	400b      	ands	r3, r1
 8006bca:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006bcc:	430b      	orrs	r3, r1
 8006bce:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006bd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006bd2:	075b      	lsls	r3, r3, #29
 8006bd4:	d506      	bpl.n	8006be4 <UART_AdvFeatureConfig+0x3c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bd6:	6802      	ldr	r2, [r0, #0]
 8006bd8:	6853      	ldr	r3, [r2, #4]
 8006bda:	4924      	ldr	r1, [pc, #144]	; (8006c6c <UART_AdvFeatureConfig+0xc4>)
 8006bdc:	400b      	ands	r3, r1
 8006bde:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8006be0:	430b      	orrs	r3, r1
 8006be2:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006be4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006be6:	071b      	lsls	r3, r3, #28
 8006be8:	d506      	bpl.n	8006bf8 <UART_AdvFeatureConfig+0x50>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006bea:	6802      	ldr	r2, [r0, #0]
 8006bec:	6853      	ldr	r3, [r2, #4]
 8006bee:	4920      	ldr	r1, [pc, #128]	; (8006c70 <UART_AdvFeatureConfig+0xc8>)
 8006bf0:	400b      	ands	r3, r1
 8006bf2:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006bf4:	430b      	orrs	r3, r1
 8006bf6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006bf8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006bfa:	06db      	lsls	r3, r3, #27
 8006bfc:	d506      	bpl.n	8006c0c <UART_AdvFeatureConfig+0x64>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bfe:	6802      	ldr	r2, [r0, #0]
 8006c00:	6893      	ldr	r3, [r2, #8]
 8006c02:	491c      	ldr	r1, [pc, #112]	; (8006c74 <UART_AdvFeatureConfig+0xcc>)
 8006c04:	400b      	ands	r3, r1
 8006c06:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8006c08:	430b      	orrs	r3, r1
 8006c0a:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c0e:	069b      	lsls	r3, r3, #26
 8006c10:	d506      	bpl.n	8006c20 <UART_AdvFeatureConfig+0x78>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c12:	6802      	ldr	r2, [r0, #0]
 8006c14:	6893      	ldr	r3, [r2, #8]
 8006c16:	4918      	ldr	r1, [pc, #96]	; (8006c78 <UART_AdvFeatureConfig+0xd0>)
 8006c18:	400b      	ands	r3, r1
 8006c1a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8006c1c:	430b      	orrs	r3, r1
 8006c1e:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c20:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c22:	065b      	lsls	r3, r3, #25
 8006c24:	d50b      	bpl.n	8006c3e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c26:	6802      	ldr	r2, [r0, #0]
 8006c28:	6853      	ldr	r3, [r2, #4]
 8006c2a:	4914      	ldr	r1, [pc, #80]	; (8006c7c <UART_AdvFeatureConfig+0xd4>)
 8006c2c:	400b      	ands	r3, r1
 8006c2e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006c30:	430b      	orrs	r3, r1
 8006c32:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c34:	2380      	movs	r3, #128	; 0x80
 8006c36:	035b      	lsls	r3, r3, #13
 8006c38:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d00a      	beq.n	8006c54 <UART_AdvFeatureConfig+0xac>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c3e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c40:	061b      	lsls	r3, r3, #24
 8006c42:	d506      	bpl.n	8006c52 <UART_AdvFeatureConfig+0xaa>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c44:	6802      	ldr	r2, [r0, #0]
 8006c46:	6853      	ldr	r3, [r2, #4]
 8006c48:	490d      	ldr	r1, [pc, #52]	; (8006c80 <UART_AdvFeatureConfig+0xd8>)
 8006c4a:	400b      	ands	r3, r1
 8006c4c:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006c4e:	430b      	orrs	r3, r1
 8006c50:	6053      	str	r3, [r2, #4]
  }
}
 8006c52:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c54:	6802      	ldr	r2, [r0, #0]
 8006c56:	6853      	ldr	r3, [r2, #4]
 8006c58:	490a      	ldr	r1, [pc, #40]	; (8006c84 <UART_AdvFeatureConfig+0xdc>)
 8006c5a:	400b      	ands	r3, r1
 8006c5c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006c5e:	430b      	orrs	r3, r1
 8006c60:	6053      	str	r3, [r2, #4]
 8006c62:	e7ec      	b.n	8006c3e <UART_AdvFeatureConfig+0x96>
 8006c64:	fffdffff 	.word	0xfffdffff
 8006c68:	fffeffff 	.word	0xfffeffff
 8006c6c:	fffbffff 	.word	0xfffbffff
 8006c70:	ffff7fff 	.word	0xffff7fff
 8006c74:	ffffefff 	.word	0xffffefff
 8006c78:	ffffdfff 	.word	0xffffdfff
 8006c7c:	ffefffff 	.word	0xffefffff
 8006c80:	fff7ffff 	.word	0xfff7ffff
 8006c84:	ff9fffff 	.word	0xff9fffff

08006c88 <UART_CheckIdleState>:
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	66c3      	str	r3, [r0, #108]	; 0x6c
    }
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	2169      	movs	r1, #105	; 0x69
 8006c90:	5442      	strb	r2, [r0, r1]
  huart->RxState = HAL_UART_STATE_READY;
 8006c92:	3101      	adds	r1, #1
 8006c94:	5442      	strb	r2, [r0, r1]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c96:	3248      	adds	r2, #72	; 0x48
 8006c98:	5483      	strb	r3, [r0, r2]

  return HAL_OK;
}
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	4770      	bx	lr
	...

08006ca0 <HAL_UART_Init>:
{
 8006ca0:	b510      	push	{r4, lr}
 8006ca2:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8006ca4:	d030      	beq.n	8006d08 <HAL_UART_Init+0x68>
  if(huart->gState == HAL_UART_STATE_RESET)
 8006ca6:	2369      	movs	r3, #105	; 0x69
 8006ca8:	5cc3      	ldrb	r3, [r0, r3]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d022      	beq.n	8006cf4 <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8006cae:	2224      	movs	r2, #36	; 0x24
 8006cb0:	2369      	movs	r3, #105	; 0x69
 8006cb2:	54e2      	strb	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8006cb4:	6822      	ldr	r2, [r4, #0]
 8006cb6:	6813      	ldr	r3, [r2, #0]
 8006cb8:	2101      	movs	r1, #1
 8006cba:	438b      	bics	r3, r1
 8006cbc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cbe:	0020      	movs	r0, r4
 8006cc0:	f7ff fe8a 	bl	80069d8 <UART_SetConfig>
 8006cc4:	2801      	cmp	r0, #1
 8006cc6:	d014      	beq.n	8006cf2 <HAL_UART_Init+0x52>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d118      	bne.n	8006d00 <HAL_UART_Init+0x60>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006cce:	6822      	ldr	r2, [r4, #0]
 8006cd0:	6853      	ldr	r3, [r2, #4]
 8006cd2:	490e      	ldr	r1, [pc, #56]	; (8006d0c <HAL_UART_Init+0x6c>)
 8006cd4:	400b      	ands	r3, r1
 8006cd6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006cd8:	6822      	ldr	r2, [r4, #0]
 8006cda:	6893      	ldr	r3, [r2, #8]
 8006cdc:	2108      	movs	r1, #8
 8006cde:	438b      	bics	r3, r1
 8006ce0:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006ce2:	6822      	ldr	r2, [r4, #0]
 8006ce4:	6813      	ldr	r3, [r2, #0]
 8006ce6:	3907      	subs	r1, #7
 8006ce8:	430b      	orrs	r3, r1
 8006cea:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006cec:	0020      	movs	r0, r4
 8006cee:	f7ff ffcb 	bl	8006c88 <UART_CheckIdleState>
}
 8006cf2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	3368      	adds	r3, #104	; 0x68
 8006cf8:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8006cfa:	f7ff fe6b 	bl	80069d4 <HAL_UART_MspInit>
 8006cfe:	e7d6      	b.n	8006cae <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8006d00:	0020      	movs	r0, r4
 8006d02:	f7ff ff51 	bl	8006ba8 <UART_AdvFeatureConfig>
 8006d06:	e7e2      	b.n	8006cce <HAL_UART_Init+0x2e>
    return HAL_ERROR;
 8006d08:	2001      	movs	r0, #1
 8006d0a:	e7f2      	b.n	8006cf2 <HAL_UART_Init+0x52>
 8006d0c:	fffff7ff 	.word	0xfffff7ff

08006d10 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8006d10:	b510      	push	{r4, lr}
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006d12:	4b20      	ldr	r3, [pc, #128]	; (8006d94 <SystemCoreClockUpdate+0x84>)
 8006d14:	685a      	ldr	r2, [r3, #4]
 8006d16:	230c      	movs	r3, #12
 8006d18:	4013      	ands	r3, r2

  switch (tmp)
 8006d1a:	2b04      	cmp	r3, #4
 8006d1c:	d016      	beq.n	8006d4c <SystemCoreClockUpdate+0x3c>
 8006d1e:	2b08      	cmp	r3, #8
 8006d20:	d018      	beq.n	8006d54 <SystemCoreClockUpdate+0x44>
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d003      	beq.n	8006d2e <SystemCoreClockUpdate+0x1e>
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8006d26:	4a1c      	ldr	r2, [pc, #112]	; (8006d98 <SystemCoreClockUpdate+0x88>)
 8006d28:	4b1c      	ldr	r3, [pc, #112]	; (8006d9c <SystemCoreClockUpdate+0x8c>)
 8006d2a:	601a      	str	r2, [r3, #0]
      break;
 8006d2c:	e002      	b.n	8006d34 <SystemCoreClockUpdate+0x24>
      SystemCoreClock = HSI_VALUE;
 8006d2e:	4a1a      	ldr	r2, [pc, #104]	; (8006d98 <SystemCoreClockUpdate+0x88>)
 8006d30:	4b1a      	ldr	r3, [pc, #104]	; (8006d9c <SystemCoreClockUpdate+0x8c>)
 8006d32:	601a      	str	r2, [r3, #0]
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006d34:	4b17      	ldr	r3, [pc, #92]	; (8006d94 <SystemCoreClockUpdate+0x84>)
 8006d36:	685a      	ldr	r2, [r3, #4]
 8006d38:	0912      	lsrs	r2, r2, #4
 8006d3a:	230f      	movs	r3, #15
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	4a18      	ldr	r2, [pc, #96]	; (8006da0 <SystemCoreClockUpdate+0x90>)
 8006d40:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8006d42:	4a16      	ldr	r2, [pc, #88]	; (8006d9c <SystemCoreClockUpdate+0x8c>)
 8006d44:	6811      	ldr	r1, [r2, #0]
 8006d46:	40d9      	lsrs	r1, r3
 8006d48:	6011      	str	r1, [r2, #0]
}
 8006d4a:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 8006d4c:	4a12      	ldr	r2, [pc, #72]	; (8006d98 <SystemCoreClockUpdate+0x88>)
 8006d4e:	4b13      	ldr	r3, [pc, #76]	; (8006d9c <SystemCoreClockUpdate+0x8c>)
 8006d50:	601a      	str	r2, [r3, #0]
      break;
 8006d52:	e7ef      	b.n	8006d34 <SystemCoreClockUpdate+0x24>
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 8006d54:	4a0f      	ldr	r2, [pc, #60]	; (8006d94 <SystemCoreClockUpdate+0x84>)
 8006d56:	6854      	ldr	r4, [r2, #4]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8006d58:	6853      	ldr	r3, [r2, #4]
 8006d5a:	21c0      	movs	r1, #192	; 0xc0
 8006d5c:	0249      	lsls	r1, r1, #9
 8006d5e:	400b      	ands	r3, r1
      pllmull = ( pllmull >> 18) + 2;
 8006d60:	0ca4      	lsrs	r4, r4, #18
 8006d62:	210f      	movs	r1, #15
 8006d64:	400c      	ands	r4, r1
 8006d66:	3402      	adds	r4, #2
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 8006d68:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006d6a:	4011      	ands	r1, r2
 8006d6c:	3101      	adds	r1, #1
      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8006d6e:	2280      	movs	r2, #128	; 0x80
 8006d70:	0252      	lsls	r2, r2, #9
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d006      	beq.n	8006d84 <SystemCoreClockUpdate+0x74>
        SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 8006d76:	4808      	ldr	r0, [pc, #32]	; (8006d98 <SystemCoreClockUpdate+0x88>)
 8006d78:	f7f9 f9ec 	bl	8000154 <__udivsi3>
 8006d7c:	4344      	muls	r4, r0
 8006d7e:	4b07      	ldr	r3, [pc, #28]	; (8006d9c <SystemCoreClockUpdate+0x8c>)
 8006d80:	601c      	str	r4, [r3, #0]
 8006d82:	e7d7      	b.n	8006d34 <SystemCoreClockUpdate+0x24>
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8006d84:	4804      	ldr	r0, [pc, #16]	; (8006d98 <SystemCoreClockUpdate+0x88>)
 8006d86:	f7f9 f9e5 	bl	8000154 <__udivsi3>
 8006d8a:	4344      	muls	r4, r0
 8006d8c:	4b03      	ldr	r3, [pc, #12]	; (8006d9c <SystemCoreClockUpdate+0x8c>)
 8006d8e:	601c      	str	r4, [r3, #0]
 8006d90:	e7d0      	b.n	8006d34 <SystemCoreClockUpdate+0x24>
 8006d92:	46c0      	nop			; (mov r8, r8)
 8006d94:	40021000 	.word	0x40021000
 8006d98:	007a1200 	.word	0x007a1200
 8006d9c:	200001cc 	.word	0x200001cc
 8006da0:	0800cb84 	.word	0x0800cb84

08006da4 <uart_irq>:
/******************************************************************************
 * INTERRUPTS HANDLING
 ******************************************************************************/

static void uart_irq(UARTName uart_name)
{
 8006da4:	b510      	push	{r4, lr}
    int8_t id = get_uart_index(uart_name);
 8006da6:	f000 fd2d 	bl	8007804 <get_uart_index>
 8006daa:	1e04      	subs	r4, r0, #0

    if (id >= 0) {
 8006dac:	db27      	blt.n	8006dfe <uart_irq+0x5a>
        UART_HandleTypeDef *huart = &uart_handlers[id];
        if (serial_irq_ids[id] != 0) {
 8006dae:	0083      	lsls	r3, r0, #2
 8006db0:	4a1a      	ldr	r2, [pc, #104]	; (8006e1c <uart_irq+0x78>)
 8006db2:	5898      	ldr	r0, [r3, r2]
 8006db4:	2800      	cmp	r0, #0
 8006db6:	d022      	beq.n	8006dfe <uart_irq+0x5a>
            if (__HAL_UART_GET_FLAG(huart, UART_FLAG_TXE) != RESET) {
 8006db8:	00e3      	lsls	r3, r4, #3
 8006dba:	1b1b      	subs	r3, r3, r4
 8006dbc:	011a      	lsls	r2, r3, #4
 8006dbe:	4b18      	ldr	r3, [pc, #96]	; (8006e20 <uart_irq+0x7c>)
 8006dc0:	58d3      	ldr	r3, [r2, r3]
 8006dc2:	69da      	ldr	r2, [r3, #28]
 8006dc4:	0612      	lsls	r2, r2, #24
 8006dc6:	d502      	bpl.n	8006dce <uart_irq+0x2a>
                if (__HAL_UART_GET_IT(huart, UART_IT_TXE) != RESET) {
 8006dc8:	69db      	ldr	r3, [r3, #28]
 8006dca:	061b      	lsls	r3, r3, #24
 8006dcc:	d418      	bmi.n	8006e00 <uart_irq+0x5c>
                    irq_handler(serial_irq_ids[id], TxIrq);
                }
            }
            if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE) != RESET) {
 8006dce:	00e3      	lsls	r3, r4, #3
 8006dd0:	1b1b      	subs	r3, r3, r4
 8006dd2:	011a      	lsls	r2, r3, #4
 8006dd4:	4b12      	ldr	r3, [pc, #72]	; (8006e20 <uart_irq+0x7c>)
 8006dd6:	58d3      	ldr	r3, [r2, r3]
 8006dd8:	69da      	ldr	r2, [r3, #28]
 8006dda:	0692      	lsls	r2, r2, #26
 8006ddc:	d502      	bpl.n	8006de4 <uart_irq+0x40>
                if (__HAL_UART_GET_IT(huart, UART_IT_RXNE) != RESET) {
 8006dde:	69db      	ldr	r3, [r3, #28]
 8006de0:	069b      	lsls	r3, r3, #26
 8006de2:	d412      	bmi.n	8006e0a <uart_irq+0x66>
                    irq_handler(serial_irq_ids[id], RxIrq);
                    /* Flag has been cleared when reading the content */
                }
            }
            if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) != RESET) {
 8006de4:	00e3      	lsls	r3, r4, #3
 8006de6:	1b1c      	subs	r4, r3, r4
 8006de8:	0123      	lsls	r3, r4, #4
 8006dea:	4a0d      	ldr	r2, [pc, #52]	; (8006e20 <uart_irq+0x7c>)
 8006dec:	589b      	ldr	r3, [r3, r2]
 8006dee:	69da      	ldr	r2, [r3, #28]
 8006df0:	0712      	lsls	r2, r2, #28
 8006df2:	d504      	bpl.n	8006dfe <uart_irq+0x5a>
                if (__HAL_UART_GET_IT(huart, UART_IT_ORE) != RESET) {
 8006df4:	69da      	ldr	r2, [r3, #28]
 8006df6:	0712      	lsls	r2, r2, #28
 8006df8:	d501      	bpl.n	8006dfe <uart_irq+0x5a>
                    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006dfa:	2208      	movs	r2, #8
 8006dfc:	621a      	str	r2, [r3, #32]
                }
            }
        }
    }
}
 8006dfe:	bd10      	pop	{r4, pc}
                    irq_handler(serial_irq_ids[id], TxIrq);
 8006e00:	4b08      	ldr	r3, [pc, #32]	; (8006e24 <uart_irq+0x80>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2101      	movs	r1, #1
 8006e06:	4798      	blx	r3
 8006e08:	e7e1      	b.n	8006dce <uart_irq+0x2a>
                    irq_handler(serial_irq_ids[id], RxIrq);
 8006e0a:	00a3      	lsls	r3, r4, #2
 8006e0c:	4a03      	ldr	r2, [pc, #12]	; (8006e1c <uart_irq+0x78>)
 8006e0e:	5898      	ldr	r0, [r3, r2]
 8006e10:	4b04      	ldr	r3, [pc, #16]	; (8006e24 <uart_irq+0x80>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2100      	movs	r1, #0
 8006e16:	4798      	blx	r3
 8006e18:	e7e4      	b.n	8006de4 <uart_irq+0x40>
 8006e1a:	46c0      	nop			; (mov r8, r8)
 8006e1c:	20000c88 	.word	0x20000c88
 8006e20:	20000d1c 	.word	0x20000d1c
 8006e24:	20000c84 	.word	0x20000c84

08006e28 <uart3_8_irq>:
}
#endif

// Used for both USART3_4_IRQn and USART3_8_IRQn
static void uart3_8_irq(void)
{
 8006e28:	b510      	push	{r4, lr}
        uart_irq(UART_8);
    }
#endif
#else // TARGET_STM32F070RB, TARGET_STM32F072RB
#if defined(USART3_BASE)
    if (USART3->ISR & (UART_FLAG_TXE | UART_FLAG_RXNE | UART_FLAG_ORE)) {
 8006e2a:	4b09      	ldr	r3, [pc, #36]	; (8006e50 <uart3_8_irq+0x28>)
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	22a8      	movs	r2, #168	; 0xa8
 8006e30:	421a      	tst	r2, r3
 8006e32:	d105      	bne.n	8006e40 <uart3_8_irq+0x18>
        uart_irq(UART_3);
    }
#endif
#if defined(USART4_BASE)
    if (USART4->ISR & (UART_FLAG_TXE | UART_FLAG_RXNE | UART_FLAG_ORE)) {
 8006e34:	4b07      	ldr	r3, [pc, #28]	; (8006e54 <uart3_8_irq+0x2c>)
 8006e36:	69db      	ldr	r3, [r3, #28]
 8006e38:	22a8      	movs	r2, #168	; 0xa8
 8006e3a:	421a      	tst	r2, r3
 8006e3c:	d104      	bne.n	8006e48 <uart3_8_irq+0x20>
        uart_irq(UART_4);
    }
#endif
#endif
}
 8006e3e:	bd10      	pop	{r4, pc}
        uart_irq(UART_3);
 8006e40:	4803      	ldr	r0, [pc, #12]	; (8006e50 <uart3_8_irq+0x28>)
 8006e42:	f7ff ffaf 	bl	8006da4 <uart_irq>
 8006e46:	e7f5      	b.n	8006e34 <uart3_8_irq+0xc>
        uart_irq(UART_4);
 8006e48:	4802      	ldr	r0, [pc, #8]	; (8006e54 <uart3_8_irq+0x2c>)
 8006e4a:	f7ff ffab 	bl	8006da4 <uart_irq>
}
 8006e4e:	e7f6      	b.n	8006e3e <uart3_8_irq+0x16>
 8006e50:	40004800 	.word	0x40004800
 8006e54:	40004c00 	.word	0x40004c00

08006e58 <uart2_irq>:
{
 8006e58:	b510      	push	{r4, lr}
    uart_irq(UART_2);
 8006e5a:	4802      	ldr	r0, [pc, #8]	; (8006e64 <uart2_irq+0xc>)
 8006e5c:	f7ff ffa2 	bl	8006da4 <uart_irq>
}
 8006e60:	bd10      	pop	{r4, pc}
 8006e62:	46c0      	nop			; (mov r8, r8)
 8006e64:	40004400 	.word	0x40004400

08006e68 <uart1_irq>:
{
 8006e68:	b510      	push	{r4, lr}
    uart_irq(UART_1);
 8006e6a:	4802      	ldr	r0, [pc, #8]	; (8006e74 <uart1_irq+0xc>)
 8006e6c:	f7ff ff9a 	bl	8006da4 <uart_irq>
}
 8006e70:	bd10      	pop	{r4, pc}
 8006e72:	46c0      	nop			; (mov r8, r8)
 8006e74:	40013800 	.word	0x40013800

08006e78 <serial_irq_handler>:

void serial_irq_handler(serial_t *obj, uart_irq_handler handler, uint32_t id)
{
    struct serial_s *obj_s = SERIAL_S(obj);

    irq_handler = handler;
 8006e78:	4b03      	ldr	r3, [pc, #12]	; (8006e88 <serial_irq_handler+0x10>)
 8006e7a:	6019      	str	r1, [r3, #0]
    serial_irq_ids[obj_s->index] = id;
 8006e7c:	6843      	ldr	r3, [r0, #4]
 8006e7e:	009b      	lsls	r3, r3, #2
 8006e80:	4902      	ldr	r1, [pc, #8]	; (8006e8c <serial_irq_handler+0x14>)
 8006e82:	505a      	str	r2, [r3, r1]
}
 8006e84:	4770      	bx	lr
 8006e86:	46c0      	nop			; (mov r8, r8)
 8006e88:	20000c84 	.word	0x20000c84
 8006e8c:	20000c88 	.word	0x20000c88

08006e90 <serial_irq_set>:

void serial_irq_set(serial_t *obj, SerialIrq irq, uint32_t enable)
{
 8006e90:	b570      	push	{r4, r5, r6, lr}
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8006e92:	6845      	ldr	r5, [r0, #4]
    IRQn_Type irq_n = (IRQn_Type)0;
    uint32_t vector = 0;

#if defined(USART1_BASE)
    if (obj_s->uart == UART_1) {
 8006e94:	6803      	ldr	r3, [r0, #0]
 8006e96:	4838      	ldr	r0, [pc, #224]	; (8006f78 <serial_irq_set+0xe8>)
 8006e98:	4283      	cmp	r3, r0
 8006e9a:	d022      	beq.n	8006ee2 <serial_irq_set+0x52>
    uint32_t vector = 0;
 8006e9c:	2000      	movs	r0, #0
    IRQn_Type irq_n = (IRQn_Type)0;
 8006e9e:	2400      	movs	r4, #0
        vector = (uint32_t)&uart1_irq;
    }
#endif

#if defined(USART2_BASE)
    if (obj_s->uart == UART_2) {
 8006ea0:	4e36      	ldr	r6, [pc, #216]	; (8006f7c <serial_irq_set+0xec>)
 8006ea2:	42b3      	cmp	r3, r6
 8006ea4:	d020      	beq.n	8006ee8 <serial_irq_set+0x58>
        vector = (uint32_t)&uart2_irq;
    }
#endif

#if defined(USART3_BASE)
    if (obj_s->uart == UART_3) {
 8006ea6:	4e36      	ldr	r6, [pc, #216]	; (8006f80 <serial_irq_set+0xf0>)
 8006ea8:	42b3      	cmp	r3, r6
 8006eaa:	d020      	beq.n	8006eee <serial_irq_set+0x5e>
        vector = (uint32_t)&uart3_8_irq;
    }
#endif

#if defined(USART4_BASE)
    if (obj_s->uart == UART_4) {
 8006eac:	4e35      	ldr	r6, [pc, #212]	; (8006f84 <serial_irq_set+0xf4>)
 8006eae:	42b3      	cmp	r3, r6
 8006eb0:	d020      	beq.n	8006ef4 <serial_irq_set+0x64>
        irq_n = USART3_8_IRQn;
        vector = (uint32_t)&uart3_8_irq;
    }
#endif

    if (enable) {
 8006eb2:	2a00      	cmp	r2, #0
 8006eb4:	d02b      	beq.n	8006f0e <serial_irq_set+0x7e>
        if (irq == RxIrq) {
 8006eb6:	2900      	cmp	r1, #0
 8006eb8:	d11f      	bne.n	8006efa <serial_irq_set+0x6a>
            __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006eba:	00eb      	lsls	r3, r5, #3
 8006ebc:	1b5d      	subs	r5, r3, r5
 8006ebe:	012b      	lsls	r3, r5, #4
 8006ec0:	4a31      	ldr	r2, [pc, #196]	; (8006f88 <serial_irq_set+0xf8>)
 8006ec2:	589a      	ldr	r2, [r3, r2]
 8006ec4:	6813      	ldr	r3, [r2, #0]
 8006ec6:	3120      	adds	r1, #32
 8006ec8:	430b      	orrs	r3, r1
 8006eca:	6013      	str	r3, [r2, #0]
        } else { // TxIrq
            __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
        }
        NVIC_SetVector(irq_n, vector);
 8006ecc:	0001      	movs	r1, r0
 8006ece:	0020      	movs	r0, r4
 8006ed0:	f7fe fb2c 	bl	800552c <NVIC_SetVector>
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8006ed4:	2c00      	cmp	r4, #0
 8006ed6:	db03      	blt.n	8006ee0 <serial_irq_set+0x50>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ed8:	2301      	movs	r3, #1
 8006eda:	40a3      	lsls	r3, r4
 8006edc:	4a2b      	ldr	r2, [pc, #172]	; (8006f8c <serial_irq_set+0xfc>)
 8006ede:	6013      	str	r3, [r2, #0]

        if (all_disabled) {
            NVIC_DisableIRQ(irq_n);
        }
    }
}
 8006ee0:	bd70      	pop	{r4, r5, r6, pc}
        vector = (uint32_t)&uart1_irq;
 8006ee2:	482b      	ldr	r0, [pc, #172]	; (8006f90 <serial_irq_set+0x100>)
        irq_n = USART1_IRQn;
 8006ee4:	241b      	movs	r4, #27
 8006ee6:	e7db      	b.n	8006ea0 <serial_irq_set+0x10>
        vector = (uint32_t)&uart2_irq;
 8006ee8:	482a      	ldr	r0, [pc, #168]	; (8006f94 <serial_irq_set+0x104>)
        irq_n = USART2_IRQn;
 8006eea:	241c      	movs	r4, #28
 8006eec:	e7db      	b.n	8006ea6 <serial_irq_set+0x16>
        vector = (uint32_t)&uart3_8_irq;
 8006eee:	482a      	ldr	r0, [pc, #168]	; (8006f98 <serial_irq_set+0x108>)
        irq_n = USART3_4_IRQn;
 8006ef0:	241d      	movs	r4, #29
 8006ef2:	e7db      	b.n	8006eac <serial_irq_set+0x1c>
        vector = (uint32_t)&uart3_8_irq;
 8006ef4:	4828      	ldr	r0, [pc, #160]	; (8006f98 <serial_irq_set+0x108>)
        irq_n = USART3_4_IRQn;
 8006ef6:	241d      	movs	r4, #29
 8006ef8:	e7db      	b.n	8006eb2 <serial_irq_set+0x22>
            __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006efa:	00eb      	lsls	r3, r5, #3
 8006efc:	1b5d      	subs	r5, r3, r5
 8006efe:	012b      	lsls	r3, r5, #4
 8006f00:	4a21      	ldr	r2, [pc, #132]	; (8006f88 <serial_irq_set+0xf8>)
 8006f02:	589a      	ldr	r2, [r3, r2]
 8006f04:	6813      	ldr	r3, [r2, #0]
 8006f06:	2180      	movs	r1, #128	; 0x80
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	6013      	str	r3, [r2, #0]
 8006f0c:	e7de      	b.n	8006ecc <serial_irq_set+0x3c>
        if (irq == RxIrq) {
 8006f0e:	2900      	cmp	r1, #0
 8006f10:	d11d      	bne.n	8006f4e <serial_irq_set+0xbe>
            __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f12:	491d      	ldr	r1, [pc, #116]	; (8006f88 <serial_irq_set+0xf8>)
 8006f14:	00eb      	lsls	r3, r5, #3
 8006f16:	1b58      	subs	r0, r3, r5
 8006f18:	0102      	lsls	r2, r0, #4
 8006f1a:	5850      	ldr	r0, [r2, r1]
 8006f1c:	6802      	ldr	r2, [r0, #0]
 8006f1e:	2620      	movs	r6, #32
 8006f20:	43b2      	bics	r2, r6
 8006f22:	6002      	str	r2, [r0, #0]
            if ((huart->Instance->CR1 & USART_CR1_TXEIE) == 0) {
 8006f24:	1b5d      	subs	r5, r3, r5
 8006f26:	012b      	lsls	r3, r5, #4
 8006f28:	585b      	ldr	r3, [r3, r1]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	061b      	lsls	r3, r3, #24
 8006f2e:	d51f      	bpl.n	8006f70 <serial_irq_set+0xe0>
        int all_disabled = 0;
 8006f30:	2300      	movs	r3, #0
        if (all_disabled) {
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0d4      	beq.n	8006ee0 <serial_irq_set+0x50>
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8006f36:	2c00      	cmp	r4, #0
 8006f38:	dbd2      	blt.n	8006ee0 <serial_irq_set+0x50>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	40a3      	lsls	r3, r4
 8006f3e:	2280      	movs	r2, #128	; 0x80
 8006f40:	4912      	ldr	r1, [pc, #72]	; (8006f8c <serial_irq_set+0xfc>)
 8006f42:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006f44:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006f48:	f3bf 8f6f 	isb	sy
}
 8006f4c:	e7c8      	b.n	8006ee0 <serial_irq_set+0x50>
            __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006f4e:	490e      	ldr	r1, [pc, #56]	; (8006f88 <serial_irq_set+0xf8>)
 8006f50:	00eb      	lsls	r3, r5, #3
 8006f52:	1b58      	subs	r0, r3, r5
 8006f54:	0102      	lsls	r2, r0, #4
 8006f56:	5850      	ldr	r0, [r2, r1]
 8006f58:	6802      	ldr	r2, [r0, #0]
 8006f5a:	2680      	movs	r6, #128	; 0x80
 8006f5c:	43b2      	bics	r2, r6
 8006f5e:	6002      	str	r2, [r0, #0]
            if ((huart->Instance->CR1 & USART_CR1_RXNEIE) == 0) {
 8006f60:	1b5d      	subs	r5, r3, r5
 8006f62:	012b      	lsls	r3, r5, #4
 8006f64:	585b      	ldr	r3, [r3, r1]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	069b      	lsls	r3, r3, #26
 8006f6a:	d503      	bpl.n	8006f74 <serial_irq_set+0xe4>
        int all_disabled = 0;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	e7e0      	b.n	8006f32 <serial_irq_set+0xa2>
                all_disabled = 1;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e7de      	b.n	8006f32 <serial_irq_set+0xa2>
                all_disabled = 1;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e7dc      	b.n	8006f32 <serial_irq_set+0xa2>
 8006f78:	40013800 	.word	0x40013800
 8006f7c:	40004400 	.word	0x40004400
 8006f80:	40004800 	.word	0x40004800
 8006f84:	40004c00 	.word	0x40004c00
 8006f88:	20000d1c 	.word	0x20000d1c
 8006f8c:	e000e100 	.word	0xe000e100
 8006f90:	08006e69 	.word	0x08006e69
 8006f94:	08006e59 	.word	0x08006e59
 8006f98:	08006e29 	.word	0x08006e29

08006f9c <serial_getc>:
/******************************************************************************
 * READ/WRITE
 ******************************************************************************/

int serial_getc(serial_t *obj)
{
 8006f9c:	b570      	push	{r4, r5, r6, lr}
 8006f9e:	0004      	movs	r4, r0
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8006fa0:	6845      	ldr	r5, [r0, #4]

    while (!serial_readable(obj));
 8006fa2:	0020      	movs	r0, r4
 8006fa4:	f000 fbc2 	bl	800772c <serial_readable>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	d0fa      	beq.n	8006fa2 <serial_getc+0x6>
    return (int)(huart->Instance->RDR & (uint16_t)0xFF);
 8006fac:	00eb      	lsls	r3, r5, #3
 8006fae:	1b5b      	subs	r3, r3, r5
 8006fb0:	011a      	lsls	r2, r3, #4
 8006fb2:	4b03      	ldr	r3, [pc, #12]	; (8006fc0 <serial_getc+0x24>)
 8006fb4:	58d3      	ldr	r3, [r2, r3]
 8006fb6:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 8006fb8:	23ff      	movs	r3, #255	; 0xff
 8006fba:	4018      	ands	r0, r3
}
 8006fbc:	bd70      	pop	{r4, r5, r6, pc}
 8006fbe:	46c0      	nop			; (mov r8, r8)
 8006fc0:	20000d1c 	.word	0x20000d1c

08006fc4 <serial_putc>:

void serial_putc(serial_t *obj, int c)
{
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	0004      	movs	r4, r0
 8006fc8:	000e      	movs	r6, r1
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 8006fca:	6845      	ldr	r5, [r0, #4]

    while (!serial_writable(obj));
 8006fcc:	0020      	movs	r0, r4
 8006fce:	f000 fbc5 	bl	800775c <serial_writable>
 8006fd2:	2800      	cmp	r0, #0
 8006fd4:	d0fa      	beq.n	8006fcc <serial_putc+0x8>
    huart->Instance->TDR = (uint32_t)(c & (uint16_t)0xFF);
 8006fd6:	00eb      	lsls	r3, r5, #3
 8006fd8:	1b5b      	subs	r3, r3, r5
 8006fda:	011a      	lsls	r2, r3, #4
 8006fdc:	4b02      	ldr	r3, [pc, #8]	; (8006fe8 <serial_putc+0x24>)
 8006fde:	58d3      	ldr	r3, [r2, r3]
 8006fe0:	21ff      	movs	r1, #255	; 0xff
 8006fe2:	4031      	ands	r1, r6
 8006fe4:	8519      	strh	r1, [r3, #40]	; 0x28
}
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	20000d1c 	.word	0x20000d1c

08006fec <analogin_read>:
    value = ((value << 4) & (uint16_t)0xFFF0) | ((value >> 8) & (uint16_t)0x000F);
    return value;
}

float analogin_read(analogin_t *obj)
{
 8006fec:	b510      	push	{r4, lr}
    uint16_t value = adc_read(obj);
 8006fee:	f7fe fbe3 	bl	80057b8 <adc_read>
    return (float)value * (1.0f / (float)0xFFF); // 12 bits range
 8006ff2:	f7fa faab 	bl	800154c <__aeabi_ui2f>
 8006ff6:	4902      	ldr	r1, [pc, #8]	; (8007000 <analogin_read+0x14>)
 8006ff8:	f7f9 ff7c 	bl	8000ef4 <__aeabi_fmul>
}
 8006ffc:	bd10      	pop	{r4, pc}
 8006ffe:	46c0      	nop			; (mov r8, r8)
 8007000:	39800801 	.word	0x39800801

08007004 <Set_GPIO_Clock>:

extern const uint32_t ll_pin_defines[16];

// Enable GPIO clock and return GPIO base address
GPIO_TypeDef *Set_GPIO_Clock(uint32_t port_idx)
{
 8007004:	b500      	push	{lr}
 8007006:	b087      	sub	sp, #28
    uint32_t gpio_add = 0;
    switch (port_idx) {
 8007008:	2805      	cmp	r0, #5
 800700a:	d841      	bhi.n	8007090 <Set_GPIO_Clock+0x8c>
 800700c:	0080      	lsls	r0, r0, #2
 800700e:	4b23      	ldr	r3, [pc, #140]	; (800709c <Set_GPIO_Clock+0x98>)
 8007010:	581b      	ldr	r3, [r3, r0]
 8007012:	469f      	mov	pc, r3
        case PortA:
            gpio_add = GPIOA_BASE;
            __HAL_RCC_GPIOA_CLK_ENABLE();
 8007014:	4a22      	ldr	r2, [pc, #136]	; (80070a0 <Set_GPIO_Clock+0x9c>)
 8007016:	6951      	ldr	r1, [r2, #20]
 8007018:	2080      	movs	r0, #128	; 0x80
 800701a:	0280      	lsls	r0, r0, #10
 800701c:	4301      	orrs	r1, r0
 800701e:	6151      	str	r1, [r2, #20]
 8007020:	6953      	ldr	r3, [r2, #20]
 8007022:	4003      	ands	r3, r0
 8007024:	9301      	str	r3, [sp, #4]
 8007026:	9b01      	ldr	r3, [sp, #4]
            gpio_add = GPIOA_BASE;
 8007028:	2090      	movs	r0, #144	; 0x90
 800702a:	05c0      	lsls	r0, r0, #23
        default:
            error("Pinmap error: wrong port number.");
            break;
    }
    return (GPIO_TypeDef *) gpio_add;
}
 800702c:	b007      	add	sp, #28
 800702e:	bd00      	pop	{pc}
            __HAL_RCC_GPIOB_CLK_ENABLE();
 8007030:	4a1b      	ldr	r2, [pc, #108]	; (80070a0 <Set_GPIO_Clock+0x9c>)
 8007032:	6951      	ldr	r1, [r2, #20]
 8007034:	2080      	movs	r0, #128	; 0x80
 8007036:	02c0      	lsls	r0, r0, #11
 8007038:	4301      	orrs	r1, r0
 800703a:	6151      	str	r1, [r2, #20]
 800703c:	6953      	ldr	r3, [r2, #20]
 800703e:	4003      	ands	r3, r0
 8007040:	9302      	str	r3, [sp, #8]
 8007042:	9b02      	ldr	r3, [sp, #8]
            gpio_add = GPIOB_BASE;
 8007044:	4817      	ldr	r0, [pc, #92]	; (80070a4 <Set_GPIO_Clock+0xa0>)
            break;
 8007046:	e7f1      	b.n	800702c <Set_GPIO_Clock+0x28>
            __HAL_RCC_GPIOC_CLK_ENABLE();
 8007048:	4a15      	ldr	r2, [pc, #84]	; (80070a0 <Set_GPIO_Clock+0x9c>)
 800704a:	6951      	ldr	r1, [r2, #20]
 800704c:	2080      	movs	r0, #128	; 0x80
 800704e:	0300      	lsls	r0, r0, #12
 8007050:	4301      	orrs	r1, r0
 8007052:	6151      	str	r1, [r2, #20]
 8007054:	6953      	ldr	r3, [r2, #20]
 8007056:	4003      	ands	r3, r0
 8007058:	9303      	str	r3, [sp, #12]
 800705a:	9b03      	ldr	r3, [sp, #12]
            gpio_add = GPIOC_BASE;
 800705c:	4812      	ldr	r0, [pc, #72]	; (80070a8 <Set_GPIO_Clock+0xa4>)
            break;
 800705e:	e7e5      	b.n	800702c <Set_GPIO_Clock+0x28>
            __HAL_RCC_GPIOD_CLK_ENABLE();
 8007060:	4a0f      	ldr	r2, [pc, #60]	; (80070a0 <Set_GPIO_Clock+0x9c>)
 8007062:	6951      	ldr	r1, [r2, #20]
 8007064:	2080      	movs	r0, #128	; 0x80
 8007066:	0340      	lsls	r0, r0, #13
 8007068:	4301      	orrs	r1, r0
 800706a:	6151      	str	r1, [r2, #20]
 800706c:	6953      	ldr	r3, [r2, #20]
 800706e:	4003      	ands	r3, r0
 8007070:	9304      	str	r3, [sp, #16]
 8007072:	9b04      	ldr	r3, [sp, #16]
            gpio_add = GPIOD_BASE;
 8007074:	480d      	ldr	r0, [pc, #52]	; (80070ac <Set_GPIO_Clock+0xa8>)
            break;
 8007076:	e7d9      	b.n	800702c <Set_GPIO_Clock+0x28>
            __HAL_RCC_GPIOF_CLK_ENABLE();
 8007078:	4a09      	ldr	r2, [pc, #36]	; (80070a0 <Set_GPIO_Clock+0x9c>)
 800707a:	6951      	ldr	r1, [r2, #20]
 800707c:	2080      	movs	r0, #128	; 0x80
 800707e:	03c0      	lsls	r0, r0, #15
 8007080:	4301      	orrs	r1, r0
 8007082:	6151      	str	r1, [r2, #20]
 8007084:	6953      	ldr	r3, [r2, #20]
 8007086:	4003      	ands	r3, r0
 8007088:	9305      	str	r3, [sp, #20]
 800708a:	9b05      	ldr	r3, [sp, #20]
            gpio_add = GPIOF_BASE;
 800708c:	4808      	ldr	r0, [pc, #32]	; (80070b0 <Set_GPIO_Clock+0xac>)
            break;
 800708e:	e7cd      	b.n	800702c <Set_GPIO_Clock+0x28>
            error("Pinmap error: wrong port number.");
 8007090:	4808      	ldr	r0, [pc, #32]	; (80070b4 <Set_GPIO_Clock+0xb0>)
 8007092:	f7fd fdc7 	bl	8004c24 <error>
    uint32_t gpio_add = 0;
 8007096:	2000      	movs	r0, #0
            break;
 8007098:	e7c8      	b.n	800702c <Set_GPIO_Clock+0x28>
 800709a:	46c0      	nop			; (mov r8, r8)
 800709c:	0800cbd4 	.word	0x0800cbd4
 80070a0:	40021000 	.word	0x40021000
 80070a4:	48000400 	.word	0x48000400
 80070a8:	48000800 	.word	0x48000800
 80070ac:	48000c00 	.word	0x48000c00
 80070b0:	48001400 	.word	0x48001400
 80070b4:	0800cbec 	.word	0x0800cbec

080070b8 <gpio_set>:

uint32_t gpio_set(PinName pin)
{
 80070b8:	b510      	push	{r4, lr}
 80070ba:	0004      	movs	r4, r0
    MBED_ASSERT(pin != (PinName)NC);

    pin_function(pin, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, 0));
 80070bc:	2100      	movs	r1, #0
 80070be:	f000 f885 	bl	80071cc <pin_function>

    return (uint32_t)(1 << ((uint32_t)pin & 0xF)); // Return the pin mask
 80070c2:	230f      	movs	r3, #15
 80070c4:	401c      	ands	r4, r3
 80070c6:	2001      	movs	r0, #1
 80070c8:	40a0      	lsls	r0, r4
}
 80070ca:	bd10      	pop	{r4, pc}

080070cc <gpio_init>:


void gpio_init(gpio_t *obj, PinName pin)
{
 80070cc:	b570      	push	{r4, r5, r6, lr}
 80070ce:	0004      	movs	r4, r0
 80070d0:	000e      	movs	r6, r1
    obj->pin = pin;
 80070d2:	8221      	strh	r1, [r4, #16]
    if (pin == (PinName)NC) {
 80070d4:	1c4b      	adds	r3, r1, #1
 80070d6:	d018      	beq.n	800710a <gpio_init+0x3e>
        return;
    }

    uint32_t port_index = STM_PORT(pin);
 80070d8:	090b      	lsrs	r3, r1, #4
 80070da:	200f      	movs	r0, #15
 80070dc:	4018      	ands	r0, r3

    // Enable GPIO clock
    GPIO_TypeDef *gpio = Set_GPIO_Clock(port_index);
 80070de:	f7ff ff91 	bl	8007004 <Set_GPIO_Clock>
 80070e2:	0005      	movs	r5, r0

    // Fill GPIO object structure for future use
    obj->mask    = gpio_set(pin);
 80070e4:	0030      	movs	r0, r6
 80070e6:	f7ff ffe7 	bl	80070b8 <gpio_set>
 80070ea:	6020      	str	r0, [r4, #0]
    obj->gpio  = gpio;
 80070ec:	6165      	str	r5, [r4, #20]
    obj->ll_pin  = ll_pin_defines[STM_PIN(obj->pin)];
 80070ee:	8a22      	ldrh	r2, [r4, #16]
 80070f0:	230f      	movs	r3, #15
 80070f2:	4013      	ands	r3, r2
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	4a05      	ldr	r2, [pc, #20]	; (800710c <gpio_init+0x40>)
 80070f8:	589b      	ldr	r3, [r3, r2]
 80070fa:	61a3      	str	r3, [r4, #24]
    obj->reg_in  = &gpio->IDR;
 80070fc:	002b      	movs	r3, r5
 80070fe:	3310      	adds	r3, #16
 8007100:	6063      	str	r3, [r4, #4]
    obj->reg_set = &gpio->BSRR;
 8007102:	3308      	adds	r3, #8
 8007104:	60a3      	str	r3, [r4, #8]
#ifdef GPIO_IP_WITHOUT_BRR
    obj->reg_clr = &gpio->BSRR;
#else
    obj->reg_clr = &gpio->BRR;
 8007106:	3528      	adds	r5, #40	; 0x28
 8007108:	60e5      	str	r5, [r4, #12]
#endif
}
 800710a:	bd70      	pop	{r4, r5, r6, pc}
 800710c:	0800cc10 	.word	0x0800cc10

08007110 <gpio_mode>:

void gpio_mode(gpio_t *obj, PinMode mode)
{
 8007110:	b510      	push	{r4, lr}
    pin_mode(obj->pin, mode);
 8007112:	2310      	movs	r3, #16
 8007114:	5ec0      	ldrsh	r0, [r0, r3]
 8007116:	f000 f8e3 	bl	80072e0 <pin_mode>
}
 800711a:	bd10      	pop	{r4, pc}

0800711c <gpio_dir>:

inline void gpio_dir(gpio_t *obj, PinDirection direction)
{
 800711c:	b510      	push	{r4, lr}
    if (direction == PIN_INPUT) {
 800711e:	2900      	cmp	r1, #0
 8007120:	d009      	beq.n	8007136 <gpio_dir+0x1a>
        LL_GPIO_SetPinMode(obj->gpio, obj->ll_pin, LL_GPIO_MODE_INPUT);
    } else {
        LL_GPIO_SetPinMode(obj->gpio, obj->ll_pin, LL_GPIO_MODE_OUTPUT);
 8007122:	6944      	ldr	r4, [r0, #20]
 8007124:	6983      	ldr	r3, [r0, #24]
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8007126:	6822      	ldr	r2, [r4, #0]
 8007128:	435b      	muls	r3, r3
 800712a:	0059      	lsls	r1, r3, #1
 800712c:	18c9      	adds	r1, r1, r3
 800712e:	438a      	bics	r2, r1
 8007130:	4313      	orrs	r3, r2
 8007132:	6023      	str	r3, [r4, #0]
    }
}
 8007134:	bd10      	pop	{r4, pc}
        LL_GPIO_SetPinMode(obj->gpio, obj->ll_pin, LL_GPIO_MODE_INPUT);
 8007136:	6944      	ldr	r4, [r0, #20]
 8007138:	6983      	ldr	r3, [r0, #24]
 800713a:	6822      	ldr	r2, [r4, #0]
 800713c:	435b      	muls	r3, r3
 800713e:	0059      	lsls	r1, r3, #1
 8007140:	18cb      	adds	r3, r1, r3
 8007142:	439a      	bics	r2, r3
 8007144:	6022      	str	r2, [r4, #0]
 8007146:	e7f5      	b.n	8007134 <gpio_dir+0x18>

08007148 <HAL_InitTick>:
#endif

// Overwrite default HAL functions defined as "weak"

HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007148:	b510      	push	{r4, lr}
#if TIM_MST_BIT_WIDTH == 16
    init_16bit_timer();
 800714a:	f000 fc49 	bl	80079e0 <init_16bit_timer>
#else
    init_32bit_timer();
#endif
    return HAL_OK;
}
 800714e:	2000      	movs	r0, #0
 8007150:	bd10      	pop	{r4, pc}
	...

08007154 <HAL_GetTick>:

uint32_t HAL_GetTick()
{
 8007154:	b510      	push	{r4, lr}
#if TIM_MST_BIT_WIDTH == 16
    uint32_t new_time;
    if (mbed_sdk_inited) {
 8007156:	4b12      	ldr	r3, [pc, #72]	; (80071a0 <HAL_GetTick+0x4c>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d111      	bne.n	8007182 <HAL_GetTick+0x2e>
        new_time = ticker_read_us(get_us_ticker_data()) + prev_time;
        prev_time = 0; // Use this time only once
        return (new_time / 1000);
    }
    else {
        new_time = us_ticker_read();
 800715e:	f000 fcbd 	bl	8007adc <us_ticker_read>
 8007162:	0001      	movs	r1, r0
        elapsed_time += (new_time - prev_time) & 0xFFFF; // Only use the lower 16 bits
 8007164:	4a0f      	ldr	r2, [pc, #60]	; (80071a4 <HAL_GetTick+0x50>)
 8007166:	6813      	ldr	r3, [r2, #0]
 8007168:	1ac3      	subs	r3, r0, r3
 800716a:	041b      	lsls	r3, r3, #16
 800716c:	0c1b      	lsrs	r3, r3, #16
 800716e:	4c0e      	ldr	r4, [pc, #56]	; (80071a8 <HAL_GetTick+0x54>)
 8007170:	6820      	ldr	r0, [r4, #0]
 8007172:	1818      	adds	r0, r3, r0
 8007174:	6020      	str	r0, [r4, #0]
        prev_time = new_time;
 8007176:	6011      	str	r1, [r2, #0]
        return (elapsed_time / 1000);
 8007178:	21fa      	movs	r1, #250	; 0xfa
 800717a:	0089      	lsls	r1, r1, #2
 800717c:	f7f8 ffea 	bl	8000154 <__udivsi3>
    }
    else {
        return (us_ticker_read() / 1000);
    }
#endif
}
 8007180:	bd10      	pop	{r4, pc}
        new_time = ticker_read_us(get_us_ticker_data()) + prev_time;
 8007182:	f7fd faa7 	bl	80046d4 <get_us_ticker_data>
 8007186:	f7fd fa92 	bl	80046ae <ticker_read_us>
 800718a:	4b06      	ldr	r3, [pc, #24]	; (80071a4 <HAL_GetTick+0x50>)
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	4694      	mov	ip, r2
 8007190:	4460      	add	r0, ip
        prev_time = 0; // Use this time only once
 8007192:	2200      	movs	r2, #0
 8007194:	601a      	str	r2, [r3, #0]
        return (new_time / 1000);
 8007196:	21fa      	movs	r1, #250	; 0xfa
 8007198:	0089      	lsls	r1, r1, #2
 800719a:	f7f8 ffdb 	bl	8000154 <__udivsi3>
 800719e:	e7ef      	b.n	8007180 <HAL_GetTick+0x2c>
 80071a0:	20000ca0 	.word	0x20000ca0
 80071a4:	20000c9c 	.word	0x20000c9c
 80071a8:	20000c98 	.word	0x20000c98

080071ac <mbed_sdk_init>:

int mbed_sdk_inited = 0;

// This function is called after RAM initialization and before main.
void mbed_sdk_init()
{
 80071ac:	b510      	push	{r4, lr}
        SCB_EnableDCache();
    }
#endif /* TARGET_STM32F7 */

    // Update the SystemCoreClock variable.
    SystemCoreClockUpdate();
 80071ae:	f7ff fdaf 	bl	8006d10 <SystemCoreClockUpdate>
    HAL_Init();
 80071b2:	f7fe fb6b 	bl	800588c <HAL_Init>

    /* Configure the System clock source, PLL Multiplier and Divider factors,
       AHB/APBx prescalers and Flash settings */
    SetSysClock();
 80071b6:	f7fe fa87 	bl	80056c8 <SetSysClock>
    SystemCoreClockUpdate();
 80071ba:	f7ff fda9 	bl	8006d10 <SystemCoreClockUpdate>

    mbed_sdk_inited = 1;
 80071be:	2201      	movs	r2, #1
 80071c0:	4b01      	ldr	r3, [pc, #4]	; (80071c8 <mbed_sdk_init+0x1c>)
 80071c2:	601a      	str	r2, [r3, #0]
}
 80071c4:	bd10      	pop	{r4, pc}
 80071c6:	46c0      	nop			; (mov r8, r8)
 80071c8:	20000ca0 	.word	0x20000ca0

080071cc <pin_function>:

/**
 * Configure pin (mode, speed, output type and pull-up/pull-down)
 */
void pin_function(PinName pin, int data)
{
 80071cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071ce:	46d6      	mov	lr, sl
 80071d0:	464f      	mov	r7, r9
 80071d2:	4646      	mov	r6, r8
 80071d4:	b5c0      	push	{r6, r7, lr}
 80071d6:	0007      	movs	r7, r0
 80071d8:	000e      	movs	r6, r1
    MBED_ASSERT(pin != (PinName)NC);

    // Get the pin informations
    uint32_t mode  = STM_PIN_FUNCTION(data);
 80071da:	2507      	movs	r5, #7
 80071dc:	400d      	ands	r5, r1
    uint32_t afnum = STM_PIN_AFNUM(data);
 80071de:	120b      	asrs	r3, r1, #8
 80071e0:	200f      	movs	r0, #15
 80071e2:	4003      	ands	r3, r0
 80071e4:	4698      	mov	r8, r3
    uint32_t port = STM_PORT(pin);
 80071e6:	093b      	lsrs	r3, r7, #4
 80071e8:	4018      	ands	r0, r3
    uint32_t ll_pin  = ll_pin_defines[STM_PIN(pin)];
 80071ea:	230f      	movs	r3, #15
 80071ec:	403b      	ands	r3, r7
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4a3a      	ldr	r2, [pc, #232]	; (80072dc <pin_function+0x110>)
 80071f2:	589c      	ldr	r4, [r3, r2]
    uint32_t ll_mode = 0;

    // Enable GPIO clock
    GPIO_TypeDef *gpio = Set_GPIO_Clock(port);
 80071f4:	f7ff ff06 	bl	8007004 <Set_GPIO_Clock>
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEEDR0), ((Pin * Pin) * Speed));
 80071f8:	6883      	ldr	r3, [r0, #8]
 80071fa:	4699      	mov	r9, r3
 80071fc:	0022      	movs	r2, r4
 80071fe:	4362      	muls	r2, r4
 8007200:	0053      	lsls	r3, r2, #1
 8007202:	469a      	mov	sl, r3
 8007204:	4492      	add	sl, r2
 8007206:	4653      	mov	r3, sl
 8007208:	43d9      	mvns	r1, r3
 800720a:	468c      	mov	ip, r1
 800720c:	464b      	mov	r3, r9
 800720e:	400b      	ands	r3, r1
 8007210:	0019      	movs	r1, r3
 8007212:	4653      	mov	r3, sl
 8007214:	430b      	orrs	r3, r1
 8007216:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinSpeed(gpio, ll_pin, LL_GPIO_SPEED_FREQ_HIGH);
#if defined (TARGET_STM32F1)
    }
#endif

    switch (mode) {
 8007218:	2d02      	cmp	r5, #2
 800721a:	d005      	beq.n	8007228 <pin_function+0x5c>
 800721c:	2d03      	cmp	r5, #3
 800721e:	d027      	beq.n	8007270 <pin_function+0xa4>
 8007220:	2d01      	cmp	r5, #1
 8007222:	d025      	beq.n	8007270 <pin_function+0xa4>
    uint32_t ll_mode = 0;
 8007224:	2100      	movs	r1, #0
 8007226:	e024      	b.n	8007272 <pin_function+0xa6>
 8007228:	230f      	movs	r3, #15
 800722a:	401f      	ands	r7, r3
    }
}

static inline void stm_pin_SetAFPin(GPIO_TypeDef *gpio, PinName pin, uint32_t afnum)
{
    uint32_t ll_pin  = ll_pin_defines[STM_PIN(pin)];
 800722c:	00b9      	lsls	r1, r7, #2
 800722e:	4b2b      	ldr	r3, [pc, #172]	; (80072dc <pin_function+0x110>)
 8007230:	58c9      	ldr	r1, [r1, r3]

    if (STM_PIN(pin) > 7) {
 8007232:	2f07      	cmp	r7, #7
 8007234:	d80d      	bhi.n	8007252 <pin_function+0x86>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8007236:	6a07      	ldr	r7, [r0, #32]
 8007238:	000b      	movs	r3, r1
 800723a:	434b      	muls	r3, r1
 800723c:	434b      	muls	r3, r1
 800723e:	434b      	muls	r3, r1
 8007240:	0119      	lsls	r1, r3, #4
 8007242:	1ac9      	subs	r1, r1, r3
 8007244:	438f      	bics	r7, r1
 8007246:	4641      	mov	r1, r8
 8007248:	434b      	muls	r3, r1
 800724a:	433b      	orrs	r3, r7
 800724c:	6203      	str	r3, [r0, #32]
            break;
        case STM_PIN_OUTPUT:
            ll_mode = LL_GPIO_MODE_OUTPUT;
            break;
        case STM_PIN_ALTERNATE:
            ll_mode = LL_GPIO_MODE_ALTERNATE;
 800724e:	0029      	movs	r1, r5
 8007250:	e00f      	b.n	8007272 <pin_function+0xa6>
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8007252:	6a47      	ldr	r7, [r0, #36]	; 0x24
 8007254:	0a0b      	lsrs	r3, r1, #8
 8007256:	0019      	movs	r1, r3
 8007258:	4359      	muls	r1, r3
 800725a:	4359      	muls	r1, r3
 800725c:	434b      	muls	r3, r1
 800725e:	0119      	lsls	r1, r3, #4
 8007260:	1ac9      	subs	r1, r1, r3
 8007262:	438f      	bics	r7, r1
 8007264:	4641      	mov	r1, r8
 8007266:	434b      	muls	r3, r1
 8007268:	433b      	orrs	r3, r7
 800726a:	6243      	str	r3, [r0, #36]	; 0x24
 800726c:	0029      	movs	r1, r5
 800726e:	e000      	b.n	8007272 <pin_function+0xa6>
            ll_mode = LL_GPIO_MODE_OUTPUT;
 8007270:	0029      	movs	r1, r5
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0), ((Pin * Pin) * Mode));
 8007272:	6803      	ldr	r3, [r0, #0]
 8007274:	4667      	mov	r7, ip
 8007276:	403b      	ands	r3, r7
 8007278:	434a      	muls	r2, r1
 800727a:	4313      	orrs	r3, r2
 800727c:	6003      	str	r3, [r0, #0]
        LL_GPIO_DisablePinAnalogControl(gpio, ll_pin);
    }
#endif

    /*  For now by default use Speed HIGH for output or alt modes */
    if ((mode == STM_PIN_OUTPUT) || (mode == STM_PIN_ALTERNATE)) {
 800727e:	3d01      	subs	r5, #1
 8007280:	2d01      	cmp	r5, #1
 8007282:	d90d      	bls.n	80072a0 <pin_function+0xd4>
        } else {
            LL_GPIO_SetPinOutputType(gpio, ll_pin, LL_GPIO_OUTPUT_PUSHPULL);
        }
    }

    stm_pin_PullConfig(gpio, ll_pin, STM_PIN_PUPD(data));
 8007284:	1136      	asrs	r6, r6, #4
 8007286:	2303      	movs	r3, #3
 8007288:	401e      	ands	r6, r3
    switch (pull_config) {
 800728a:	2e01      	cmp	r6, #1
 800728c:	d012      	beq.n	80072b4 <pin_function+0xe8>
 800728e:	2e02      	cmp	r6, #2
 8007290:	d01c      	beq.n	80072cc <pin_function+0x100>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8007292:	68c3      	ldr	r3, [r0, #12]
 8007294:	4364      	muls	r4, r4
 8007296:	0062      	lsls	r2, r4, #1
 8007298:	1914      	adds	r4, r2, r4
 800729a:	43a3      	bics	r3, r4
 800729c:	60c3      	str	r3, [r0, #12]

    stm_pin_DisconnectDebug(pin);
}
 800729e:	e010      	b.n	80072c2 <pin_function+0xf6>
        if (STM_PIN_OD(data)) {
 80072a0:	0733      	lsls	r3, r6, #28
 80072a2:	d403      	bmi.n	80072ac <pin_function+0xe0>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80072a4:	6843      	ldr	r3, [r0, #4]
 80072a6:	43a3      	bics	r3, r4
 80072a8:	6043      	str	r3, [r0, #4]
 80072aa:	e7eb      	b.n	8007284 <pin_function+0xb8>
 80072ac:	6843      	ldr	r3, [r0, #4]
 80072ae:	4323      	orrs	r3, r4
 80072b0:	6043      	str	r3, [r0, #4]
 80072b2:	e7e7      	b.n	8007284 <pin_function+0xb8>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 80072b4:	68c3      	ldr	r3, [r0, #12]
 80072b6:	4364      	muls	r4, r4
 80072b8:	0062      	lsls	r2, r4, #1
 80072ba:	1912      	adds	r2, r2, r4
 80072bc:	4393      	bics	r3, r2
 80072be:	431c      	orrs	r4, r3
 80072c0:	60c4      	str	r4, [r0, #12]
}
 80072c2:	bc1c      	pop	{r2, r3, r4}
 80072c4:	4690      	mov	r8, r2
 80072c6:	4699      	mov	r9, r3
 80072c8:	46a2      	mov	sl, r4
 80072ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072cc:	68c3      	ldr	r3, [r0, #12]
 80072ce:	4364      	muls	r4, r4
 80072d0:	0062      	lsls	r2, r4, #1
 80072d2:	1914      	adds	r4, r2, r4
 80072d4:	43a3      	bics	r3, r4
 80072d6:	4313      	orrs	r3, r2
 80072d8:	60c3      	str	r3, [r0, #12]
 80072da:	e7f2      	b.n	80072c2 <pin_function+0xf6>
 80072dc:	0800cc10 	.word	0x0800cc10

080072e0 <pin_mode>:

/**
 * Configure pin pull-up/pull-down
 */
void pin_mode(PinName pin, PinMode mode)
{
 80072e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072e2:	46c6      	mov	lr, r8
 80072e4:	b500      	push	{lr}
 80072e6:	0003      	movs	r3, r0
 80072e8:	000f      	movs	r7, r1
    MBED_ASSERT(pin != (PinName)NC);

    uint32_t port_index = STM_PORT(pin);
 80072ea:	0902      	lsrs	r2, r0, #4
 80072ec:	200f      	movs	r0, #15
 80072ee:	4010      	ands	r0, r2
    uint32_t ll_pin  = ll_pin_defines[STM_PIN(pin)];
 80072f0:	220f      	movs	r2, #15
 80072f2:	4013      	ands	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	4a1c      	ldr	r2, [pc, #112]	; (8007368 <pin_mode+0x88>)
 80072f8:	589b      	ldr	r3, [r3, r2]
 80072fa:	4698      	mov	r8, r3
    // Enable GPIO clock
    GPIO_TypeDef *gpio = Set_GPIO_Clock(port_index);
 80072fc:	f7ff fe82 	bl	8007004 <Set_GPIO_Clock>
 8007300:	0006      	movs	r6, r0
  return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODER0)) / (Pin * Pin));
 8007302:	6800      	ldr	r0, [r0, #0]
 8007304:	4644      	mov	r4, r8
 8007306:	4364      	muls	r4, r4
 8007308:	0065      	lsls	r5, r4, #1
 800730a:	192d      	adds	r5, r5, r4
 800730c:	4028      	ands	r0, r5
 800730e:	0021      	movs	r1, r4
 8007310:	f7f8 ff20 	bl	8000154 <__udivsi3>
    uint32_t function = LL_GPIO_GetPinMode(gpio, ll_pin);

    if ((function == LL_GPIO_MODE_OUTPUT) || (function == LL_GPIO_MODE_ALTERNATE)) {
 8007314:	3801      	subs	r0, #1
 8007316:	2801      	cmp	r0, #1
 8007318:	d90d      	bls.n	8007336 <pin_mode+0x56>
        } else {
            LL_GPIO_SetPinOutputType(gpio, ll_pin, LL_GPIO_OUTPUT_PUSHPULL);
        }
    }

    if ((mode == OpenDrainPullUp) || (mode == PullUp)) {
 800731a:	2f03      	cmp	r7, #3
 800731c:	d019      	beq.n	8007352 <pin_mode+0x72>
 800731e:	2f01      	cmp	r7, #1
 8007320:	d017      	beq.n	8007352 <pin_mode+0x72>
        stm_pin_PullConfig(gpio, ll_pin, GPIO_PULLUP);
    } else if ((mode == OpenDrainPullDown) || (mode == PullDown)) {
 8007322:	2f05      	cmp	r7, #5
 8007324:	d01a      	beq.n	800735c <pin_mode+0x7c>
 8007326:	2f02      	cmp	r7, #2
 8007328:	d018      	beq.n	800735c <pin_mode+0x7c>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 800732a:	68f3      	ldr	r3, [r6, #12]
 800732c:	43ab      	bics	r3, r5
 800732e:	60f3      	str	r3, [r6, #12]
        stm_pin_PullConfig(gpio, ll_pin, GPIO_PULLDOWN);
    } else {
        stm_pin_PullConfig(gpio, ll_pin, GPIO_NOPULL);
    }
}
 8007330:	bc04      	pop	{r2}
 8007332:	4690      	mov	r8, r2
 8007334:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((mode == OpenDrainNoPull) || (mode == OpenDrainPullUp) || (mode == OpenDrainPullDown)) {
 8007336:	1efb      	subs	r3, r7, #3
 8007338:	b2db      	uxtb	r3, r3
 800733a:	2b02      	cmp	r3, #2
 800733c:	d804      	bhi.n	8007348 <pin_mode+0x68>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800733e:	6873      	ldr	r3, [r6, #4]
 8007340:	4642      	mov	r2, r8
 8007342:	431a      	orrs	r2, r3
 8007344:	6072      	str	r2, [r6, #4]
 8007346:	e7e8      	b.n	800731a <pin_mode+0x3a>
 8007348:	6873      	ldr	r3, [r6, #4]
 800734a:	4642      	mov	r2, r8
 800734c:	4393      	bics	r3, r2
 800734e:	6073      	str	r3, [r6, #4]
 8007350:	e7e3      	b.n	800731a <pin_mode+0x3a>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPDR0), ((Pin * Pin) * Pull));
 8007352:	68f3      	ldr	r3, [r6, #12]
 8007354:	43ab      	bics	r3, r5
 8007356:	431c      	orrs	r4, r3
 8007358:	60f4      	str	r4, [r6, #12]
 800735a:	e7e9      	b.n	8007330 <pin_mode+0x50>
 800735c:	68f3      	ldr	r3, [r6, #12]
 800735e:	43ab      	bics	r3, r5
 8007360:	0064      	lsls	r4, r4, #1
 8007362:	431c      	orrs	r4, r3
 8007364:	60f4      	str	r4, [r6, #12]
 8007366:	e7e3      	b.n	8007330 <pin_mode+0x50>
 8007368:	0800cc10 	.word	0x0800cc10

0800736c <pwmout_write>:
    // Configure GPIO
    pin_function(obj->pin, STM_PIN_DATA(STM_MODE_INPUT, GPIO_NOPULL, 0));
}

void pwmout_write(pwmout_t *obj, float value)
{
 800736c:	b530      	push	{r4, r5, lr}
 800736e:	b089      	sub	sp, #36	; 0x24
 8007370:	0004      	movs	r4, r0
 8007372:	1c0d      	adds	r5, r1, #0
    TIM_OC_InitTypeDef sConfig;
    int channel = 0;

    TimHandle.Instance = (TIM_TypeDef *)(obj->pwm);
 8007374:	4b29      	ldr	r3, [pc, #164]	; (800741c <pwmout_write+0xb0>)
 8007376:	6802      	ldr	r2, [r0, #0]
 8007378:	601a      	str	r2, [r3, #0]

    if (value < (float)0.0) {
 800737a:	2100      	movs	r1, #0
 800737c:	1c28      	adds	r0, r5, #0
 800737e:	f7f9 f8af 	bl	80004e0 <__aeabi_fcmplt>
 8007382:	2800      	cmp	r0, #0
 8007384:	d128      	bne.n	80073d8 <pwmout_write+0x6c>
        value = 0.0;
    } else if (value > (float)1.0) {
 8007386:	21fe      	movs	r1, #254	; 0xfe
 8007388:	0589      	lsls	r1, r1, #22
 800738a:	1c28      	adds	r0, r5, #0
 800738c:	f7f9 f8bc 	bl	8000508 <__aeabi_fcmpgt>
 8007390:	2800      	cmp	r0, #0
 8007392:	d001      	beq.n	8007398 <pwmout_write+0x2c>
        value = 1.0;
 8007394:	25fe      	movs	r5, #254	; 0xfe
 8007396:	05ad      	lsls	r5, r5, #22
    }

    obj->pulse = (uint32_t)((float)obj->period * value);
 8007398:	68e0      	ldr	r0, [r4, #12]
 800739a:	f7fa f8d7 	bl	800154c <__aeabi_ui2f>
 800739e:	1c01      	adds	r1, r0, #0
 80073a0:	1c28      	adds	r0, r5, #0
 80073a2:	f7f9 fda7 	bl	8000ef4 <__aeabi_fmul>
 80073a6:	f7f9 f90d 	bl	80005c4 <__aeabi_f2uiz>
 80073aa:	6120      	str	r0, [r4, #16]

    // Configure channels
    sConfig.OCMode       = TIM_OCMODE_PWM1;
 80073ac:	2360      	movs	r3, #96	; 0x60
 80073ae:	9301      	str	r3, [sp, #4]
    sConfig.Pulse        = obj->pulse / obj->prescaler;
 80073b0:	68a1      	ldr	r1, [r4, #8]
 80073b2:	f7f8 fecf 	bl	8000154 <__udivsi3>
 80073b6:	9002      	str	r0, [sp, #8]
    sConfig.OCPolarity   = TIM_OCPOLARITY_HIGH;
 80073b8:	2300      	movs	r3, #0
 80073ba:	9303      	str	r3, [sp, #12]
    sConfig.OCFastMode   = TIM_OCFAST_DISABLE;
 80073bc:	9305      	str	r3, [sp, #20]
#if defined(TIM_OCIDLESTATE_RESET)
    sConfig.OCIdleState  = TIM_OCIDLESTATE_RESET;
 80073be:	9306      	str	r3, [sp, #24]
#endif
#if defined(TIM_OCNIDLESTATE_RESET)
    sConfig.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 80073c0:	9304      	str	r3, [sp, #16]
    sConfig.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80073c2:	9307      	str	r3, [sp, #28]
#endif

    switch (obj->channel) {
 80073c4:	7d23      	ldrb	r3, [r4, #20]
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	d01d      	beq.n	8007406 <pwmout_write+0x9a>
 80073ca:	d907      	bls.n	80073dc <pwmout_write+0x70>
 80073cc:	2b03      	cmp	r3, #3
 80073ce:	d018      	beq.n	8007402 <pwmout_write+0x96>
 80073d0:	2b04      	cmp	r3, #4
 80073d2:	d114      	bne.n	80073fe <pwmout_write+0x92>
            break;
        case 3:
            channel = TIM_CHANNEL_3;
            break;
        case 4:
            channel = TIM_CHANNEL_4;
 80073d4:	220c      	movs	r2, #12
            break;
 80073d6:	e004      	b.n	80073e2 <pwmout_write+0x76>
        value = 0.0;
 80073d8:	2500      	movs	r5, #0
 80073da:	e7dd      	b.n	8007398 <pwmout_write+0x2c>
    switch (obj->channel) {
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d10e      	bne.n	80073fe <pwmout_write+0x92>
            channel = TIM_CHANNEL_1;
 80073e0:	2200      	movs	r2, #0
        default:
            return;
    }

    if (HAL_TIM_PWM_ConfigChannel(&TimHandle, &sConfig, channel) != HAL_OK) {
 80073e2:	0015      	movs	r5, r2
 80073e4:	a901      	add	r1, sp, #4
 80073e6:	480d      	ldr	r0, [pc, #52]	; (800741c <pwmout_write+0xb0>)
 80073e8:	f7ff f9f0 	bl	80067cc <HAL_TIM_PWM_ConfigChannel>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	d10c      	bne.n	800740a <pwmout_write+0x9e>
        error("Cannot initialize PWM\n");
    }

#if !defined(PWMOUT_INVERTED_NOT_SUPPORTED)
    if (obj->inverted) {
 80073f0:	7d63      	ldrb	r3, [r4, #21]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d00d      	beq.n	8007412 <pwmout_write+0xa6>
        HAL_TIMEx_PWMN_Start(&TimHandle, channel);
 80073f6:	0029      	movs	r1, r5
 80073f8:	4808      	ldr	r0, [pc, #32]	; (800741c <pwmout_write+0xb0>)
 80073fa:	f7ff fad8 	bl	80069ae <HAL_TIMEx_PWMN_Start>
    } else
#endif
    {
        HAL_TIM_PWM_Start(&TimHandle, channel);
    }
}
 80073fe:	b009      	add	sp, #36	; 0x24
 8007400:	bd30      	pop	{r4, r5, pc}
            channel = TIM_CHANNEL_3;
 8007402:	2208      	movs	r2, #8
            break;
 8007404:	e7ed      	b.n	80073e2 <pwmout_write+0x76>
            channel = TIM_CHANNEL_2;
 8007406:	2204      	movs	r2, #4
 8007408:	e7eb      	b.n	80073e2 <pwmout_write+0x76>
        error("Cannot initialize PWM\n");
 800740a:	4805      	ldr	r0, [pc, #20]	; (8007420 <pwmout_write+0xb4>)
 800740c:	f7fd fc0a 	bl	8004c24 <error>
 8007410:	e7ee      	b.n	80073f0 <pwmout_write+0x84>
        HAL_TIM_PWM_Start(&TimHandle, channel);
 8007412:	0029      	movs	r1, r5
 8007414:	4801      	ldr	r0, [pc, #4]	; (800741c <pwmout_write+0xb0>)
 8007416:	f7ff fa8d 	bl	8006934 <HAL_TIM_PWM_Start>
 800741a:	e7f0      	b.n	80073fe <pwmout_write+0x92>
 800741c:	20000ca4 	.word	0x20000ca4
 8007420:	0800cc68 	.word	0x0800cc68

08007424 <pwmout_read>:

float pwmout_read(pwmout_t *obj)
{
 8007424:	b570      	push	{r4, r5, r6, lr}
    float value = 0;
    if (obj->period > 0) {
 8007426:	68c4      	ldr	r4, [r0, #12]
 8007428:	2c00      	cmp	r4, #0
 800742a:	d016      	beq.n	800745a <pwmout_read+0x36>
        value = (float)(obj->pulse) / (float)(obj->period);
 800742c:	6900      	ldr	r0, [r0, #16]
 800742e:	f7fa f88d 	bl	800154c <__aeabi_ui2f>
 8007432:	1c05      	adds	r5, r0, #0
 8007434:	0020      	movs	r0, r4
 8007436:	f7fa f889 	bl	800154c <__aeabi_ui2f>
 800743a:	1c01      	adds	r1, r0, #0
 800743c:	1c28      	adds	r0, r5, #0
 800743e:	f7f9 fb69 	bl	8000b14 <__aeabi_fdiv>
 8007442:	1c04      	adds	r4, r0, #0
    }
    return ((value > (float)1.0) ? (float)(1.0) : (value));
 8007444:	21fe      	movs	r1, #254	; 0xfe
 8007446:	0589      	lsls	r1, r1, #22
 8007448:	1c20      	adds	r0, r4, #0
 800744a:	f7f9 f85d 	bl	8000508 <__aeabi_fcmpgt>
 800744e:	2800      	cmp	r0, #0
 8007450:	d001      	beq.n	8007456 <pwmout_read+0x32>
 8007452:	24fe      	movs	r4, #254	; 0xfe
 8007454:	05a4      	lsls	r4, r4, #22
}
 8007456:	1c20      	adds	r0, r4, #0
 8007458:	bd70      	pop	{r4, r5, r6, pc}
    float value = 0;
 800745a:	2400      	movs	r4, #0
 800745c:	e7f2      	b.n	8007444 <pwmout_read+0x20>
	...

08007460 <pwmout_period_us>:
{
    pwmout_period_us(obj, ms * 1000);
}

void pwmout_period_us(pwmout_t *obj, int us)
{
 8007460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007462:	46c6      	mov	lr, r8
 8007464:	b500      	push	{lr}
 8007466:	b088      	sub	sp, #32
 8007468:	0007      	movs	r7, r0
 800746a:	4688      	mov	r8, r1
    TimHandle.Instance = (TIM_TypeDef *)(obj->pwm);
 800746c:	6804      	ldr	r4, [r0, #0]
 800746e:	4b4d      	ldr	r3, [pc, #308]	; (80075a4 <pwmout_period_us+0x144>)
 8007470:	601c      	str	r4, [r3, #0]
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    uint32_t PclkFreq = 0;
 8007472:	2300      	movs	r3, #0
 8007474:	9303      	str	r3, [sp, #12]
    uint32_t APBxCLKDivider = RCC_HCLK_DIV1;
    float dc = pwmout_read(obj);
 8007476:	f7ff ffd5 	bl	8007424 <pwmout_read>
 800747a:	9001      	str	r0, [sp, #4]
    uint8_t i = 0;

    __HAL_TIM_DISABLE(&TimHandle);
 800747c:	6a22      	ldr	r2, [r4, #32]
 800747e:	4b4a      	ldr	r3, [pc, #296]	; (80075a8 <pwmout_period_us+0x148>)
 8007480:	421a      	tst	r2, r3
 8007482:	d107      	bne.n	8007494 <pwmout_period_us+0x34>
 8007484:	6a22      	ldr	r2, [r4, #32]
 8007486:	4b49      	ldr	r3, [pc, #292]	; (80075ac <pwmout_period_us+0x14c>)
 8007488:	421a      	tst	r2, r3
 800748a:	d103      	bne.n	8007494 <pwmout_period_us+0x34>
 800748c:	6823      	ldr	r3, [r4, #0]
 800748e:	2201      	movs	r2, #1
 8007490:	4393      	bics	r3, r2
 8007492:	6023      	str	r3, [r4, #0]

    // Get clock configuration
    // Note: PclkFreq contains here the Latency (not used after)
    HAL_RCC_GetClockConfig(&RCC_ClkInitStruct, &PclkFreq);
 8007494:	a903      	add	r1, sp, #12
 8007496:	a804      	add	r0, sp, #16
 8007498:	f7fe ffe2 	bl	8006460 <HAL_RCC_GetClockConfig>
    uint8_t i = 0;
 800749c:	2300      	movs	r3, #0

    /*  Parse the pwm / apb mapping table to find the right entry */
    while (pwm_apb_map_table[i].pwm != obj->pwm) {
 800749e:	e001      	b.n	80074a4 <pwmout_period_us+0x44>
        i++;
 80074a0:	3301      	adds	r3, #1
 80074a2:	b2db      	uxtb	r3, r3
    while (pwm_apb_map_table[i].pwm != obj->pwm) {
 80074a4:	001c      	movs	r4, r3
 80074a6:	00da      	lsls	r2, r3, #3
 80074a8:	4941      	ldr	r1, [pc, #260]	; (80075b0 <pwmout_period_us+0x150>)
 80074aa:	5852      	ldr	r2, [r2, r1]
 80074ac:	6839      	ldr	r1, [r7, #0]
 80074ae:	428a      	cmp	r2, r1
 80074b0:	d1f6      	bne.n	80074a0 <pwmout_period_us+0x40>
    }

    if (pwm_apb_map_table[i].pwm == 0) {
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	d055      	beq.n	8007562 <pwmout_period_us+0x102>
        error("Unknown PWM instance");
    }

    if (pwm_apb_map_table[i].pwmoutApb == PWMOUT_ON_APB1) {
 80074b6:	00e4      	lsls	r4, r4, #3
 80074b8:	4b3d      	ldr	r3, [pc, #244]	; (80075b0 <pwmout_period_us+0x150>)
 80074ba:	191c      	adds	r4, r3, r4
 80074bc:	7923      	ldrb	r3, [r4, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d053      	beq.n	800756a <pwmout_period_us+0x10a>
    uint32_t APBxCLKDivider = RCC_HCLK_DIV1;
 80074c2:	2600      	movs	r6, #0
#endif
    }


    /* By default use, 1us as SW pre-scaler */
    obj->prescaler = 1;
 80074c4:	2301      	movs	r3, #1
 80074c6:	60bb      	str	r3, [r7, #8]
    // TIMxCLK = PCLKx when the APB prescaler = 1 else TIMxCLK = 2 * PCLKx
    if (APBxCLKDivider == RCC_HCLK_DIV1) {
 80074c8:	2e00      	cmp	r6, #0
 80074ca:	d153      	bne.n	8007574 <pwmout_period_us+0x114>
        TimHandle.Init.Prescaler = (((PclkFreq) / 1000000)) - 1; // 1 us tick
 80074cc:	4939      	ldr	r1, [pc, #228]	; (80075b4 <pwmout_period_us+0x154>)
 80074ce:	9803      	ldr	r0, [sp, #12]
 80074d0:	f7f8 fe40 	bl	8000154 <__udivsi3>
 80074d4:	3801      	subs	r0, #1
 80074d6:	4b33      	ldr	r3, [pc, #204]	; (80075a4 <pwmout_period_us+0x144>)
 80074d8:	6058      	str	r0, [r3, #4]
    } else {
        TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000)) - 1; // 1 us tick
    }
    TimHandle.Init.Period = (us - 1);
 80074da:	4643      	mov	r3, r8
 80074dc:	1e5d      	subs	r5, r3, #1
 80074de:	4b31      	ldr	r3, [pc, #196]	; (80075a4 <pwmout_period_us+0x144>)
 80074e0:	60dd      	str	r5, [r3, #12]

    /*  In case period or pre-scalers are out of range, loop-in to get valid values */
    while ((TimHandle.Init.Period > 0xFFFF) || (TimHandle.Init.Prescaler > 0xFFFF)) {
 80074e2:	4b30      	ldr	r3, [pc, #192]	; (80075a4 <pwmout_period_us+0x144>)
 80074e4:	68da      	ldr	r2, [r3, #12]
 80074e6:	4b34      	ldr	r3, [pc, #208]	; (80075b8 <pwmout_period_us+0x158>)
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d804      	bhi.n	80074f6 <pwmout_period_us+0x96>
 80074ec:	4b2d      	ldr	r3, [pc, #180]	; (80075a4 <pwmout_period_us+0x144>)
 80074ee:	685a      	ldr	r2, [r3, #4]
 80074f0:	4b31      	ldr	r3, [pc, #196]	; (80075b8 <pwmout_period_us+0x158>)
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d91d      	bls.n	8007532 <pwmout_period_us+0xd2>
        obj->prescaler = obj->prescaler * 2;
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	005c      	lsls	r4, r3, #1
 80074fa:	60bc      	str	r4, [r7, #8]
        if (APBxCLKDivider == RCC_HCLK_DIV1) {
 80074fc:	2e00      	cmp	r6, #0
 80074fe:	d142      	bne.n	8007586 <pwmout_period_us+0x126>
            TimHandle.Init.Prescaler = (((PclkFreq) / 1000000) * obj->prescaler) - 1;
 8007500:	492c      	ldr	r1, [pc, #176]	; (80075b4 <pwmout_period_us+0x154>)
 8007502:	9803      	ldr	r0, [sp, #12]
 8007504:	f7f8 fe26 	bl	8000154 <__udivsi3>
 8007508:	4360      	muls	r0, r4
 800750a:	3801      	subs	r0, #1
 800750c:	4b25      	ldr	r3, [pc, #148]	; (80075a4 <pwmout_period_us+0x144>)
 800750e:	6058      	str	r0, [r3, #4]
        } else {
            TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000) * obj->prescaler) - 1;
        }
        TimHandle.Init.Period = (us - 1) / obj->prescaler;
 8007510:	0021      	movs	r1, r4
 8007512:	0028      	movs	r0, r5
 8007514:	f7f8 fe1e 	bl	8000154 <__udivsi3>
 8007518:	4b22      	ldr	r3, [pc, #136]	; (80075a4 <pwmout_period_us+0x144>)
 800751a:	60d8      	str	r0, [r3, #12]
        /*  Period decreases and prescaler increases over loops, so check for
         *  possible out of range cases */
        if ((TimHandle.Init.Period < 0xFFFF) && (TimHandle.Init.Prescaler > 0xFFFF)) {
 800751c:	4b27      	ldr	r3, [pc, #156]	; (80075bc <pwmout_period_us+0x15c>)
 800751e:	4298      	cmp	r0, r3
 8007520:	d8df      	bhi.n	80074e2 <pwmout_period_us+0x82>
 8007522:	4b20      	ldr	r3, [pc, #128]	; (80075a4 <pwmout_period_us+0x144>)
 8007524:	685a      	ldr	r2, [r3, #4]
 8007526:	4b24      	ldr	r3, [pc, #144]	; (80075b8 <pwmout_period_us+0x158>)
 8007528:	429a      	cmp	r2, r3
 800752a:	d9da      	bls.n	80074e2 <pwmout_period_us+0x82>
            error("Cannot initialize PWM\n");
 800752c:	4824      	ldr	r0, [pc, #144]	; (80075c0 <pwmout_period_us+0x160>)
 800752e:	f7fd fb79 	bl	8004c24 <error>
            break;
        }
    }

    TimHandle.Init.ClockDivision = 0;
 8007532:	481c      	ldr	r0, [pc, #112]	; (80075a4 <pwmout_period_us+0x144>)
 8007534:	2300      	movs	r3, #0
 8007536:	6103      	str	r3, [r0, #16]
    TimHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 8007538:	6083      	str	r3, [r0, #8]

    if (HAL_TIM_PWM_Init(&TimHandle) != HAL_OK) {
 800753a:	f7ff f8e9 	bl	8006710 <HAL_TIM_PWM_Init>
 800753e:	2800      	cmp	r0, #0
 8007540:	d12b      	bne.n	800759a <pwmout_period_us+0x13a>
        error("Cannot initialize PWM\n");
    }

    // Save for future use
    obj->period = us;
 8007542:	4643      	mov	r3, r8
 8007544:	60fb      	str	r3, [r7, #12]

    // Set duty cycle again
    pwmout_write(obj, dc);
 8007546:	9901      	ldr	r1, [sp, #4]
 8007548:	0038      	movs	r0, r7
 800754a:	f7ff ff0f 	bl	800736c <pwmout_write>

    __HAL_TIM_ENABLE(&TimHandle);
 800754e:	4b15      	ldr	r3, [pc, #84]	; (80075a4 <pwmout_period_us+0x144>)
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	6813      	ldr	r3, [r2, #0]
 8007554:	2101      	movs	r1, #1
 8007556:	430b      	orrs	r3, r1
 8007558:	6013      	str	r3, [r2, #0]
}
 800755a:	b008      	add	sp, #32
 800755c:	bc04      	pop	{r2}
 800755e:	4690      	mov	r8, r2
 8007560:	bdf0      	pop	{r4, r5, r6, r7, pc}
        error("Unknown PWM instance");
 8007562:	4818      	ldr	r0, [pc, #96]	; (80075c4 <pwmout_period_us+0x164>)
 8007564:	f7fd fb5e 	bl	8004c24 <error>
 8007568:	e7a5      	b.n	80074b6 <pwmout_period_us+0x56>
        PclkFreq = HAL_RCC_GetPCLK1Freq();
 800756a:	f7fe ff69 	bl	8006440 <HAL_RCC_GetPCLK1Freq>
 800756e:	9003      	str	r0, [sp, #12]
        APBxCLKDivider = RCC_ClkInitStruct.APB1CLKDivider;
 8007570:	9e07      	ldr	r6, [sp, #28]
 8007572:	e7a7      	b.n	80074c4 <pwmout_period_us+0x64>
        TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000)) - 1; // 1 us tick
 8007574:	9b03      	ldr	r3, [sp, #12]
 8007576:	0058      	lsls	r0, r3, #1
 8007578:	490e      	ldr	r1, [pc, #56]	; (80075b4 <pwmout_period_us+0x154>)
 800757a:	f7f8 fdeb 	bl	8000154 <__udivsi3>
 800757e:	3801      	subs	r0, #1
 8007580:	4b08      	ldr	r3, [pc, #32]	; (80075a4 <pwmout_period_us+0x144>)
 8007582:	6058      	str	r0, [r3, #4]
 8007584:	e7a9      	b.n	80074da <pwmout_period_us+0x7a>
            TimHandle.Init.Prescaler = (((PclkFreq * 2) / 1000000) * obj->prescaler) - 1;
 8007586:	9b03      	ldr	r3, [sp, #12]
 8007588:	0058      	lsls	r0, r3, #1
 800758a:	490a      	ldr	r1, [pc, #40]	; (80075b4 <pwmout_period_us+0x154>)
 800758c:	f7f8 fde2 	bl	8000154 <__udivsi3>
 8007590:	4360      	muls	r0, r4
 8007592:	3801      	subs	r0, #1
 8007594:	4b03      	ldr	r3, [pc, #12]	; (80075a4 <pwmout_period_us+0x144>)
 8007596:	6058      	str	r0, [r3, #4]
 8007598:	e7ba      	b.n	8007510 <pwmout_period_us+0xb0>
        error("Cannot initialize PWM\n");
 800759a:	4809      	ldr	r0, [pc, #36]	; (80075c0 <pwmout_period_us+0x160>)
 800759c:	f7fd fb42 	bl	8004c24 <error>
 80075a0:	e7cf      	b.n	8007542 <pwmout_period_us+0xe2>
 80075a2:	46c0      	nop			; (mov r8, r8)
 80075a4:	20000ca4 	.word	0x20000ca4
 80075a8:	00001111 	.word	0x00001111
 80075ac:	00000444 	.word	0x00000444
 80075b0:	0800cb9c 	.word	0x0800cb9c
 80075b4:	000f4240 	.word	0x000f4240
 80075b8:	0000ffff 	.word	0x0000ffff
 80075bc:	0000fffe 	.word	0x0000fffe
 80075c0:	0800cc68 	.word	0x0800cc68
 80075c4:	0800cc50 	.word	0x0800cc50

080075c8 <pwmout_init>:
{
 80075c8:	b570      	push	{r4, r5, r6, lr}
 80075ca:	b086      	sub	sp, #24
 80075cc:	0004      	movs	r4, r0
 80075ce:	000d      	movs	r5, r1
    obj->pwm = (PWMName)pinmap_peripheral(pin, PinMap_PWM);
 80075d0:	4e3d      	ldr	r6, [pc, #244]	; (80076c8 <pwmout_init+0x100>)
 80075d2:	0031      	movs	r1, r6
 80075d4:	0028      	movs	r0, r5
 80075d6:	f7fc fd93 	bl	8004100 <pinmap_peripheral>
 80075da:	6020      	str	r0, [r4, #0]
    uint32_t function = pinmap_function(pin, PinMap_PWM);
 80075dc:	0031      	movs	r1, r6
 80075de:	0028      	movs	r0, r5
 80075e0:	f7fc fdb4 	bl	800414c <pinmap_function>
    obj->channel = STM_PIN_CHANNEL(function);
 80075e4:	0b02      	lsrs	r2, r0, #12
 80075e6:	231f      	movs	r3, #31
 80075e8:	4013      	ands	r3, r2
 80075ea:	7523      	strb	r3, [r4, #20]
    obj->inverted = STM_PIN_INVERTED(function);
 80075ec:	0c40      	lsrs	r0, r0, #17
 80075ee:	2301      	movs	r3, #1
 80075f0:	4018      	ands	r0, r3
 80075f2:	7560      	strb	r0, [r4, #21]
    if (obj->pwm == PWM_1) {
 80075f4:	4b35      	ldr	r3, [pc, #212]	; (80076cc <pwmout_init+0x104>)
 80075f6:	6822      	ldr	r2, [r4, #0]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d023      	beq.n	8007644 <pwmout_init+0x7c>
    if (obj->pwm == PWM_3) {
 80075fc:	4b34      	ldr	r3, [pc, #208]	; (80076d0 <pwmout_init+0x108>)
 80075fe:	6822      	ldr	r2, [r4, #0]
 8007600:	429a      	cmp	r2, r3
 8007602:	d02a      	beq.n	800765a <pwmout_init+0x92>
    if (obj->pwm == PWM_14) {
 8007604:	4b33      	ldr	r3, [pc, #204]	; (80076d4 <pwmout_init+0x10c>)
 8007606:	6822      	ldr	r2, [r4, #0]
 8007608:	429a      	cmp	r2, r3
 800760a:	d030      	beq.n	800766e <pwmout_init+0xa6>
    if (obj->pwm == PWM_15) {
 800760c:	4b32      	ldr	r3, [pc, #200]	; (80076d8 <pwmout_init+0x110>)
 800760e:	6822      	ldr	r2, [r4, #0]
 8007610:	429a      	cmp	r2, r3
 8007612:	d037      	beq.n	8007684 <pwmout_init+0xbc>
    if (obj->pwm == PWM_16) {
 8007614:	4b31      	ldr	r3, [pc, #196]	; (80076dc <pwmout_init+0x114>)
 8007616:	6822      	ldr	r2, [r4, #0]
 8007618:	429a      	cmp	r2, r3
 800761a:	d03e      	beq.n	800769a <pwmout_init+0xd2>
    if (obj->pwm == PWM_17) {
 800761c:	4b30      	ldr	r3, [pc, #192]	; (80076e0 <pwmout_init+0x118>)
 800761e:	6822      	ldr	r2, [r4, #0]
 8007620:	429a      	cmp	r2, r3
 8007622:	d045      	beq.n	80076b0 <pwmout_init+0xe8>
    pinmap_pinout(pin, PinMap_PWM);
 8007624:	4928      	ldr	r1, [pc, #160]	; (80076c8 <pwmout_init+0x100>)
 8007626:	0028      	movs	r0, r5
 8007628:	f7fc fd22 	bl	8004070 <pinmap_pinout>
    obj->pin = pin;
 800762c:	80a5      	strh	r5, [r4, #4]
    obj->period = 0;
 800762e:	2300      	movs	r3, #0
 8007630:	60e3      	str	r3, [r4, #12]
    obj->pulse = 0;
 8007632:	6123      	str	r3, [r4, #16]
    obj->prescaler = 1;
 8007634:	3301      	adds	r3, #1
 8007636:	60a3      	str	r3, [r4, #8]
    pwmout_period_us(obj, 20000); // 20 ms per default
 8007638:	492a      	ldr	r1, [pc, #168]	; (80076e4 <pwmout_init+0x11c>)
 800763a:	0020      	movs	r0, r4
 800763c:	f7ff ff10 	bl	8007460 <pwmout_period_us>
}
 8007640:	b006      	add	sp, #24
 8007642:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_RCC_TIM1_CLK_ENABLE();
 8007644:	4a28      	ldr	r2, [pc, #160]	; (80076e8 <pwmout_init+0x120>)
 8007646:	6991      	ldr	r1, [r2, #24]
 8007648:	2080      	movs	r0, #128	; 0x80
 800764a:	0100      	lsls	r0, r0, #4
 800764c:	4301      	orrs	r1, r0
 800764e:	6191      	str	r1, [r2, #24]
 8007650:	6993      	ldr	r3, [r2, #24]
 8007652:	4003      	ands	r3, r0
 8007654:	9300      	str	r3, [sp, #0]
 8007656:	9b00      	ldr	r3, [sp, #0]
 8007658:	e7d0      	b.n	80075fc <pwmout_init+0x34>
        __HAL_RCC_TIM3_CLK_ENABLE();
 800765a:	4a23      	ldr	r2, [pc, #140]	; (80076e8 <pwmout_init+0x120>)
 800765c:	69d1      	ldr	r1, [r2, #28]
 800765e:	2302      	movs	r3, #2
 8007660:	4319      	orrs	r1, r3
 8007662:	61d1      	str	r1, [r2, #28]
 8007664:	69d2      	ldr	r2, [r2, #28]
 8007666:	4013      	ands	r3, r2
 8007668:	9301      	str	r3, [sp, #4]
 800766a:	9b01      	ldr	r3, [sp, #4]
 800766c:	e7ca      	b.n	8007604 <pwmout_init+0x3c>
        __HAL_RCC_TIM14_CLK_ENABLE();
 800766e:	4a1e      	ldr	r2, [pc, #120]	; (80076e8 <pwmout_init+0x120>)
 8007670:	69d1      	ldr	r1, [r2, #28]
 8007672:	2080      	movs	r0, #128	; 0x80
 8007674:	0040      	lsls	r0, r0, #1
 8007676:	4301      	orrs	r1, r0
 8007678:	61d1      	str	r1, [r2, #28]
 800767a:	69d3      	ldr	r3, [r2, #28]
 800767c:	4003      	ands	r3, r0
 800767e:	9302      	str	r3, [sp, #8]
 8007680:	9b02      	ldr	r3, [sp, #8]
 8007682:	e7c3      	b.n	800760c <pwmout_init+0x44>
        __HAL_RCC_TIM15_CLK_ENABLE();
 8007684:	4a18      	ldr	r2, [pc, #96]	; (80076e8 <pwmout_init+0x120>)
 8007686:	6991      	ldr	r1, [r2, #24]
 8007688:	2080      	movs	r0, #128	; 0x80
 800768a:	0240      	lsls	r0, r0, #9
 800768c:	4301      	orrs	r1, r0
 800768e:	6191      	str	r1, [r2, #24]
 8007690:	6993      	ldr	r3, [r2, #24]
 8007692:	4003      	ands	r3, r0
 8007694:	9303      	str	r3, [sp, #12]
 8007696:	9b03      	ldr	r3, [sp, #12]
 8007698:	e7bc      	b.n	8007614 <pwmout_init+0x4c>
        __HAL_RCC_TIM16_CLK_ENABLE();
 800769a:	4a13      	ldr	r2, [pc, #76]	; (80076e8 <pwmout_init+0x120>)
 800769c:	6991      	ldr	r1, [r2, #24]
 800769e:	2080      	movs	r0, #128	; 0x80
 80076a0:	0280      	lsls	r0, r0, #10
 80076a2:	4301      	orrs	r1, r0
 80076a4:	6191      	str	r1, [r2, #24]
 80076a6:	6993      	ldr	r3, [r2, #24]
 80076a8:	4003      	ands	r3, r0
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	9b04      	ldr	r3, [sp, #16]
 80076ae:	e7b5      	b.n	800761c <pwmout_init+0x54>
        __HAL_RCC_TIM17_CLK_ENABLE();
 80076b0:	4a0d      	ldr	r2, [pc, #52]	; (80076e8 <pwmout_init+0x120>)
 80076b2:	6991      	ldr	r1, [r2, #24]
 80076b4:	2080      	movs	r0, #128	; 0x80
 80076b6:	02c0      	lsls	r0, r0, #11
 80076b8:	4301      	orrs	r1, r0
 80076ba:	6191      	str	r1, [r2, #24]
 80076bc:	6993      	ldr	r3, [r2, #24]
 80076be:	4003      	ands	r3, r0
 80076c0:	9305      	str	r3, [sp, #20]
 80076c2:	9b05      	ldr	r3, [sp, #20]
 80076c4:	e7ae      	b.n	8007624 <pwmout_init+0x5c>
 80076c6:	46c0      	nop			; (mov r8, r8)
 80076c8:	0800c8e0 	.word	0x0800c8e0
 80076cc:	40012c00 	.word	0x40012c00
 80076d0:	40000400 	.word	0x40000400
 80076d4:	40002000 	.word	0x40002000
 80076d8:	40014000 	.word	0x40014000
 80076dc:	40014400 	.word	0x40014400
 80076e0:	40014800 	.word	0x40014800
 80076e4:	00004e20 	.word	0x00004e20
 80076e8:	40021000 	.word	0x40021000

080076ec <pwmout_period_ms>:
{
 80076ec:	b510      	push	{r4, lr}
    pwmout_period_us(obj, ms * 1000);
 80076ee:	23fa      	movs	r3, #250	; 0xfa
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4359      	muls	r1, r3
 80076f4:	f7ff feb4 	bl	8007460 <pwmout_period_us>
}
 80076f8:	bd10      	pop	{r4, pc}

080076fa <pwmout_pulsewidth_us>:
{
    pwmout_pulsewidth_us(obj, ms * 1000);
}

void pwmout_pulsewidth_us(pwmout_t *obj, int us)
{
 80076fa:	b570      	push	{r4, r5, r6, lr}
 80076fc:	0004      	movs	r4, r0
    float value = (float)us / (float)obj->period;
 80076fe:	0008      	movs	r0, r1
 8007700:	f7f9 fed4 	bl	80014ac <__aeabi_i2f>
 8007704:	1c05      	adds	r5, r0, #0
 8007706:	68e0      	ldr	r0, [r4, #12]
 8007708:	f7f9 ff20 	bl	800154c <__aeabi_ui2f>
 800770c:	1c01      	adds	r1, r0, #0
 800770e:	1c28      	adds	r0, r5, #0
 8007710:	f7f9 fa00 	bl	8000b14 <__aeabi_fdiv>
 8007714:	1c01      	adds	r1, r0, #0
    pwmout_write(obj, value);
 8007716:	0020      	movs	r0, r4
 8007718:	f7ff fe28 	bl	800736c <pwmout_write>
}
 800771c:	bd70      	pop	{r4, r5, r6, pc}

0800771e <pwmout_pulsewidth_ms>:
{
 800771e:	b510      	push	{r4, lr}
    pwmout_pulsewidth_us(obj, ms * 1000);
 8007720:	23fa      	movs	r3, #250	; 0xfa
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4359      	muls	r1, r3
 8007726:	f7ff ffe8 	bl	80076fa <pwmout_pulsewidth_us>
}
 800772a:	bd10      	pop	{r4, pc}

0800772c <serial_readable>:
 ******************************************************************************/

int serial_readable(serial_t *obj)
{
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 800772c:	6842      	ldr	r2, [r0, #4]
    /*  To avoid a target blocking case, let's check for
     *  possible OVERRUN error and discard it
     */
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE)) {
 800772e:	00d3      	lsls	r3, r2, #3
 8007730:	1a9b      	subs	r3, r3, r2
 8007732:	0119      	lsls	r1, r3, #4
 8007734:	4b08      	ldr	r3, [pc, #32]	; (8007758 <serial_readable+0x2c>)
 8007736:	58cb      	ldr	r3, [r1, r3]
 8007738:	69d9      	ldr	r1, [r3, #28]
 800773a:	0709      	lsls	r1, r1, #28
 800773c:	d501      	bpl.n	8007742 <serial_readable+0x16>
        __HAL_UART_CLEAR_OREFLAG(huart);
 800773e:	2108      	movs	r1, #8
 8007740:	6219      	str	r1, [r3, #32]
    }
    // Check if data is received
    return (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE) != RESET) ? 1 : 0;
 8007742:	00d3      	lsls	r3, r2, #3
 8007744:	1a9b      	subs	r3, r3, r2
 8007746:	011a      	lsls	r2, r3, #4
 8007748:	4b03      	ldr	r3, [pc, #12]	; (8007758 <serial_readable+0x2c>)
 800774a:	58d3      	ldr	r3, [r2, r3]
 800774c:	69db      	ldr	r3, [r3, #28]
 800774e:	2020      	movs	r0, #32
 8007750:	4018      	ands	r0, r3
 8007752:	1e43      	subs	r3, r0, #1
 8007754:	4198      	sbcs	r0, r3
}
 8007756:	4770      	bx	lr
 8007758:	20000d1c 	.word	0x20000d1c

0800775c <serial_writable>:

int serial_writable(serial_t *obj)
{
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 800775c:	6842      	ldr	r2, [r0, #4]

    // Check if data is transmitted
    return (__HAL_UART_GET_FLAG(huart, UART_FLAG_TXE) != RESET) ? 1 : 0;
 800775e:	00d3      	lsls	r3, r2, #3
 8007760:	1a9b      	subs	r3, r3, r2
 8007762:	011a      	lsls	r2, r3, #4
 8007764:	4b03      	ldr	r3, [pc, #12]	; (8007774 <serial_writable+0x18>)
 8007766:	58d3      	ldr	r3, [r2, r3]
 8007768:	69db      	ldr	r3, [r3, #28]
 800776a:	2080      	movs	r0, #128	; 0x80
 800776c:	4018      	ands	r0, r3
 800776e:	1e43      	subs	r3, r0, #1
 8007770:	4198      	sbcs	r0, r3
}
 8007772:	4770      	bx	lr
 8007774:	20000d1c 	.word	0x20000d1c

08007778 <init_uart>:
/******************************************************************************
 * UTILITY FUNCTIONS
 ******************************************************************************/

HAL_StatusTypeDef init_uart(serial_t *obj)
{
 8007778:	b570      	push	{r4, r5, r6, lr}
 800777a:	0003      	movs	r3, r0
    struct serial_s *obj_s = SERIAL_S(obj);
    UART_HandleTypeDef *huart = &uart_handlers[obj_s->index];
 800777c:	6841      	ldr	r1, [r0, #4]
 800777e:	00ca      	lsls	r2, r1, #3
 8007780:	1a54      	subs	r4, r2, r1
 8007782:	0120      	lsls	r0, r4, #4
 8007784:	4c1b      	ldr	r4, [pc, #108]	; (80077f4 <init_uart+0x7c>)
 8007786:	1900      	adds	r0, r0, r4
    huart->Instance = (USART_TypeDef *)(obj_s->uart);
 8007788:	1a52      	subs	r2, r2, r1
 800778a:	0115      	lsls	r5, r2, #4
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	512a      	str	r2, [r5, r4]

    huart->Init.BaudRate     = obj_s->baudrate;
 8007790:	689a      	ldr	r2, [r3, #8]
 8007792:	6042      	str	r2, [r0, #4]
    huart->Init.WordLength   = obj_s->databits;
 8007794:	68da      	ldr	r2, [r3, #12]
 8007796:	6082      	str	r2, [r0, #8]
    huart->Init.StopBits     = obj_s->stopbits;
 8007798:	691a      	ldr	r2, [r3, #16]
 800779a:	60c2      	str	r2, [r0, #12]
    huart->Init.Parity       = obj_s->parity;
 800779c:	695a      	ldr	r2, [r3, #20]
 800779e:	6102      	str	r2, [r0, #16]
#if DEVICE_SERIAL_FC
    huart->Init.HwFlowCtl    = obj_s->hw_flow_ctl;
 80077a0:	6a1a      	ldr	r2, [r3, #32]
 80077a2:	6182      	str	r2, [r0, #24]
#else
    huart->Init.HwFlowCtl    = UART_HWCONTROL_NONE;
#endif
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 80077a4:	2200      	movs	r2, #0
 80077a6:	61c2      	str	r2, [r0, #28]
    huart->TxXferCount       = 0;
 80077a8:	0004      	movs	r4, r0
 80077aa:	3452      	adds	r4, #82	; 0x52
 80077ac:	8022      	strh	r2, [r4, #0]
    huart->TxXferSize        = 0;
 80077ae:	3c02      	subs	r4, #2
 80077b0:	8022      	strh	r2, [r4, #0]
    huart->RxXferCount       = 0;
 80077b2:	340a      	adds	r4, #10
 80077b4:	8022      	strh	r2, [r4, #0]
    huart->RxXferSize        = 0;
 80077b6:	3c02      	subs	r4, #2
 80077b8:	8022      	strh	r2, [r4, #0]

    if (obj_s->pin_rx == NC) {
 80077ba:	241a      	movs	r4, #26
 80077bc:	5f1a      	ldrsh	r2, [r3, r4]
 80077be:	3201      	adds	r2, #1
 80077c0:	d00d      	beq.n	80077de <init_uart+0x66>
        huart->Init.Mode = UART_MODE_TX;
    } else if (obj_s->pin_tx == NC) {
 80077c2:	2218      	movs	r2, #24
 80077c4:	5e9b      	ldrsh	r3, [r3, r2]
 80077c6:	3301      	adds	r3, #1
 80077c8:	d00c      	beq.n	80077e4 <init_uart+0x6c>
        huart->Init.Mode = UART_MODE_RX;
    } else {
        huart->Init.Mode = UART_MODE_TX_RX;
 80077ca:	00cb      	lsls	r3, r1, #3
 80077cc:	1a59      	subs	r1, r3, r1
 80077ce:	010a      	lsls	r2, r1, #4
 80077d0:	4b08      	ldr	r3, [pc, #32]	; (80077f4 <init_uart+0x7c>)
 80077d2:	189b      	adds	r3, r3, r2
 80077d4:	220c      	movs	r2, #12
 80077d6:	615a      	str	r2, [r3, #20]
            HAL_UARTEx_DisableStopMode(huart);
        }
    }
#endif

    return HAL_UART_Init(huart);
 80077d8:	f7ff fa62 	bl	8006ca0 <HAL_UART_Init>
}
 80077dc:	bd70      	pop	{r4, r5, r6, pc}
        huart->Init.Mode = UART_MODE_TX;
 80077de:	2208      	movs	r2, #8
 80077e0:	6142      	str	r2, [r0, #20]
 80077e2:	e7f9      	b.n	80077d8 <init_uart+0x60>
        huart->Init.Mode = UART_MODE_RX;
 80077e4:	00cb      	lsls	r3, r1, #3
 80077e6:	1a59      	subs	r1, r3, r1
 80077e8:	010a      	lsls	r2, r1, #4
 80077ea:	4b02      	ldr	r3, [pc, #8]	; (80077f4 <init_uart+0x7c>)
 80077ec:	189b      	adds	r3, r3, r2
 80077ee:	2204      	movs	r2, #4
 80077f0:	615a      	str	r2, [r3, #20]
 80077f2:	e7f1      	b.n	80077d8 <init_uart+0x60>
 80077f4:	20000d1c 	.word	0x20000d1c

080077f8 <serial_baud>:
{
 80077f8:	b510      	push	{r4, lr}
    obj_s->baudrate = baudrate;
 80077fa:	6081      	str	r1, [r0, #8]
    if (init_uart(obj) != HAL_OK) {
 80077fc:	f7ff ffbc 	bl	8007778 <init_uart>
}
 8007800:	bd10      	pop	{r4, pc}
	...

08007804 <get_uart_index>:
int8_t get_uart_index(UARTName uart_name)
{
    uint8_t index = 0;

#if defined(USART1_BASE)
    if (uart_name == UART_1) {
 8007804:	4b0b      	ldr	r3, [pc, #44]	; (8007834 <get_uart_index+0x30>)
 8007806:	4298      	cmp	r0, r3
 8007808:	d00a      	beq.n	8007820 <get_uart_index+0x1c>
    }
    index++;
#endif

#if defined(USART2_BASE)
    if (uart_name == UART_2) {
 800780a:	4b0b      	ldr	r3, [pc, #44]	; (8007838 <get_uart_index+0x34>)
 800780c:	4298      	cmp	r0, r3
 800780e:	d009      	beq.n	8007824 <get_uart_index+0x20>
    }
    index++;
#endif

#if defined(USART3_BASE)
    if (uart_name == UART_3) {
 8007810:	4b0a      	ldr	r3, [pc, #40]	; (800783c <get_uart_index+0x38>)
 8007812:	4298      	cmp	r0, r3
 8007814:	d008      	beq.n	8007828 <get_uart_index+0x24>
    }
    index++;
#endif

#if defined(USART4_BASE)
    if (uart_name == UART_4) {
 8007816:	4b0a      	ldr	r3, [pc, #40]	; (8007840 <get_uart_index+0x3c>)
 8007818:	4298      	cmp	r0, r3
 800781a:	d107      	bne.n	800782c <get_uart_index+0x28>
        return index;
 800781c:	2003      	movs	r0, #3
    }
    index++;
#endif

    return -1;
}
 800781e:	4770      	bx	lr
        return index;
 8007820:	2000      	movs	r0, #0
 8007822:	e7fc      	b.n	800781e <get_uart_index+0x1a>
        return index;
 8007824:	2001      	movs	r0, #1
 8007826:	e7fa      	b.n	800781e <get_uart_index+0x1a>
        return index;
 8007828:	2002      	movs	r0, #2
 800782a:	e7f8      	b.n	800781e <get_uart_index+0x1a>
    return -1;
 800782c:	2001      	movs	r0, #1
 800782e:	4240      	negs	r0, r0
 8007830:	e7f5      	b.n	800781e <get_uart_index+0x1a>
 8007832:	46c0      	nop			; (mov r8, r8)
 8007834:	40013800 	.word	0x40013800
 8007838:	40004400 	.word	0x40004400
 800783c:	40004800 	.word	0x40004800
 8007840:	40004c00 	.word	0x40004c00

08007844 <serial_init>:
{
 8007844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007846:	b085      	sub	sp, #20
 8007848:	0004      	movs	r4, r0
 800784a:	000d      	movs	r5, r1
 800784c:	0016      	movs	r6, r2
    UARTName uart_tx = (UARTName)pinmap_peripheral(tx, PinMap_UART_TX);
 800784e:	4948      	ldr	r1, [pc, #288]	; (8007970 <serial_init+0x12c>)
 8007850:	0028      	movs	r0, r5
 8007852:	f7fc fc55 	bl	8004100 <pinmap_peripheral>
 8007856:	0007      	movs	r7, r0
    UARTName uart_rx = (UARTName)pinmap_peripheral(rx, PinMap_UART_RX);
 8007858:	4946      	ldr	r1, [pc, #280]	; (8007974 <serial_init+0x130>)
 800785a:	0030      	movs	r0, r6
 800785c:	f7fc fc50 	bl	8004100 <pinmap_peripheral>
 8007860:	0001      	movs	r1, r0
    obj_s->uart = (UARTName)pinmap_merge(uart_tx, uart_rx);
 8007862:	0038      	movs	r0, r7
 8007864:	f7fc fc26 	bl	80040b4 <pinmap_merge>
 8007868:	6020      	str	r0, [r4, #0]
    if ((tx == STDIO_UART_TX) || (rx == STDIO_UART_RX)) {
 800786a:	2d02      	cmp	r5, #2
 800786c:	d00e      	beq.n	800788c <serial_init+0x48>
 800786e:	2e03      	cmp	r6, #3
 8007870:	d00e      	beq.n	8007890 <serial_init+0x4c>
        if (uart_tx == pinmap_peripheral(STDIO_UART_TX, PinMap_UART_TX)) {
 8007872:	493f      	ldr	r1, [pc, #252]	; (8007970 <serial_init+0x12c>)
 8007874:	2002      	movs	r0, #2
 8007876:	f7fc fc43 	bl	8004100 <pinmap_peripheral>
 800787a:	4287      	cmp	r7, r0
 800787c:	d001      	beq.n	8007882 <serial_init+0x3e>
    uint8_t stdio_config = 0;
 800787e:	2700      	movs	r7, #0
 8007880:	e007      	b.n	8007892 <serial_init+0x4e>
            error("Error: new serial object is using same UART as STDIO");
 8007882:	483d      	ldr	r0, [pc, #244]	; (8007978 <serial_init+0x134>)
 8007884:	f7fd f9ce 	bl	8004c24 <error>
    uint8_t stdio_config = 0;
 8007888:	2700      	movs	r7, #0
 800788a:	e002      	b.n	8007892 <serial_init+0x4e>
        stdio_config = 1;
 800788c:	2701      	movs	r7, #1
 800788e:	e000      	b.n	8007892 <serial_init+0x4e>
 8007890:	2701      	movs	r7, #1
    if (obj_s->uart == UART_1) {
 8007892:	4b3a      	ldr	r3, [pc, #232]	; (800797c <serial_init+0x138>)
 8007894:	6822      	ldr	r2, [r4, #0]
 8007896:	429a      	cmp	r2, r3
 8007898:	d034      	beq.n	8007904 <serial_init+0xc0>
    if (obj_s->uart == UART_2) {
 800789a:	4b39      	ldr	r3, [pc, #228]	; (8007980 <serial_init+0x13c>)
 800789c:	6822      	ldr	r2, [r4, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d03b      	beq.n	800791a <serial_init+0xd6>
    if (obj_s->uart == UART_3) {
 80078a2:	4b38      	ldr	r3, [pc, #224]	; (8007984 <serial_init+0x140>)
 80078a4:	6822      	ldr	r2, [r4, #0]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d042      	beq.n	8007930 <serial_init+0xec>
    if (obj_s->uart == UART_4) {
 80078aa:	4b37      	ldr	r3, [pc, #220]	; (8007988 <serial_init+0x144>)
 80078ac:	6822      	ldr	r2, [r4, #0]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d049      	beq.n	8007946 <serial_init+0x102>
    obj_s->index = get_uart_index(obj_s->uart);
 80078b2:	6820      	ldr	r0, [r4, #0]
 80078b4:	f7ff ffa6 	bl	8007804 <get_uart_index>
 80078b8:	6060      	str	r0, [r4, #4]
    pinmap_pinout(tx, PinMap_UART_TX);
 80078ba:	492d      	ldr	r1, [pc, #180]	; (8007970 <serial_init+0x12c>)
 80078bc:	0028      	movs	r0, r5
 80078be:	f7fc fbd7 	bl	8004070 <pinmap_pinout>
    pinmap_pinout(rx, PinMap_UART_RX);
 80078c2:	492c      	ldr	r1, [pc, #176]	; (8007974 <serial_init+0x130>)
 80078c4:	0030      	movs	r0, r6
 80078c6:	f7fc fbd3 	bl	8004070 <pinmap_pinout>
    if (tx != NC) {
 80078ca:	1c6b      	adds	r3, r5, #1
 80078cc:	d003      	beq.n	80078d6 <serial_init+0x92>
        pin_mode(tx, PullUp);
 80078ce:	2101      	movs	r1, #1
 80078d0:	0028      	movs	r0, r5
 80078d2:	f7ff fd05 	bl	80072e0 <pin_mode>
    if (rx != NC) {
 80078d6:	1c73      	adds	r3, r6, #1
 80078d8:	d003      	beq.n	80078e2 <serial_init+0x9e>
        pin_mode(rx, PullUp);
 80078da:	2101      	movs	r1, #1
 80078dc:	0030      	movs	r0, r6
 80078de:	f7ff fcff 	bl	80072e0 <pin_mode>
    obj_s->baudrate = 9600; // baudrate default value
 80078e2:	2396      	movs	r3, #150	; 0x96
 80078e4:	019b      	lsls	r3, r3, #6
 80078e6:	60a3      	str	r3, [r4, #8]
    obj_s->databits = UART_WORDLENGTH_8B;
 80078e8:	2300      	movs	r3, #0
 80078ea:	60e3      	str	r3, [r4, #12]
    obj_s->stopbits = UART_STOPBITS_1;
 80078ec:	6123      	str	r3, [r4, #16]
    obj_s->parity   = UART_PARITY_NONE;
 80078ee:	6163      	str	r3, [r4, #20]
    obj_s->hw_flow_ctl = UART_HWCONTROL_NONE;
 80078f0:	6223      	str	r3, [r4, #32]
    obj_s->pin_tx = tx;
 80078f2:	8325      	strh	r5, [r4, #24]
    obj_s->pin_rx = rx;
 80078f4:	8366      	strh	r6, [r4, #26]
    init_uart(obj); /* init_uart will be called again in serial_baud function, so don't worry if init_uart returns HAL_ERROR */
 80078f6:	0020      	movs	r0, r4
 80078f8:	f7ff ff3e 	bl	8007778 <init_uart>
    if (stdio_config) {
 80078fc:	2f00      	cmp	r7, #0
 80078fe:	d12d      	bne.n	800795c <serial_init+0x118>
}
 8007900:	b005      	add	sp, #20
 8007902:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_USART1_CLK_ENABLE();
 8007904:	4a21      	ldr	r2, [pc, #132]	; (800798c <serial_init+0x148>)
 8007906:	6991      	ldr	r1, [r2, #24]
 8007908:	2080      	movs	r0, #128	; 0x80
 800790a:	01c0      	lsls	r0, r0, #7
 800790c:	4301      	orrs	r1, r0
 800790e:	6191      	str	r1, [r2, #24]
 8007910:	6993      	ldr	r3, [r2, #24]
 8007912:	4003      	ands	r3, r0
 8007914:	9300      	str	r3, [sp, #0]
 8007916:	9b00      	ldr	r3, [sp, #0]
 8007918:	e7bf      	b.n	800789a <serial_init+0x56>
        __HAL_RCC_USART2_CLK_ENABLE();
 800791a:	4a1c      	ldr	r2, [pc, #112]	; (800798c <serial_init+0x148>)
 800791c:	69d1      	ldr	r1, [r2, #28]
 800791e:	2080      	movs	r0, #128	; 0x80
 8007920:	0280      	lsls	r0, r0, #10
 8007922:	4301      	orrs	r1, r0
 8007924:	61d1      	str	r1, [r2, #28]
 8007926:	69d3      	ldr	r3, [r2, #28]
 8007928:	4003      	ands	r3, r0
 800792a:	9301      	str	r3, [sp, #4]
 800792c:	9b01      	ldr	r3, [sp, #4]
 800792e:	e7b8      	b.n	80078a2 <serial_init+0x5e>
        __HAL_RCC_USART3_CLK_ENABLE();
 8007930:	4a16      	ldr	r2, [pc, #88]	; (800798c <serial_init+0x148>)
 8007932:	69d1      	ldr	r1, [r2, #28]
 8007934:	2080      	movs	r0, #128	; 0x80
 8007936:	02c0      	lsls	r0, r0, #11
 8007938:	4301      	orrs	r1, r0
 800793a:	61d1      	str	r1, [r2, #28]
 800793c:	69d3      	ldr	r3, [r2, #28]
 800793e:	4003      	ands	r3, r0
 8007940:	9302      	str	r3, [sp, #8]
 8007942:	9b02      	ldr	r3, [sp, #8]
 8007944:	e7b1      	b.n	80078aa <serial_init+0x66>
        __HAL_RCC_USART4_CLK_ENABLE();
 8007946:	4a11      	ldr	r2, [pc, #68]	; (800798c <serial_init+0x148>)
 8007948:	69d1      	ldr	r1, [r2, #28]
 800794a:	2080      	movs	r0, #128	; 0x80
 800794c:	0300      	lsls	r0, r0, #12
 800794e:	4301      	orrs	r1, r0
 8007950:	61d1      	str	r1, [r2, #28]
 8007952:	69d3      	ldr	r3, [r2, #28]
 8007954:	4003      	ands	r3, r0
 8007956:	9303      	str	r3, [sp, #12]
 8007958:	9b03      	ldr	r3, [sp, #12]
 800795a:	e7aa      	b.n	80078b2 <serial_init+0x6e>
        stdio_uart_inited = 1;
 800795c:	2201      	movs	r2, #1
 800795e:	4b0c      	ldr	r3, [pc, #48]	; (8007990 <serial_init+0x14c>)
 8007960:	601a      	str	r2, [r3, #0]
        memcpy(&stdio_uart, obj, sizeof(serial_t));
 8007962:	324b      	adds	r2, #75	; 0x4b
 8007964:	0021      	movs	r1, r4
 8007966:	480b      	ldr	r0, [pc, #44]	; (8007994 <serial_init+0x150>)
 8007968:	f001 faf3 	bl	8008f52 <memcpy>
}
 800796c:	e7c8      	b.n	8007900 <serial_init+0xbc>
 800796e:	46c0      	nop			; (mov r8, r8)
 8007970:	0800ca78 	.word	0x0800ca78
 8007974:	0800ca00 	.word	0x0800ca00
 8007978:	0800cc80 	.word	0x0800cc80
 800797c:	40013800 	.word	0x40013800
 8007980:	40004400 	.word	0x40004400
 8007984:	40004800 	.word	0x40004800
 8007988:	40004c00 	.word	0x40004c00
 800798c:	40021000 	.word	0x40021000
 8007990:	20000ce4 	.word	0x20000ce4
 8007994:	20000edc 	.word	0x20000edc

08007998 <timer_update_irq_handler>:
{
#else
void timer_irq_handler(void)
{
#endif
    TimMasterHandle.Instance = TIM_MST;
 8007998:	4a01      	ldr	r2, [pc, #4]	; (80079a0 <timer_update_irq_handler+0x8>)
 800799a:	4b02      	ldr	r3, [pc, #8]	; (80079a4 <timer_update_irq_handler+0xc>)
 800799c:	601a      	str	r2, [r3, #0]

#if defined(TARGET_STM32F0)
} // end timer_update_irq_handler function
 800799e:	4770      	bx	lr
 80079a0:	40012c00 	.word	0x40012c00
 80079a4:	20000f2c 	.word	0x20000f2c

080079a8 <timer_oc_irq_handler>:

void timer_oc_irq_handler(void)
{
 80079a8:	b510      	push	{r4, lr}
    TimMasterHandle.Instance = TIM_MST;
 80079aa:	4b09      	ldr	r3, [pc, #36]	; (80079d0 <timer_oc_irq_handler+0x28>)
 80079ac:	4a09      	ldr	r2, [pc, #36]	; (80079d4 <timer_oc_irq_handler+0x2c>)
 80079ae:	6013      	str	r3, [r2, #0]
#endif
    if (__HAL_TIM_GET_FLAG(&TimMasterHandle, TIM_FLAG_CC1) == SET) {
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	079b      	lsls	r3, r3, #30
 80079b4:	d503      	bpl.n	80079be <timer_oc_irq_handler+0x16>
        if (__HAL_TIM_GET_IT_SOURCE(&TimMasterHandle, TIM_IT_CC1) == SET) {
 80079b6:	4b06      	ldr	r3, [pc, #24]	; (80079d0 <timer_oc_irq_handler+0x28>)
 80079b8:	68db      	ldr	r3, [r3, #12]
 80079ba:	079b      	lsls	r3, r3, #30
 80079bc:	d400      	bmi.n	80079c0 <timer_oc_irq_handler+0x18>
            __HAL_TIM_CLEAR_IT(&TimMasterHandle, TIM_IT_CC1);
            us_ticker_irq_handler();
        }
    }
}
 80079be:	bd10      	pop	{r4, pc}
            __HAL_TIM_CLEAR_IT(&TimMasterHandle, TIM_IT_CC1);
 80079c0:	2203      	movs	r2, #3
 80079c2:	4252      	negs	r2, r2
 80079c4:	4b02      	ldr	r3, [pc, #8]	; (80079d0 <timer_oc_irq_handler+0x28>)
 80079c6:	611a      	str	r2, [r3, #16]
            us_ticker_irq_handler();
 80079c8:	f7fc fe88 	bl	80046dc <us_ticker_irq_handler>
}
 80079cc:	e7f7      	b.n	80079be <timer_oc_irq_handler+0x16>
 80079ce:	46c0      	nop			; (mov r8, r8)
 80079d0:	40012c00 	.word	0x40012c00
 80079d4:	20000f2c 	.word	0x20000f2c

080079d8 <us_ticker_get_info>:
}
 80079d8:	4800      	ldr	r0, [pc, #0]	; (80079dc <us_ticker_get_info+0x4>)
 80079da:	4770      	bx	lr
 80079dc:	0800ccb8 	.word	0x0800ccb8

080079e0 <init_16bit_timer>:

void init_16bit_timer(void)
{
 80079e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079e2:	b083      	sub	sp, #12
    // Enable timer clock
    TIM_MST_RCC;
 80079e4:	4b2a      	ldr	r3, [pc, #168]	; (8007a90 <init_16bit_timer+0xb0>)
 80079e6:	6999      	ldr	r1, [r3, #24]
 80079e8:	2280      	movs	r2, #128	; 0x80
 80079ea:	0112      	lsls	r2, r2, #4
 80079ec:	4311      	orrs	r1, r2
 80079ee:	6199      	str	r1, [r3, #24]
 80079f0:	6999      	ldr	r1, [r3, #24]
 80079f2:	4011      	ands	r1, r2
 80079f4:	9101      	str	r1, [sp, #4]
 80079f6:	9901      	ldr	r1, [sp, #4]

    // Reset timer
    TIM_MST_RESET_ON;
 80079f8:	68d9      	ldr	r1, [r3, #12]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	60da      	str	r2, [r3, #12]
    TIM_MST_RESET_OFF;
 80079fe:	68da      	ldr	r2, [r3, #12]
 8007a00:	4924      	ldr	r1, [pc, #144]	; (8007a94 <init_16bit_timer+0xb4>)
 8007a02:	400a      	ands	r2, r1
 8007a04:	60da      	str	r2, [r3, #12]

    // Update the SystemCoreClock variable
    SystemCoreClockUpdate();
 8007a06:	f7ff f983 	bl	8006d10 <SystemCoreClockUpdate>

    // Configure time base
    TimMasterHandle.Instance           = TIM_MST;
 8007a0a:	4c23      	ldr	r4, [pc, #140]	; (8007a98 <init_16bit_timer+0xb8>)
 8007a0c:	4b23      	ldr	r3, [pc, #140]	; (8007a9c <init_16bit_timer+0xbc>)
 8007a0e:	6023      	str	r3, [r4, #0]
    TimMasterHandle.Init.Period        = 0xFFFF;
 8007a10:	4b23      	ldr	r3, [pc, #140]	; (8007aa0 <init_16bit_timer+0xc0>)
 8007a12:	60e3      	str	r3, [r4, #12]
    TimMasterHandle.Init.Prescaler     = (uint32_t)(SystemCoreClock / 1000000) - 1; // 1 us tick
 8007a14:	4b23      	ldr	r3, [pc, #140]	; (8007aa4 <init_16bit_timer+0xc4>)
 8007a16:	6818      	ldr	r0, [r3, #0]
 8007a18:	4923      	ldr	r1, [pc, #140]	; (8007aa8 <init_16bit_timer+0xc8>)
 8007a1a:	f7f8 fb9b 	bl	8000154 <__udivsi3>
 8007a1e:	3801      	subs	r0, #1
 8007a20:	6060      	str	r0, [r4, #4]
    TimMasterHandle.Init.ClockDivision = 0;
 8007a22:	2500      	movs	r5, #0
 8007a24:	6125      	str	r5, [r4, #16]
    TimMasterHandle.Init.CounterMode   = TIM_COUNTERMODE_UP;
 8007a26:	60a5      	str	r5, [r4, #8]
#if !defined(TARGET_STM32L0) && !defined(TARGET_STM32L1)
    TimMasterHandle.Init.RepetitionCounter = 0;
 8007a28:	6165      	str	r5, [r4, #20]
#endif
#ifdef TIM_AUTORELOAD_PRELOAD_DISABLE
    TimMasterHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007a2a:	61a5      	str	r5, [r4, #24]
#endif
    HAL_TIM_Base_Init(&TimMasterHandle);
 8007a2c:	0020      	movs	r0, r4
 8007a2e:	f7fe fe55 	bl	80066dc <HAL_TIM_Base_Init>

    // Configure output compare channel 1 for mbed timeout (enabled later when used)
    HAL_TIM_OC_Start(&TimMasterHandle, TIM_CHANNEL_1);
 8007a32:	2100      	movs	r1, #0
 8007a34:	0020      	movs	r0, r4
 8007a36:	f7fe ff4b 	bl	80068d0 <HAL_TIM_OC_Start>

    // Output compare channel 1 interrupt for mbed timeout
#if defined(TARGET_STM32F0)
    NVIC_SetVector(TIM_MST_UP_IRQ, (uint32_t)timer_update_irq_handler);
 8007a3a:	491c      	ldr	r1, [pc, #112]	; (8007aac <init_16bit_timer+0xcc>)
 8007a3c:	200d      	movs	r0, #13
 8007a3e:	f7fd fd75 	bl	800552c <NVIC_SetVector>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a42:	4e1b      	ldr	r6, [pc, #108]	; (8007ab0 <init_16bit_timer+0xd0>)
 8007a44:	2380      	movs	r3, #128	; 0x80
 8007a46:	019b      	lsls	r3, r3, #6
 8007a48:	6033      	str	r3, [r6, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007a4a:	27c3      	movs	r7, #195	; 0xc3
 8007a4c:	00bf      	lsls	r7, r7, #2
 8007a4e:	59f3      	ldr	r3, [r6, r7]
 8007a50:	4a18      	ldr	r2, [pc, #96]	; (8007ab4 <init_16bit_timer+0xd4>)
 8007a52:	4013      	ands	r3, r2
 8007a54:	51f3      	str	r3, [r6, r7]
    NVIC_EnableIRQ(TIM_MST_UP_IRQ);
    NVIC_SetPriority(TIM_MST_UP_IRQ, 0);
    NVIC_SetVector(TIM_MST_OC_IRQ, (uint32_t)timer_oc_irq_handler);
 8007a56:	4918      	ldr	r1, [pc, #96]	; (8007ab8 <init_16bit_timer+0xd8>)
 8007a58:	200e      	movs	r0, #14
 8007a5a:	f7fd fd67 	bl	800552c <NVIC_SetVector>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007a5e:	2380      	movs	r3, #128	; 0x80
 8007a60:	01db      	lsls	r3, r3, #7
 8007a62:	6033      	str	r3, [r6, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007a64:	59f3      	ldr	r3, [r6, r7]
 8007a66:	4a15      	ldr	r2, [pc, #84]	; (8007abc <init_16bit_timer+0xdc>)
 8007a68:	401a      	ands	r2, r3
 8007a6a:	2380      	movs	r3, #128	; 0x80
 8007a6c:	03db      	lsls	r3, r3, #15
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	51f3      	str	r3, [r6, r7]
    NVIC_SetVector(TIM_MST_IRQ, (uint32_t)timer_irq_handler);
    NVIC_EnableIRQ(TIM_MST_IRQ);
#endif

    // Enable timer
    HAL_TIM_Base_Start(&TimMasterHandle);
 8007a72:	0020      	movs	r0, r4
 8007a74:	f7fe fddb 	bl	800662e <HAL_TIM_Base_Start>
    // Define the FREEZE_TIMER_ON_DEBUG macro in mbed_app.json for example
#if !defined(NDEBUG) && defined(FREEZE_TIMER_ON_DEBUG) && defined(TIM_MST_DBGMCU_FREEZE)
    TIM_MST_DBGMCU_FREEZE;
#endif

    __HAL_TIM_DISABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 8007a78:	6822      	ldr	r2, [r4, #0]
 8007a7a:	68d3      	ldr	r3, [r2, #12]
 8007a7c:	2102      	movs	r1, #2
 8007a7e:	438b      	bics	r3, r1
 8007a80:	60d3      	str	r3, [r2, #12]

    // Used by HAL_GetTick()
    prev_time = 0;
 8007a82:	4b0f      	ldr	r3, [pc, #60]	; (8007ac0 <init_16bit_timer+0xe0>)
 8007a84:	601d      	str	r5, [r3, #0]
    elapsed_time = 0;
 8007a86:	4b0f      	ldr	r3, [pc, #60]	; (8007ac4 <init_16bit_timer+0xe4>)
 8007a88:	601d      	str	r5, [r3, #0]
}
 8007a8a:	b003      	add	sp, #12
 8007a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a8e:	46c0      	nop			; (mov r8, r8)
 8007a90:	40021000 	.word	0x40021000
 8007a94:	fffff7ff 	.word	0xfffff7ff
 8007a98:	20000f2c 	.word	0x20000f2c
 8007a9c:	40012c00 	.word	0x40012c00
 8007aa0:	0000ffff 	.word	0x0000ffff
 8007aa4:	200001cc 	.word	0x200001cc
 8007aa8:	000f4240 	.word	0x000f4240
 8007aac:	08007999 	.word	0x08007999
 8007ab0:	e000e100 	.word	0xe000e100
 8007ab4:	ffff00ff 	.word	0xffff00ff
 8007ab8:	080079a9 	.word	0x080079a9
 8007abc:	ff00ffff 	.word	0xff00ffff
 8007ac0:	20000c9c 	.word	0x20000c9c
 8007ac4:	20000c98 	.word	0x20000c98

08007ac8 <us_ticker_init>:
#endif // 16-bit/32-bit timer

void us_ticker_init(void)
{
    // Timer is already initialized in HAL_InitTick()
    __HAL_TIM_DISABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 8007ac8:	4b03      	ldr	r3, [pc, #12]	; (8007ad8 <us_ticker_init+0x10>)
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	68d3      	ldr	r3, [r2, #12]
 8007ace:	2102      	movs	r1, #2
 8007ad0:	438b      	bics	r3, r1
 8007ad2:	60d3      	str	r3, [r2, #12]
}
 8007ad4:	4770      	bx	lr
 8007ad6:	46c0      	nop			; (mov r8, r8)
 8007ad8:	20000f2c 	.word	0x20000f2c

08007adc <us_ticker_read>:

uint32_t us_ticker_read()
{
    return TIM_MST->CNT;
 8007adc:	4b01      	ldr	r3, [pc, #4]	; (8007ae4 <us_ticker_read+0x8>)
 8007ade:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
 8007ae0:	4770      	bx	lr
 8007ae2:	46c0      	nop			; (mov r8, r8)
 8007ae4:	40012c00 	.word	0x40012c00

08007ae8 <us_ticker_set_interrupt>:
void us_ticker_set_interrupt(timestamp_t timestamp)
{
    // NOTE: This function must be called with interrupts disabled to keep our
    //       timer interrupt setup atomic
    // Set new output compare value
    __HAL_TIM_SET_COMPARE(&TimMasterHandle, TIM_CHANNEL_1, (uint32_t)timestamp);
 8007ae8:	4b05      	ldr	r3, [pc, #20]	; (8007b00 <us_ticker_set_interrupt+0x18>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6358      	str	r0, [r3, #52]	; 0x34
    // Ensure the compare event starts clear
    __HAL_TIM_CLEAR_FLAG(&TimMasterHandle, TIM_FLAG_CC1);
 8007aee:	2203      	movs	r2, #3
 8007af0:	4252      	negs	r2, r2
 8007af2:	611a      	str	r2, [r3, #16]
    // Enable IT
    __HAL_TIM_ENABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 8007af4:	68da      	ldr	r2, [r3, #12]
 8007af6:	2102      	movs	r1, #2
 8007af8:	430a      	orrs	r2, r1
 8007afa:	60da      	str	r2, [r3, #12]
}
 8007afc:	4770      	bx	lr
 8007afe:	46c0      	nop			; (mov r8, r8)
 8007b00:	20000f2c 	.word	0x20000f2c

08007b04 <us_ticker_fire_interrupt>:

void us_ticker_fire_interrupt(void)
{
    __HAL_TIM_CLEAR_FLAG(&TimMasterHandle, TIM_FLAG_CC1);
 8007b04:	4b06      	ldr	r3, [pc, #24]	; (8007b20 <us_ticker_fire_interrupt+0x1c>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2203      	movs	r2, #3
 8007b0a:	4252      	negs	r2, r2
 8007b0c:	611a      	str	r2, [r3, #16]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
 8007b0e:	6959      	ldr	r1, [r3, #20]
 8007b10:	2002      	movs	r0, #2
 8007b12:	4301      	orrs	r1, r0
 8007b14:	6159      	str	r1, [r3, #20]
    LL_TIM_GenerateEvent_CC1(TimMasterHandle.Instance);
    __HAL_TIM_ENABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 8007b16:	68da      	ldr	r2, [r3, #12]
 8007b18:	4302      	orrs	r2, r0
 8007b1a:	60da      	str	r2, [r3, #12]
}
 8007b1c:	4770      	bx	lr
 8007b1e:	46c0      	nop			; (mov r8, r8)
 8007b20:	20000f2c 	.word	0x20000f2c

08007b24 <us_ticker_disable_interrupt>:

void us_ticker_disable_interrupt(void)
{
    __HAL_TIM_DISABLE_IT(&TimMasterHandle, TIM_IT_CC1);
 8007b24:	4b03      	ldr	r3, [pc, #12]	; (8007b34 <us_ticker_disable_interrupt+0x10>)
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	68d3      	ldr	r3, [r2, #12]
 8007b2a:	2102      	movs	r1, #2
 8007b2c:	438b      	bics	r3, r1
 8007b2e:	60d3      	str	r3, [r2, #12]
}
 8007b30:	4770      	bx	lr
 8007b32:	46c0      	nop			; (mov r8, r8)
 8007b34:	20000f2c 	.word	0x20000f2c

08007b38 <us_ticker_clear_interrupt>:

/* NOTE: must be called with interrupts disabled! */
void us_ticker_clear_interrupt(void)
{
    __HAL_TIM_CLEAR_FLAG(&TimMasterHandle, TIM_FLAG_CC1);
 8007b38:	4b02      	ldr	r3, [pc, #8]	; (8007b44 <us_ticker_clear_interrupt+0xc>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2203      	movs	r2, #3
 8007b3e:	4252      	negs	r2, r2
 8007b40:	611a      	str	r2, [r3, #16]
}
 8007b42:	4770      	bx	lr
 8007b44:	20000f2c 	.word	0x20000f2c

08007b48 <__errno>:
 8007b48:	4b01      	ldr	r3, [pc, #4]	; (8007b50 <__errno+0x8>)
 8007b4a:	6818      	ldr	r0, [r3, #0]
 8007b4c:	4770      	bx	lr
 8007b4e:	46c0      	nop			; (mov r8, r8)
 8007b50:	200001d0 	.word	0x200001d0

08007b54 <exit>:
 8007b54:	b510      	push	{r4, lr}
 8007b56:	2100      	movs	r1, #0
 8007b58:	0004      	movs	r4, r0
 8007b5a:	f003 f837 	bl	800abcc <__call_exitprocs>
 8007b5e:	4b04      	ldr	r3, [pc, #16]	; (8007b70 <exit+0x1c>)
 8007b60:	6818      	ldr	r0, [r3, #0]
 8007b62:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d000      	beq.n	8007b6a <exit+0x16>
 8007b68:	4798      	blx	r3
 8007b6a:	0020      	movs	r0, r4
 8007b6c:	f7fd fc1a 	bl	80053a4 <_exit>
 8007b70:	0800cd20 	.word	0x0800cd20

08007b74 <_fclose_r>:
 8007b74:	b570      	push	{r4, r5, r6, lr}
 8007b76:	0005      	movs	r5, r0
 8007b78:	1e0c      	subs	r4, r1, #0
 8007b7a:	d102      	bne.n	8007b82 <_fclose_r+0xe>
 8007b7c:	2600      	movs	r6, #0
 8007b7e:	0030      	movs	r0, r6
 8007b80:	bd70      	pop	{r4, r5, r6, pc}
 8007b82:	2800      	cmp	r0, #0
 8007b84:	d004      	beq.n	8007b90 <_fclose_r+0x1c>
 8007b86:	6983      	ldr	r3, [r0, #24]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d101      	bne.n	8007b90 <_fclose_r+0x1c>
 8007b8c:	f000 fa08 	bl	8007fa0 <__sinit>
 8007b90:	4b2e      	ldr	r3, [pc, #184]	; (8007c4c <_fclose_r+0xd8>)
 8007b92:	429c      	cmp	r4, r3
 8007b94:	d115      	bne.n	8007bc2 <_fclose_r+0x4e>
 8007b96:	686c      	ldr	r4, [r5, #4]
 8007b98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b9a:	07db      	lsls	r3, r3, #31
 8007b9c:	d405      	bmi.n	8007baa <_fclose_r+0x36>
 8007b9e:	89a3      	ldrh	r3, [r4, #12]
 8007ba0:	059b      	lsls	r3, r3, #22
 8007ba2:	d402      	bmi.n	8007baa <_fclose_r+0x36>
 8007ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ba6:	f000 ff3b 	bl	8008a20 <__retarget_lock_acquire_recursive>
 8007baa:	220c      	movs	r2, #12
 8007bac:	5ea3      	ldrsh	r3, [r4, r2]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d111      	bne.n	8007bd6 <_fclose_r+0x62>
 8007bb2:	2601      	movs	r6, #1
 8007bb4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bb6:	401e      	ands	r6, r3
 8007bb8:	d1e0      	bne.n	8007b7c <_fclose_r+0x8>
 8007bba:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bbc:	f000 ff31 	bl	8008a22 <__retarget_lock_release_recursive>
 8007bc0:	e7dd      	b.n	8007b7e <_fclose_r+0xa>
 8007bc2:	4b23      	ldr	r3, [pc, #140]	; (8007c50 <_fclose_r+0xdc>)
 8007bc4:	429c      	cmp	r4, r3
 8007bc6:	d101      	bne.n	8007bcc <_fclose_r+0x58>
 8007bc8:	68ac      	ldr	r4, [r5, #8]
 8007bca:	e7e5      	b.n	8007b98 <_fclose_r+0x24>
 8007bcc:	4b21      	ldr	r3, [pc, #132]	; (8007c54 <_fclose_r+0xe0>)
 8007bce:	429c      	cmp	r4, r3
 8007bd0:	d1e2      	bne.n	8007b98 <_fclose_r+0x24>
 8007bd2:	68ec      	ldr	r4, [r5, #12]
 8007bd4:	e7e0      	b.n	8007b98 <_fclose_r+0x24>
 8007bd6:	0021      	movs	r1, r4
 8007bd8:	0028      	movs	r0, r5
 8007bda:	f000 f847 	bl	8007c6c <__sflush_r>
 8007bde:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007be0:	0006      	movs	r6, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d006      	beq.n	8007bf4 <_fclose_r+0x80>
 8007be6:	6a21      	ldr	r1, [r4, #32]
 8007be8:	0028      	movs	r0, r5
 8007bea:	4798      	blx	r3
 8007bec:	2800      	cmp	r0, #0
 8007bee:	da01      	bge.n	8007bf4 <_fclose_r+0x80>
 8007bf0:	2601      	movs	r6, #1
 8007bf2:	4276      	negs	r6, r6
 8007bf4:	89a3      	ldrh	r3, [r4, #12]
 8007bf6:	061b      	lsls	r3, r3, #24
 8007bf8:	d503      	bpl.n	8007c02 <_fclose_r+0x8e>
 8007bfa:	6921      	ldr	r1, [r4, #16]
 8007bfc:	0028      	movs	r0, r5
 8007bfe:	f000 fb01 	bl	8008204 <_free_r>
 8007c02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c04:	2900      	cmp	r1, #0
 8007c06:	d008      	beq.n	8007c1a <_fclose_r+0xa6>
 8007c08:	0023      	movs	r3, r4
 8007c0a:	3344      	adds	r3, #68	; 0x44
 8007c0c:	4299      	cmp	r1, r3
 8007c0e:	d002      	beq.n	8007c16 <_fclose_r+0xa2>
 8007c10:	0028      	movs	r0, r5
 8007c12:	f000 faf7 	bl	8008204 <_free_r>
 8007c16:	2300      	movs	r3, #0
 8007c18:	6363      	str	r3, [r4, #52]	; 0x34
 8007c1a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007c1c:	2900      	cmp	r1, #0
 8007c1e:	d004      	beq.n	8007c2a <_fclose_r+0xb6>
 8007c20:	0028      	movs	r0, r5
 8007c22:	f000 faef 	bl	8008204 <_free_r>
 8007c26:	2300      	movs	r3, #0
 8007c28:	64a3      	str	r3, [r4, #72]	; 0x48
 8007c2a:	f000 f999 	bl	8007f60 <__sfp_lock_acquire>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	81a3      	strh	r3, [r4, #12]
 8007c32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c34:	07db      	lsls	r3, r3, #31
 8007c36:	d402      	bmi.n	8007c3e <_fclose_r+0xca>
 8007c38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c3a:	f000 fef2 	bl	8008a22 <__retarget_lock_release_recursive>
 8007c3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c40:	f000 feed 	bl	8008a1e <__retarget_lock_close_recursive>
 8007c44:	f000 f994 	bl	8007f70 <__sfp_lock_release>
 8007c48:	e799      	b.n	8007b7e <_fclose_r+0xa>
 8007c4a:	46c0      	nop			; (mov r8, r8)
 8007c4c:	0800cce0 	.word	0x0800cce0
 8007c50:	0800cd00 	.word	0x0800cd00
 8007c54:	0800ccc0 	.word	0x0800ccc0

08007c58 <fclose>:
 8007c58:	b510      	push	{r4, lr}
 8007c5a:	4b03      	ldr	r3, [pc, #12]	; (8007c68 <fclose+0x10>)
 8007c5c:	0001      	movs	r1, r0
 8007c5e:	6818      	ldr	r0, [r3, #0]
 8007c60:	f7ff ff88 	bl	8007b74 <_fclose_r>
 8007c64:	bd10      	pop	{r4, pc}
 8007c66:	46c0      	nop			; (mov r8, r8)
 8007c68:	200001d0 	.word	0x200001d0

08007c6c <__sflush_r>:
 8007c6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c6e:	220c      	movs	r2, #12
 8007c70:	5e8b      	ldrsh	r3, [r1, r2]
 8007c72:	000c      	movs	r4, r1
 8007c74:	b299      	uxth	r1, r3
 8007c76:	0005      	movs	r5, r0
 8007c78:	070a      	lsls	r2, r1, #28
 8007c7a:	d500      	bpl.n	8007c7e <__sflush_r+0x12>
 8007c7c:	e068      	b.n	8007d50 <__sflush_r+0xe4>
 8007c7e:	2280      	movs	r2, #128	; 0x80
 8007c80:	0112      	lsls	r2, r2, #4
 8007c82:	431a      	orrs	r2, r3
 8007c84:	6863      	ldr	r3, [r4, #4]
 8007c86:	81a2      	strh	r2, [r4, #12]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	dc04      	bgt.n	8007c96 <__sflush_r+0x2a>
 8007c8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	dc01      	bgt.n	8007c96 <__sflush_r+0x2a>
 8007c92:	2000      	movs	r0, #0
 8007c94:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c96:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007c98:	2f00      	cmp	r7, #0
 8007c9a:	d0fa      	beq.n	8007c92 <__sflush_r+0x26>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	682e      	ldr	r6, [r5, #0]
 8007ca0:	602b      	str	r3, [r5, #0]
 8007ca2:	2380      	movs	r3, #128	; 0x80
 8007ca4:	015b      	lsls	r3, r3, #5
 8007ca6:	401a      	ands	r2, r3
 8007ca8:	d038      	beq.n	8007d1c <__sflush_r+0xb0>
 8007caa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007cac:	89a3      	ldrh	r3, [r4, #12]
 8007cae:	075b      	lsls	r3, r3, #29
 8007cb0:	d506      	bpl.n	8007cc0 <__sflush_r+0x54>
 8007cb2:	6863      	ldr	r3, [r4, #4]
 8007cb4:	1ac0      	subs	r0, r0, r3
 8007cb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d001      	beq.n	8007cc0 <__sflush_r+0x54>
 8007cbc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007cbe:	1ac0      	subs	r0, r0, r3
 8007cc0:	0002      	movs	r2, r0
 8007cc2:	6a21      	ldr	r1, [r4, #32]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	0028      	movs	r0, r5
 8007cc8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007cca:	47b8      	blx	r7
 8007ccc:	89a1      	ldrh	r1, [r4, #12]
 8007cce:	1c43      	adds	r3, r0, #1
 8007cd0:	d106      	bne.n	8007ce0 <__sflush_r+0x74>
 8007cd2:	682b      	ldr	r3, [r5, #0]
 8007cd4:	2b1d      	cmp	r3, #29
 8007cd6:	d835      	bhi.n	8007d44 <__sflush_r+0xd8>
 8007cd8:	4a2e      	ldr	r2, [pc, #184]	; (8007d94 <__sflush_r+0x128>)
 8007cda:	40da      	lsrs	r2, r3
 8007cdc:	07d3      	lsls	r3, r2, #31
 8007cde:	d531      	bpl.n	8007d44 <__sflush_r+0xd8>
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	4b2d      	ldr	r3, [pc, #180]	; (8007d98 <__sflush_r+0x12c>)
 8007ce4:	6062      	str	r2, [r4, #4]
 8007ce6:	400b      	ands	r3, r1
 8007ce8:	6922      	ldr	r2, [r4, #16]
 8007cea:	b21b      	sxth	r3, r3
 8007cec:	81a3      	strh	r3, [r4, #12]
 8007cee:	6022      	str	r2, [r4, #0]
 8007cf0:	04db      	lsls	r3, r3, #19
 8007cf2:	d505      	bpl.n	8007d00 <__sflush_r+0x94>
 8007cf4:	1c43      	adds	r3, r0, #1
 8007cf6:	d102      	bne.n	8007cfe <__sflush_r+0x92>
 8007cf8:	682b      	ldr	r3, [r5, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d100      	bne.n	8007d00 <__sflush_r+0x94>
 8007cfe:	6560      	str	r0, [r4, #84]	; 0x54
 8007d00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d02:	602e      	str	r6, [r5, #0]
 8007d04:	2900      	cmp	r1, #0
 8007d06:	d0c4      	beq.n	8007c92 <__sflush_r+0x26>
 8007d08:	0023      	movs	r3, r4
 8007d0a:	3344      	adds	r3, #68	; 0x44
 8007d0c:	4299      	cmp	r1, r3
 8007d0e:	d002      	beq.n	8007d16 <__sflush_r+0xaa>
 8007d10:	0028      	movs	r0, r5
 8007d12:	f000 fa77 	bl	8008204 <_free_r>
 8007d16:	2000      	movs	r0, #0
 8007d18:	6360      	str	r0, [r4, #52]	; 0x34
 8007d1a:	e7bb      	b.n	8007c94 <__sflush_r+0x28>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	6a21      	ldr	r1, [r4, #32]
 8007d20:	0028      	movs	r0, r5
 8007d22:	47b8      	blx	r7
 8007d24:	1c43      	adds	r3, r0, #1
 8007d26:	d1c1      	bne.n	8007cac <__sflush_r+0x40>
 8007d28:	682b      	ldr	r3, [r5, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d0be      	beq.n	8007cac <__sflush_r+0x40>
 8007d2e:	2b1d      	cmp	r3, #29
 8007d30:	d001      	beq.n	8007d36 <__sflush_r+0xca>
 8007d32:	2b16      	cmp	r3, #22
 8007d34:	d101      	bne.n	8007d3a <__sflush_r+0xce>
 8007d36:	602e      	str	r6, [r5, #0]
 8007d38:	e7ab      	b.n	8007c92 <__sflush_r+0x26>
 8007d3a:	2340      	movs	r3, #64	; 0x40
 8007d3c:	89a2      	ldrh	r2, [r4, #12]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	81a3      	strh	r3, [r4, #12]
 8007d42:	e7a7      	b.n	8007c94 <__sflush_r+0x28>
 8007d44:	2340      	movs	r3, #64	; 0x40
 8007d46:	430b      	orrs	r3, r1
 8007d48:	2001      	movs	r0, #1
 8007d4a:	81a3      	strh	r3, [r4, #12]
 8007d4c:	4240      	negs	r0, r0
 8007d4e:	e7a1      	b.n	8007c94 <__sflush_r+0x28>
 8007d50:	6927      	ldr	r7, [r4, #16]
 8007d52:	2f00      	cmp	r7, #0
 8007d54:	d09d      	beq.n	8007c92 <__sflush_r+0x26>
 8007d56:	6823      	ldr	r3, [r4, #0]
 8007d58:	6027      	str	r7, [r4, #0]
 8007d5a:	1bdb      	subs	r3, r3, r7
 8007d5c:	9301      	str	r3, [sp, #4]
 8007d5e:	2300      	movs	r3, #0
 8007d60:	078a      	lsls	r2, r1, #30
 8007d62:	d100      	bne.n	8007d66 <__sflush_r+0xfa>
 8007d64:	6963      	ldr	r3, [r4, #20]
 8007d66:	60a3      	str	r3, [r4, #8]
 8007d68:	9b01      	ldr	r3, [sp, #4]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	dc00      	bgt.n	8007d70 <__sflush_r+0x104>
 8007d6e:	e790      	b.n	8007c92 <__sflush_r+0x26>
 8007d70:	9b01      	ldr	r3, [sp, #4]
 8007d72:	003a      	movs	r2, r7
 8007d74:	6a21      	ldr	r1, [r4, #32]
 8007d76:	0028      	movs	r0, r5
 8007d78:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007d7a:	47b0      	blx	r6
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	dc03      	bgt.n	8007d88 <__sflush_r+0x11c>
 8007d80:	2340      	movs	r3, #64	; 0x40
 8007d82:	89a2      	ldrh	r2, [r4, #12]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	e7df      	b.n	8007d48 <__sflush_r+0xdc>
 8007d88:	9b01      	ldr	r3, [sp, #4]
 8007d8a:	183f      	adds	r7, r7, r0
 8007d8c:	1a1b      	subs	r3, r3, r0
 8007d8e:	9301      	str	r3, [sp, #4]
 8007d90:	e7ea      	b.n	8007d68 <__sflush_r+0xfc>
 8007d92:	46c0      	nop			; (mov r8, r8)
 8007d94:	20400001 	.word	0x20400001
 8007d98:	fffff7ff 	.word	0xfffff7ff

08007d9c <_fflush_r>:
 8007d9c:	690b      	ldr	r3, [r1, #16]
 8007d9e:	b570      	push	{r4, r5, r6, lr}
 8007da0:	0005      	movs	r5, r0
 8007da2:	000c      	movs	r4, r1
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d102      	bne.n	8007dae <_fflush_r+0x12>
 8007da8:	2500      	movs	r5, #0
 8007daa:	0028      	movs	r0, r5
 8007dac:	bd70      	pop	{r4, r5, r6, pc}
 8007dae:	2800      	cmp	r0, #0
 8007db0:	d004      	beq.n	8007dbc <_fflush_r+0x20>
 8007db2:	6983      	ldr	r3, [r0, #24]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d101      	bne.n	8007dbc <_fflush_r+0x20>
 8007db8:	f000 f8f2 	bl	8007fa0 <__sinit>
 8007dbc:	4b14      	ldr	r3, [pc, #80]	; (8007e10 <_fflush_r+0x74>)
 8007dbe:	429c      	cmp	r4, r3
 8007dc0:	d11b      	bne.n	8007dfa <_fflush_r+0x5e>
 8007dc2:	686c      	ldr	r4, [r5, #4]
 8007dc4:	220c      	movs	r2, #12
 8007dc6:	5ea3      	ldrsh	r3, [r4, r2]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d0ed      	beq.n	8007da8 <_fflush_r+0xc>
 8007dcc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007dce:	07d2      	lsls	r2, r2, #31
 8007dd0:	d404      	bmi.n	8007ddc <_fflush_r+0x40>
 8007dd2:	059b      	lsls	r3, r3, #22
 8007dd4:	d402      	bmi.n	8007ddc <_fflush_r+0x40>
 8007dd6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dd8:	f000 fe22 	bl	8008a20 <__retarget_lock_acquire_recursive>
 8007ddc:	0028      	movs	r0, r5
 8007dde:	0021      	movs	r1, r4
 8007de0:	f7ff ff44 	bl	8007c6c <__sflush_r>
 8007de4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007de6:	0005      	movs	r5, r0
 8007de8:	07db      	lsls	r3, r3, #31
 8007dea:	d4de      	bmi.n	8007daa <_fflush_r+0xe>
 8007dec:	89a3      	ldrh	r3, [r4, #12]
 8007dee:	059b      	lsls	r3, r3, #22
 8007df0:	d4db      	bmi.n	8007daa <_fflush_r+0xe>
 8007df2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007df4:	f000 fe15 	bl	8008a22 <__retarget_lock_release_recursive>
 8007df8:	e7d7      	b.n	8007daa <_fflush_r+0xe>
 8007dfa:	4b06      	ldr	r3, [pc, #24]	; (8007e14 <_fflush_r+0x78>)
 8007dfc:	429c      	cmp	r4, r3
 8007dfe:	d101      	bne.n	8007e04 <_fflush_r+0x68>
 8007e00:	68ac      	ldr	r4, [r5, #8]
 8007e02:	e7df      	b.n	8007dc4 <_fflush_r+0x28>
 8007e04:	4b04      	ldr	r3, [pc, #16]	; (8007e18 <_fflush_r+0x7c>)
 8007e06:	429c      	cmp	r4, r3
 8007e08:	d1dc      	bne.n	8007dc4 <_fflush_r+0x28>
 8007e0a:	68ec      	ldr	r4, [r5, #12]
 8007e0c:	e7da      	b.n	8007dc4 <_fflush_r+0x28>
 8007e0e:	46c0      	nop			; (mov r8, r8)
 8007e10:	0800cce0 	.word	0x0800cce0
 8007e14:	0800cd00 	.word	0x0800cd00
 8007e18:	0800ccc0 	.word	0x0800ccc0

08007e1c <fflush>:
 8007e1c:	b510      	push	{r4, lr}
 8007e1e:	1e01      	subs	r1, r0, #0
 8007e20:	d105      	bne.n	8007e2e <fflush+0x12>
 8007e22:	4b05      	ldr	r3, [pc, #20]	; (8007e38 <fflush+0x1c>)
 8007e24:	4905      	ldr	r1, [pc, #20]	; (8007e3c <fflush+0x20>)
 8007e26:	6818      	ldr	r0, [r3, #0]
 8007e28:	f000 fdb2 	bl	8008990 <_fwalk_reent>
 8007e2c:	bd10      	pop	{r4, pc}
 8007e2e:	4b04      	ldr	r3, [pc, #16]	; (8007e40 <fflush+0x24>)
 8007e30:	6818      	ldr	r0, [r3, #0]
 8007e32:	f7ff ffb3 	bl	8007d9c <_fflush_r>
 8007e36:	e7f9      	b.n	8007e2c <fflush+0x10>
 8007e38:	0800cd20 	.word	0x0800cd20
 8007e3c:	08007d9d 	.word	0x08007d9d
 8007e40:	200001d0 	.word	0x200001d0

08007e44 <_fgetc_r>:
 8007e44:	b570      	push	{r4, r5, r6, lr}
 8007e46:	0005      	movs	r5, r0
 8007e48:	000c      	movs	r4, r1
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	d004      	beq.n	8007e58 <_fgetc_r+0x14>
 8007e4e:	6983      	ldr	r3, [r0, #24]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d101      	bne.n	8007e58 <_fgetc_r+0x14>
 8007e54:	f000 f8a4 	bl	8007fa0 <__sinit>
 8007e58:	4b18      	ldr	r3, [pc, #96]	; (8007ebc <_fgetc_r+0x78>)
 8007e5a:	429c      	cmp	r4, r3
 8007e5c:	d11e      	bne.n	8007e9c <_fgetc_r+0x58>
 8007e5e:	686c      	ldr	r4, [r5, #4]
 8007e60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e62:	07db      	lsls	r3, r3, #31
 8007e64:	d405      	bmi.n	8007e72 <_fgetc_r+0x2e>
 8007e66:	89a3      	ldrh	r3, [r4, #12]
 8007e68:	059b      	lsls	r3, r3, #22
 8007e6a:	d402      	bmi.n	8007e72 <_fgetc_r+0x2e>
 8007e6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e6e:	f000 fdd7 	bl	8008a20 <__retarget_lock_acquire_recursive>
 8007e72:	6863      	ldr	r3, [r4, #4]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	6063      	str	r3, [r4, #4]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	da19      	bge.n	8007eb0 <_fgetc_r+0x6c>
 8007e7c:	0028      	movs	r0, r5
 8007e7e:	0021      	movs	r1, r4
 8007e80:	f001 fac4 	bl	800940c <__srget_r>
 8007e84:	0005      	movs	r5, r0
 8007e86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e88:	07db      	lsls	r3, r3, #31
 8007e8a:	d405      	bmi.n	8007e98 <_fgetc_r+0x54>
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	059b      	lsls	r3, r3, #22
 8007e90:	d402      	bmi.n	8007e98 <_fgetc_r+0x54>
 8007e92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e94:	f000 fdc5 	bl	8008a22 <__retarget_lock_release_recursive>
 8007e98:	0028      	movs	r0, r5
 8007e9a:	bd70      	pop	{r4, r5, r6, pc}
 8007e9c:	4b08      	ldr	r3, [pc, #32]	; (8007ec0 <_fgetc_r+0x7c>)
 8007e9e:	429c      	cmp	r4, r3
 8007ea0:	d101      	bne.n	8007ea6 <_fgetc_r+0x62>
 8007ea2:	68ac      	ldr	r4, [r5, #8]
 8007ea4:	e7dc      	b.n	8007e60 <_fgetc_r+0x1c>
 8007ea6:	4b07      	ldr	r3, [pc, #28]	; (8007ec4 <_fgetc_r+0x80>)
 8007ea8:	429c      	cmp	r4, r3
 8007eaa:	d1d9      	bne.n	8007e60 <_fgetc_r+0x1c>
 8007eac:	68ec      	ldr	r4, [r5, #12]
 8007eae:	e7d7      	b.n	8007e60 <_fgetc_r+0x1c>
 8007eb0:	6823      	ldr	r3, [r4, #0]
 8007eb2:	1c5a      	adds	r2, r3, #1
 8007eb4:	6022      	str	r2, [r4, #0]
 8007eb6:	781d      	ldrb	r5, [r3, #0]
 8007eb8:	e7e5      	b.n	8007e86 <_fgetc_r+0x42>
 8007eba:	46c0      	nop			; (mov r8, r8)
 8007ebc:	0800cce0 	.word	0x0800cce0
 8007ec0:	0800cd00 	.word	0x0800cd00
 8007ec4:	0800ccc0 	.word	0x0800ccc0

08007ec8 <fgetc>:
 8007ec8:	b510      	push	{r4, lr}
 8007eca:	4b03      	ldr	r3, [pc, #12]	; (8007ed8 <fgetc+0x10>)
 8007ecc:	0001      	movs	r1, r0
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	f7ff ffb8 	bl	8007e44 <_fgetc_r>
 8007ed4:	bd10      	pop	{r4, pc}
 8007ed6:	46c0      	nop			; (mov r8, r8)
 8007ed8:	200001d0 	.word	0x200001d0

08007edc <_cleanup_r>:
 8007edc:	b510      	push	{r4, lr}
 8007ede:	4902      	ldr	r1, [pc, #8]	; (8007ee8 <_cleanup_r+0xc>)
 8007ee0:	f000 fd56 	bl	8008990 <_fwalk_reent>
 8007ee4:	bd10      	pop	{r4, pc}
 8007ee6:	46c0      	nop			; (mov r8, r8)
 8007ee8:	08007b75 	.word	0x08007b75

08007eec <std.isra.0>:
 8007eec:	2300      	movs	r3, #0
 8007eee:	b510      	push	{r4, lr}
 8007ef0:	0004      	movs	r4, r0
 8007ef2:	6003      	str	r3, [r0, #0]
 8007ef4:	6043      	str	r3, [r0, #4]
 8007ef6:	6083      	str	r3, [r0, #8]
 8007ef8:	8181      	strh	r1, [r0, #12]
 8007efa:	6643      	str	r3, [r0, #100]	; 0x64
 8007efc:	81c2      	strh	r2, [r0, #14]
 8007efe:	6103      	str	r3, [r0, #16]
 8007f00:	6143      	str	r3, [r0, #20]
 8007f02:	6183      	str	r3, [r0, #24]
 8007f04:	0019      	movs	r1, r3
 8007f06:	2208      	movs	r2, #8
 8007f08:	305c      	adds	r0, #92	; 0x5c
 8007f0a:	f001 f83d 	bl	8008f88 <memset>
 8007f0e:	4b05      	ldr	r3, [pc, #20]	; (8007f24 <std.isra.0+0x38>)
 8007f10:	6224      	str	r4, [r4, #32]
 8007f12:	6263      	str	r3, [r4, #36]	; 0x24
 8007f14:	4b04      	ldr	r3, [pc, #16]	; (8007f28 <std.isra.0+0x3c>)
 8007f16:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f18:	4b04      	ldr	r3, [pc, #16]	; (8007f2c <std.isra.0+0x40>)
 8007f1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f1c:	4b04      	ldr	r3, [pc, #16]	; (8007f30 <std.isra.0+0x44>)
 8007f1e:	6323      	str	r3, [r4, #48]	; 0x30
 8007f20:	bd10      	pop	{r4, pc}
 8007f22:	46c0      	nop			; (mov r8, r8)
 8007f24:	08009641 	.word	0x08009641
 8007f28:	08009669 	.word	0x08009669
 8007f2c:	080096a1 	.word	0x080096a1
 8007f30:	080096cd 	.word	0x080096cd

08007f34 <__sfmoreglue>:
 8007f34:	b570      	push	{r4, r5, r6, lr}
 8007f36:	2568      	movs	r5, #104	; 0x68
 8007f38:	1e4a      	subs	r2, r1, #1
 8007f3a:	4355      	muls	r5, r2
 8007f3c:	000e      	movs	r6, r1
 8007f3e:	0029      	movs	r1, r5
 8007f40:	3174      	adds	r1, #116	; 0x74
 8007f42:	f000 fdf7 	bl	8008b34 <_malloc_r>
 8007f46:	1e04      	subs	r4, r0, #0
 8007f48:	d008      	beq.n	8007f5c <__sfmoreglue+0x28>
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	002a      	movs	r2, r5
 8007f4e:	6001      	str	r1, [r0, #0]
 8007f50:	6046      	str	r6, [r0, #4]
 8007f52:	300c      	adds	r0, #12
 8007f54:	60a0      	str	r0, [r4, #8]
 8007f56:	3268      	adds	r2, #104	; 0x68
 8007f58:	f001 f816 	bl	8008f88 <memset>
 8007f5c:	0020      	movs	r0, r4
 8007f5e:	bd70      	pop	{r4, r5, r6, pc}

08007f60 <__sfp_lock_acquire>:
 8007f60:	b510      	push	{r4, lr}
 8007f62:	4802      	ldr	r0, [pc, #8]	; (8007f6c <__sfp_lock_acquire+0xc>)
 8007f64:	f000 fd5c 	bl	8008a20 <__retarget_lock_acquire_recursive>
 8007f68:	bd10      	pop	{r4, pc}
 8007f6a:	46c0      	nop			; (mov r8, r8)
 8007f6c:	20000f7c 	.word	0x20000f7c

08007f70 <__sfp_lock_release>:
 8007f70:	b510      	push	{r4, lr}
 8007f72:	4802      	ldr	r0, [pc, #8]	; (8007f7c <__sfp_lock_release+0xc>)
 8007f74:	f000 fd55 	bl	8008a22 <__retarget_lock_release_recursive>
 8007f78:	bd10      	pop	{r4, pc}
 8007f7a:	46c0      	nop			; (mov r8, r8)
 8007f7c:	20000f7c 	.word	0x20000f7c

08007f80 <__sinit_lock_acquire>:
 8007f80:	b510      	push	{r4, lr}
 8007f82:	4802      	ldr	r0, [pc, #8]	; (8007f8c <__sinit_lock_acquire+0xc>)
 8007f84:	f000 fd4c 	bl	8008a20 <__retarget_lock_acquire_recursive>
 8007f88:	bd10      	pop	{r4, pc}
 8007f8a:	46c0      	nop			; (mov r8, r8)
 8007f8c:	20000f77 	.word	0x20000f77

08007f90 <__sinit_lock_release>:
 8007f90:	b510      	push	{r4, lr}
 8007f92:	4802      	ldr	r0, [pc, #8]	; (8007f9c <__sinit_lock_release+0xc>)
 8007f94:	f000 fd45 	bl	8008a22 <__retarget_lock_release_recursive>
 8007f98:	bd10      	pop	{r4, pc}
 8007f9a:	46c0      	nop			; (mov r8, r8)
 8007f9c:	20000f77 	.word	0x20000f77

08007fa0 <__sinit>:
 8007fa0:	b513      	push	{r0, r1, r4, lr}
 8007fa2:	0004      	movs	r4, r0
 8007fa4:	f7ff ffec 	bl	8007f80 <__sinit_lock_acquire>
 8007fa8:	69a3      	ldr	r3, [r4, #24]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d002      	beq.n	8007fb4 <__sinit+0x14>
 8007fae:	f7ff ffef 	bl	8007f90 <__sinit_lock_release>
 8007fb2:	bd13      	pop	{r0, r1, r4, pc}
 8007fb4:	4a15      	ldr	r2, [pc, #84]	; (800800c <__sinit+0x6c>)
 8007fb6:	62a2      	str	r2, [r4, #40]	; 0x28
 8007fb8:	0022      	movs	r2, r4
 8007fba:	32d8      	adds	r2, #216	; 0xd8
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	6053      	str	r3, [r2, #4]
 8007fc0:	6093      	str	r3, [r2, #8]
 8007fc2:	4b13      	ldr	r3, [pc, #76]	; (8008010 <__sinit+0x70>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	9301      	str	r3, [sp, #4]
 8007fc8:	429c      	cmp	r4, r3
 8007fca:	d101      	bne.n	8007fd0 <__sinit+0x30>
 8007fcc:	2301      	movs	r3, #1
 8007fce:	61a3      	str	r3, [r4, #24]
 8007fd0:	0020      	movs	r0, r4
 8007fd2:	f000 f81f 	bl	8008014 <__sfp>
 8007fd6:	6060      	str	r0, [r4, #4]
 8007fd8:	0020      	movs	r0, r4
 8007fda:	f000 f81b 	bl	8008014 <__sfp>
 8007fde:	60a0      	str	r0, [r4, #8]
 8007fe0:	0020      	movs	r0, r4
 8007fe2:	f000 f817 	bl	8008014 <__sfp>
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	60e0      	str	r0, [r4, #12]
 8007fea:	2104      	movs	r1, #4
 8007fec:	6860      	ldr	r0, [r4, #4]
 8007fee:	f7ff ff7d 	bl	8007eec <std.isra.0>
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	2109      	movs	r1, #9
 8007ff6:	68a0      	ldr	r0, [r4, #8]
 8007ff8:	f7ff ff78 	bl	8007eec <std.isra.0>
 8007ffc:	2202      	movs	r2, #2
 8007ffe:	2112      	movs	r1, #18
 8008000:	68e0      	ldr	r0, [r4, #12]
 8008002:	f7ff ff73 	bl	8007eec <std.isra.0>
 8008006:	2301      	movs	r3, #1
 8008008:	61a3      	str	r3, [r4, #24]
 800800a:	e7d0      	b.n	8007fae <__sinit+0xe>
 800800c:	08007edd 	.word	0x08007edd
 8008010:	0800cd20 	.word	0x0800cd20

08008014 <__sfp>:
 8008014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008016:	0007      	movs	r7, r0
 8008018:	f7ff ffa2 	bl	8007f60 <__sfp_lock_acquire>
 800801c:	4b20      	ldr	r3, [pc, #128]	; (80080a0 <__sfp+0x8c>)
 800801e:	681e      	ldr	r6, [r3, #0]
 8008020:	69b3      	ldr	r3, [r6, #24]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d102      	bne.n	800802c <__sfp+0x18>
 8008026:	0030      	movs	r0, r6
 8008028:	f7ff ffba 	bl	8007fa0 <__sinit>
 800802c:	36d8      	adds	r6, #216	; 0xd8
 800802e:	68b4      	ldr	r4, [r6, #8]
 8008030:	6873      	ldr	r3, [r6, #4]
 8008032:	3b01      	subs	r3, #1
 8008034:	d504      	bpl.n	8008040 <__sfp+0x2c>
 8008036:	6833      	ldr	r3, [r6, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d007      	beq.n	800804c <__sfp+0x38>
 800803c:	6836      	ldr	r6, [r6, #0]
 800803e:	e7f6      	b.n	800802e <__sfp+0x1a>
 8008040:	220c      	movs	r2, #12
 8008042:	5ea5      	ldrsh	r5, [r4, r2]
 8008044:	2d00      	cmp	r5, #0
 8008046:	d00e      	beq.n	8008066 <__sfp+0x52>
 8008048:	3468      	adds	r4, #104	; 0x68
 800804a:	e7f2      	b.n	8008032 <__sfp+0x1e>
 800804c:	2104      	movs	r1, #4
 800804e:	0038      	movs	r0, r7
 8008050:	f7ff ff70 	bl	8007f34 <__sfmoreglue>
 8008054:	1e04      	subs	r4, r0, #0
 8008056:	6030      	str	r0, [r6, #0]
 8008058:	d1f0      	bne.n	800803c <__sfp+0x28>
 800805a:	f7ff ff89 	bl	8007f70 <__sfp_lock_release>
 800805e:	230c      	movs	r3, #12
 8008060:	603b      	str	r3, [r7, #0]
 8008062:	0020      	movs	r0, r4
 8008064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008066:	2301      	movs	r3, #1
 8008068:	0020      	movs	r0, r4
 800806a:	425b      	negs	r3, r3
 800806c:	81e3      	strh	r3, [r4, #14]
 800806e:	3302      	adds	r3, #2
 8008070:	81a3      	strh	r3, [r4, #12]
 8008072:	3058      	adds	r0, #88	; 0x58
 8008074:	6665      	str	r5, [r4, #100]	; 0x64
 8008076:	f000 fcd1 	bl	8008a1c <__retarget_lock_init_recursive>
 800807a:	f7ff ff79 	bl	8007f70 <__sfp_lock_release>
 800807e:	0020      	movs	r0, r4
 8008080:	6025      	str	r5, [r4, #0]
 8008082:	60a5      	str	r5, [r4, #8]
 8008084:	6065      	str	r5, [r4, #4]
 8008086:	6125      	str	r5, [r4, #16]
 8008088:	6165      	str	r5, [r4, #20]
 800808a:	61a5      	str	r5, [r4, #24]
 800808c:	2208      	movs	r2, #8
 800808e:	0029      	movs	r1, r5
 8008090:	305c      	adds	r0, #92	; 0x5c
 8008092:	f000 ff79 	bl	8008f88 <memset>
 8008096:	6365      	str	r5, [r4, #52]	; 0x34
 8008098:	63a5      	str	r5, [r4, #56]	; 0x38
 800809a:	64a5      	str	r5, [r4, #72]	; 0x48
 800809c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800809e:	e7e0      	b.n	8008062 <__sfp+0x4e>
 80080a0:	0800cd20 	.word	0x0800cd20

080080a4 <_fopen_r>:
 80080a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080a6:	000f      	movs	r7, r1
 80080a8:	0011      	movs	r1, r2
 80080aa:	aa01      	add	r2, sp, #4
 80080ac:	0005      	movs	r5, r0
 80080ae:	f003 fc8d 	bl	800b9cc <__sflags>
 80080b2:	1e06      	subs	r6, r0, #0
 80080b4:	d102      	bne.n	80080bc <_fopen_r+0x18>
 80080b6:	2400      	movs	r4, #0
 80080b8:	0020      	movs	r0, r4
 80080ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80080bc:	0028      	movs	r0, r5
 80080be:	f7ff ffa9 	bl	8008014 <__sfp>
 80080c2:	1e04      	subs	r4, r0, #0
 80080c4:	d0f7      	beq.n	80080b6 <_fopen_r+0x12>
 80080c6:	23db      	movs	r3, #219	; 0xdb
 80080c8:	0039      	movs	r1, r7
 80080ca:	005b      	lsls	r3, r3, #1
 80080cc:	9a01      	ldr	r2, [sp, #4]
 80080ce:	0028      	movs	r0, r5
 80080d0:	f000 ff62 	bl	8008f98 <_open_r>
 80080d4:	1e07      	subs	r7, r0, #0
 80080d6:	da09      	bge.n	80080ec <_fopen_r+0x48>
 80080d8:	2500      	movs	r5, #0
 80080da:	f7ff ff41 	bl	8007f60 <__sfp_lock_acquire>
 80080de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080e0:	81a5      	strh	r5, [r4, #12]
 80080e2:	f000 fc9c 	bl	8008a1e <__retarget_lock_close_recursive>
 80080e6:	f7ff ff43 	bl	8007f70 <__sfp_lock_release>
 80080ea:	e7e4      	b.n	80080b6 <_fopen_r+0x12>
 80080ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080ee:	07db      	lsls	r3, r3, #31
 80080f0:	d405      	bmi.n	80080fe <_fopen_r+0x5a>
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	059b      	lsls	r3, r3, #22
 80080f6:	d402      	bmi.n	80080fe <_fopen_r+0x5a>
 80080f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080fa:	f000 fc91 	bl	8008a20 <__retarget_lock_acquire_recursive>
 80080fe:	4b0e      	ldr	r3, [pc, #56]	; (8008138 <_fopen_r+0x94>)
 8008100:	81e7      	strh	r7, [r4, #14]
 8008102:	6263      	str	r3, [r4, #36]	; 0x24
 8008104:	4b0d      	ldr	r3, [pc, #52]	; (800813c <_fopen_r+0x98>)
 8008106:	81a6      	strh	r6, [r4, #12]
 8008108:	62a3      	str	r3, [r4, #40]	; 0x28
 800810a:	4b0d      	ldr	r3, [pc, #52]	; (8008140 <_fopen_r+0x9c>)
 800810c:	6224      	str	r4, [r4, #32]
 800810e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008110:	4b0c      	ldr	r3, [pc, #48]	; (8008144 <_fopen_r+0xa0>)
 8008112:	6323      	str	r3, [r4, #48]	; 0x30
 8008114:	05f3      	lsls	r3, r6, #23
 8008116:	d505      	bpl.n	8008124 <_fopen_r+0x80>
 8008118:	2302      	movs	r3, #2
 800811a:	2200      	movs	r2, #0
 800811c:	0021      	movs	r1, r4
 800811e:	0028      	movs	r0, r5
 8008120:	f000 f924 	bl	800836c <_fseek_r>
 8008124:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008126:	07db      	lsls	r3, r3, #31
 8008128:	d4c6      	bmi.n	80080b8 <_fopen_r+0x14>
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	059b      	lsls	r3, r3, #22
 800812e:	d4c3      	bmi.n	80080b8 <_fopen_r+0x14>
 8008130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008132:	f000 fc76 	bl	8008a22 <__retarget_lock_release_recursive>
 8008136:	e7bf      	b.n	80080b8 <_fopen_r+0x14>
 8008138:	08009641 	.word	0x08009641
 800813c:	08009669 	.word	0x08009669
 8008140:	080096a1 	.word	0x080096a1
 8008144:	080096cd 	.word	0x080096cd

08008148 <fopen>:
 8008148:	b510      	push	{r4, lr}
 800814a:	4b03      	ldr	r3, [pc, #12]	; (8008158 <fopen+0x10>)
 800814c:	000a      	movs	r2, r1
 800814e:	0001      	movs	r1, r0
 8008150:	6818      	ldr	r0, [r3, #0]
 8008152:	f7ff ffa7 	bl	80080a4 <_fopen_r>
 8008156:	bd10      	pop	{r4, pc}
 8008158:	200001d0 	.word	0x200001d0

0800815c <_malloc_trim_r>:
 800815c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800815e:	4f25      	ldr	r7, [pc, #148]	; (80081f4 <_malloc_trim_r+0x98>)
 8008160:	000c      	movs	r4, r1
 8008162:	0005      	movs	r5, r0
 8008164:	f7fd f97a 	bl	800545c <__malloc_lock>
 8008168:	0038      	movs	r0, r7
 800816a:	2203      	movs	r2, #3
 800816c:	4e22      	ldr	r6, [pc, #136]	; (80081f8 <_malloc_trim_r+0x9c>)
 800816e:	3811      	subs	r0, #17
 8008170:	68b3      	ldr	r3, [r6, #8]
 8008172:	1b00      	subs	r0, r0, r4
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	0039      	movs	r1, r7
 8008178:	4393      	bics	r3, r2
 800817a:	18c0      	adds	r0, r0, r3
 800817c:	9301      	str	r3, [sp, #4]
 800817e:	f7f7 ffe9 	bl	8000154 <__udivsi3>
 8008182:	1e44      	subs	r4, r0, #1
 8008184:	437c      	muls	r4, r7
 8008186:	42bc      	cmp	r4, r7
 8008188:	da04      	bge.n	8008194 <_malloc_trim_r+0x38>
 800818a:	0028      	movs	r0, r5
 800818c:	f7fd f96a 	bl	8005464 <__malloc_unlock>
 8008190:	2000      	movs	r0, #0
 8008192:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008194:	2100      	movs	r1, #0
 8008196:	0028      	movs	r0, r5
 8008198:	f001 f968 	bl	800946c <_sbrk_r>
 800819c:	68b3      	ldr	r3, [r6, #8]
 800819e:	9a01      	ldr	r2, [sp, #4]
 80081a0:	189b      	adds	r3, r3, r2
 80081a2:	4298      	cmp	r0, r3
 80081a4:	d1f1      	bne.n	800818a <_malloc_trim_r+0x2e>
 80081a6:	4261      	negs	r1, r4
 80081a8:	0028      	movs	r0, r5
 80081aa:	f001 f95f 	bl	800946c <_sbrk_r>
 80081ae:	1c43      	adds	r3, r0, #1
 80081b0:	d110      	bne.n	80081d4 <_malloc_trim_r+0x78>
 80081b2:	2100      	movs	r1, #0
 80081b4:	0028      	movs	r0, r5
 80081b6:	f001 f959 	bl	800946c <_sbrk_r>
 80081ba:	68b2      	ldr	r2, [r6, #8]
 80081bc:	1a81      	subs	r1, r0, r2
 80081be:	290f      	cmp	r1, #15
 80081c0:	dde3      	ble.n	800818a <_malloc_trim_r+0x2e>
 80081c2:	4b0e      	ldr	r3, [pc, #56]	; (80081fc <_malloc_trim_r+0xa0>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	1ac0      	subs	r0, r0, r3
 80081c8:	4b0d      	ldr	r3, [pc, #52]	; (8008200 <_malloc_trim_r+0xa4>)
 80081ca:	6018      	str	r0, [r3, #0]
 80081cc:	2301      	movs	r3, #1
 80081ce:	430b      	orrs	r3, r1
 80081d0:	6053      	str	r3, [r2, #4]
 80081d2:	e7da      	b.n	800818a <_malloc_trim_r+0x2e>
 80081d4:	68b2      	ldr	r2, [r6, #8]
 80081d6:	2601      	movs	r6, #1
 80081d8:	9b01      	ldr	r3, [sp, #4]
 80081da:	0028      	movs	r0, r5
 80081dc:	1b1b      	subs	r3, r3, r4
 80081de:	4333      	orrs	r3, r6
 80081e0:	6053      	str	r3, [r2, #4]
 80081e2:	4b07      	ldr	r3, [pc, #28]	; (8008200 <_malloc_trim_r+0xa4>)
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	1b14      	subs	r4, r2, r4
 80081e8:	601c      	str	r4, [r3, #0]
 80081ea:	f7fd f93b 	bl	8005464 <__malloc_unlock>
 80081ee:	0030      	movs	r0, r6
 80081f0:	e7cf      	b.n	8008192 <_malloc_trim_r+0x36>
 80081f2:	46c0      	nop			; (mov r8, r8)
 80081f4:	00001000 	.word	0x00001000
 80081f8:	200002c4 	.word	0x200002c4
 80081fc:	200006cc 	.word	0x200006cc
 8008200:	20000ce8 	.word	0x20000ce8

08008204 <_free_r>:
 8008204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008206:	1e0d      	subs	r5, r1, #0
 8008208:	9001      	str	r0, [sp, #4]
 800820a:	d02d      	beq.n	8008268 <_free_r+0x64>
 800820c:	f7fd f926 	bl	800545c <__malloc_lock>
 8008210:	2301      	movs	r3, #1
 8008212:	0029      	movs	r1, r5
 8008214:	469c      	mov	ip, r3
 8008216:	3908      	subs	r1, #8
 8008218:	684f      	ldr	r7, [r1, #4]
 800821a:	4662      	mov	r2, ip
 800821c:	003b      	movs	r3, r7
 800821e:	4666      	mov	r6, ip
 8008220:	4393      	bics	r3, r2
 8008222:	18c8      	adds	r0, r1, r3
 8008224:	6845      	ldr	r5, [r0, #4]
 8008226:	3202      	adds	r2, #2
 8008228:	4395      	bics	r5, r2
 800822a:	4a4a      	ldr	r2, [pc, #296]	; (8008354 <_free_r+0x150>)
 800822c:	4037      	ands	r7, r6
 800822e:	6896      	ldr	r6, [r2, #8]
 8008230:	42b0      	cmp	r0, r6
 8008232:	d11a      	bne.n	800826a <_free_r+0x66>
 8008234:	195b      	adds	r3, r3, r5
 8008236:	2f00      	cmp	r7, #0
 8008238:	d106      	bne.n	8008248 <_free_r+0x44>
 800823a:	6808      	ldr	r0, [r1, #0]
 800823c:	1a09      	subs	r1, r1, r0
 800823e:	688d      	ldr	r5, [r1, #8]
 8008240:	181b      	adds	r3, r3, r0
 8008242:	68c8      	ldr	r0, [r1, #12]
 8008244:	60e8      	str	r0, [r5, #12]
 8008246:	6085      	str	r5, [r0, #8]
 8008248:	2001      	movs	r0, #1
 800824a:	4318      	orrs	r0, r3
 800824c:	6048      	str	r0, [r1, #4]
 800824e:	6091      	str	r1, [r2, #8]
 8008250:	4a41      	ldr	r2, [pc, #260]	; (8008358 <_free_r+0x154>)
 8008252:	6812      	ldr	r2, [r2, #0]
 8008254:	4293      	cmp	r3, r2
 8008256:	d304      	bcc.n	8008262 <_free_r+0x5e>
 8008258:	4b40      	ldr	r3, [pc, #256]	; (800835c <_free_r+0x158>)
 800825a:	9801      	ldr	r0, [sp, #4]
 800825c:	6819      	ldr	r1, [r3, #0]
 800825e:	f7ff ff7d 	bl	800815c <_malloc_trim_r>
 8008262:	9801      	ldr	r0, [sp, #4]
 8008264:	f7fd f8fe 	bl	8005464 <__malloc_unlock>
 8008268:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800826a:	2600      	movs	r6, #0
 800826c:	6045      	str	r5, [r0, #4]
 800826e:	42b7      	cmp	r7, r6
 8008270:	d109      	bne.n	8008286 <_free_r+0x82>
 8008272:	680f      	ldr	r7, [r1, #0]
 8008274:	4c3a      	ldr	r4, [pc, #232]	; (8008360 <_free_r+0x15c>)
 8008276:	1bc9      	subs	r1, r1, r7
 8008278:	19db      	adds	r3, r3, r7
 800827a:	688f      	ldr	r7, [r1, #8]
 800827c:	42a7      	cmp	r7, r4
 800827e:	d02b      	beq.n	80082d8 <_free_r+0xd4>
 8008280:	68cc      	ldr	r4, [r1, #12]
 8008282:	60fc      	str	r4, [r7, #12]
 8008284:	60a7      	str	r7, [r4, #8]
 8008286:	1947      	adds	r7, r0, r5
 8008288:	687c      	ldr	r4, [r7, #4]
 800828a:	2701      	movs	r7, #1
 800828c:	423c      	tst	r4, r7
 800828e:	d10b      	bne.n	80082a8 <_free_r+0xa4>
 8008290:	195b      	adds	r3, r3, r5
 8008292:	6885      	ldr	r5, [r0, #8]
 8008294:	2e00      	cmp	r6, #0
 8008296:	d121      	bne.n	80082dc <_free_r+0xd8>
 8008298:	4c31      	ldr	r4, [pc, #196]	; (8008360 <_free_r+0x15c>)
 800829a:	42a5      	cmp	r5, r4
 800829c:	d11e      	bne.n	80082dc <_free_r+0xd8>
 800829e:	003e      	movs	r6, r7
 80082a0:	6151      	str	r1, [r2, #20]
 80082a2:	6111      	str	r1, [r2, #16]
 80082a4:	60cd      	str	r5, [r1, #12]
 80082a6:	608d      	str	r5, [r1, #8]
 80082a8:	2001      	movs	r0, #1
 80082aa:	0005      	movs	r5, r0
 80082ac:	431d      	orrs	r5, r3
 80082ae:	604d      	str	r5, [r1, #4]
 80082b0:	50cb      	str	r3, [r1, r3]
 80082b2:	2e00      	cmp	r6, #0
 80082b4:	d1d5      	bne.n	8008262 <_free_r+0x5e>
 80082b6:	4d2b      	ldr	r5, [pc, #172]	; (8008364 <_free_r+0x160>)
 80082b8:	42ab      	cmp	r3, r5
 80082ba:	d813      	bhi.n	80082e4 <_free_r+0xe0>
 80082bc:	08db      	lsrs	r3, r3, #3
 80082be:	109d      	asrs	r5, r3, #2
 80082c0:	40a8      	lsls	r0, r5
 80082c2:	6854      	ldr	r4, [r2, #4]
 80082c4:	00db      	lsls	r3, r3, #3
 80082c6:	4320      	orrs	r0, r4
 80082c8:	6050      	str	r0, [r2, #4]
 80082ca:	189a      	adds	r2, r3, r2
 80082cc:	6893      	ldr	r3, [r2, #8]
 80082ce:	60ca      	str	r2, [r1, #12]
 80082d0:	608b      	str	r3, [r1, #8]
 80082d2:	6091      	str	r1, [r2, #8]
 80082d4:	60d9      	str	r1, [r3, #12]
 80082d6:	e7c4      	b.n	8008262 <_free_r+0x5e>
 80082d8:	4666      	mov	r6, ip
 80082da:	e7d4      	b.n	8008286 <_free_r+0x82>
 80082dc:	68c0      	ldr	r0, [r0, #12]
 80082de:	60e8      	str	r0, [r5, #12]
 80082e0:	6085      	str	r5, [r0, #8]
 80082e2:	e7e1      	b.n	80082a8 <_free_r+0xa4>
 80082e4:	0a5d      	lsrs	r5, r3, #9
 80082e6:	2d04      	cmp	r5, #4
 80082e8:	d812      	bhi.n	8008310 <_free_r+0x10c>
 80082ea:	0998      	lsrs	r0, r3, #6
 80082ec:	3038      	adds	r0, #56	; 0x38
 80082ee:	00c6      	lsls	r6, r0, #3
 80082f0:	18b6      	adds	r6, r6, r2
 80082f2:	68b5      	ldr	r5, [r6, #8]
 80082f4:	2703      	movs	r7, #3
 80082f6:	42ae      	cmp	r6, r5
 80082f8:	d125      	bne.n	8008346 <_free_r+0x142>
 80082fa:	2301      	movs	r3, #1
 80082fc:	1080      	asrs	r0, r0, #2
 80082fe:	4083      	lsls	r3, r0
 8008300:	6850      	ldr	r0, [r2, #4]
 8008302:	4303      	orrs	r3, r0
 8008304:	6053      	str	r3, [r2, #4]
 8008306:	60ce      	str	r6, [r1, #12]
 8008308:	608d      	str	r5, [r1, #8]
 800830a:	60b1      	str	r1, [r6, #8]
 800830c:	60e9      	str	r1, [r5, #12]
 800830e:	e7a8      	b.n	8008262 <_free_r+0x5e>
 8008310:	2d14      	cmp	r5, #20
 8008312:	d802      	bhi.n	800831a <_free_r+0x116>
 8008314:	0028      	movs	r0, r5
 8008316:	305b      	adds	r0, #91	; 0x5b
 8008318:	e7e9      	b.n	80082ee <_free_r+0xea>
 800831a:	2d54      	cmp	r5, #84	; 0x54
 800831c:	d802      	bhi.n	8008324 <_free_r+0x120>
 800831e:	0b18      	lsrs	r0, r3, #12
 8008320:	306e      	adds	r0, #110	; 0x6e
 8008322:	e7e4      	b.n	80082ee <_free_r+0xea>
 8008324:	20aa      	movs	r0, #170	; 0xaa
 8008326:	0040      	lsls	r0, r0, #1
 8008328:	4285      	cmp	r5, r0
 800832a:	d802      	bhi.n	8008332 <_free_r+0x12e>
 800832c:	0bd8      	lsrs	r0, r3, #15
 800832e:	3077      	adds	r0, #119	; 0x77
 8008330:	e7dd      	b.n	80082ee <_free_r+0xea>
 8008332:	4e0d      	ldr	r6, [pc, #52]	; (8008368 <_free_r+0x164>)
 8008334:	207e      	movs	r0, #126	; 0x7e
 8008336:	42b5      	cmp	r5, r6
 8008338:	d8d9      	bhi.n	80082ee <_free_r+0xea>
 800833a:	0c98      	lsrs	r0, r3, #18
 800833c:	307c      	adds	r0, #124	; 0x7c
 800833e:	e7d6      	b.n	80082ee <_free_r+0xea>
 8008340:	68ad      	ldr	r5, [r5, #8]
 8008342:	42ae      	cmp	r6, r5
 8008344:	d003      	beq.n	800834e <_free_r+0x14a>
 8008346:	686a      	ldr	r2, [r5, #4]
 8008348:	43ba      	bics	r2, r7
 800834a:	4293      	cmp	r3, r2
 800834c:	d3f8      	bcc.n	8008340 <_free_r+0x13c>
 800834e:	68ee      	ldr	r6, [r5, #12]
 8008350:	e7d9      	b.n	8008306 <_free_r+0x102>
 8008352:	46c0      	nop			; (mov r8, r8)
 8008354:	200002c4 	.word	0x200002c4
 8008358:	200006d0 	.word	0x200006d0
 800835c:	20000d18 	.word	0x20000d18
 8008360:	200002cc 	.word	0x200002cc
 8008364:	000001ff 	.word	0x000001ff
 8008368:	00000554 	.word	0x00000554

0800836c <_fseek_r>:
 800836c:	b510      	push	{r4, lr}
 800836e:	f000 f801 	bl	8008374 <_fseeko_r>
 8008372:	bd10      	pop	{r4, pc}

08008374 <_fseeko_r>:
 8008374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008376:	b095      	sub	sp, #84	; 0x54
 8008378:	0006      	movs	r6, r0
 800837a:	000c      	movs	r4, r1
 800837c:	9202      	str	r2, [sp, #8]
 800837e:	9300      	str	r3, [sp, #0]
 8008380:	2800      	cmp	r0, #0
 8008382:	d004      	beq.n	800838e <_fseeko_r+0x1a>
 8008384:	6983      	ldr	r3, [r0, #24]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d101      	bne.n	800838e <_fseeko_r+0x1a>
 800838a:	f7ff fe09 	bl	8007fa0 <__sinit>
 800838e:	4bb2      	ldr	r3, [pc, #712]	; (8008658 <_fseeko_r+0x2e4>)
 8008390:	429c      	cmp	r4, r3
 8008392:	d120      	bne.n	80083d6 <_fseeko_r+0x62>
 8008394:	6874      	ldr	r4, [r6, #4]
 8008396:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008398:	07db      	lsls	r3, r3, #31
 800839a:	d405      	bmi.n	80083a8 <_fseeko_r+0x34>
 800839c:	89a3      	ldrh	r3, [r4, #12]
 800839e:	059b      	lsls	r3, r3, #22
 80083a0:	d402      	bmi.n	80083a8 <_fseeko_r+0x34>
 80083a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083a4:	f000 fb3c 	bl	8008a20 <__retarget_lock_acquire_recursive>
 80083a8:	2284      	movs	r2, #132	; 0x84
 80083aa:	89a3      	ldrh	r3, [r4, #12]
 80083ac:	0052      	lsls	r2, r2, #1
 80083ae:	4013      	ands	r3, r2
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d103      	bne.n	80083bc <_fseeko_r+0x48>
 80083b4:	0021      	movs	r1, r4
 80083b6:	0030      	movs	r0, r6
 80083b8:	f7ff fcf0 	bl	8007d9c <_fflush_r>
 80083bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80083be:	9301      	str	r3, [sp, #4]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d112      	bne.n	80083ea <_fseeko_r+0x76>
 80083c4:	331d      	adds	r3, #29
 80083c6:	6033      	str	r3, [r6, #0]
 80083c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80083ca:	07db      	lsls	r3, r3, #31
 80083cc:	d400      	bmi.n	80083d0 <_fseeko_r+0x5c>
 80083ce:	e137      	b.n	8008640 <_fseeko_r+0x2cc>
 80083d0:	2501      	movs	r5, #1
 80083d2:	426d      	negs	r5, r5
 80083d4:	e0ee      	b.n	80085b4 <_fseeko_r+0x240>
 80083d6:	4ba1      	ldr	r3, [pc, #644]	; (800865c <_fseeko_r+0x2e8>)
 80083d8:	429c      	cmp	r4, r3
 80083da:	d101      	bne.n	80083e0 <_fseeko_r+0x6c>
 80083dc:	68b4      	ldr	r4, [r6, #8]
 80083de:	e7da      	b.n	8008396 <_fseeko_r+0x22>
 80083e0:	4b9f      	ldr	r3, [pc, #636]	; (8008660 <_fseeko_r+0x2ec>)
 80083e2:	429c      	cmp	r4, r3
 80083e4:	d1d7      	bne.n	8008396 <_fseeko_r+0x22>
 80083e6:	68f4      	ldr	r4, [r6, #12]
 80083e8:	e7d5      	b.n	8008396 <_fseeko_r+0x22>
 80083ea:	9b00      	ldr	r3, [sp, #0]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d007      	beq.n	8008400 <_fseeko_r+0x8c>
 80083f0:	2b02      	cmp	r3, #2
 80083f2:	d001      	beq.n	80083f8 <_fseeko_r+0x84>
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d178      	bne.n	80084ea <_fseeko_r+0x176>
 80083f8:	2300      	movs	r3, #0
 80083fa:	9303      	str	r3, [sp, #12]
 80083fc:	001d      	movs	r5, r3
 80083fe:	e01a      	b.n	8008436 <_fseeko_r+0xc2>
 8008400:	0021      	movs	r1, r4
 8008402:	0030      	movs	r0, r6
 8008404:	f7ff fcca 	bl	8007d9c <_fflush_r>
 8008408:	2380      	movs	r3, #128	; 0x80
 800840a:	89a2      	ldrh	r2, [r4, #12]
 800840c:	015b      	lsls	r3, r3, #5
 800840e:	401a      	ands	r2, r3
 8008410:	d04d      	beq.n	80084ae <_fseeko_r+0x13a>
 8008412:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8008414:	89a3      	ldrh	r3, [r4, #12]
 8008416:	075a      	lsls	r2, r3, #29
 8008418:	d55e      	bpl.n	80084d8 <_fseeko_r+0x164>
 800841a:	6863      	ldr	r3, [r4, #4]
 800841c:	1aed      	subs	r5, r5, r3
 800841e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008420:	2b00      	cmp	r3, #0
 8008422:	d001      	beq.n	8008428 <_fseeko_r+0xb4>
 8008424:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008426:	1aed      	subs	r5, r5, r3
 8008428:	9b02      	ldr	r3, [sp, #8]
 800842a:	195b      	adds	r3, r3, r5
 800842c:	9302      	str	r3, [sp, #8]
 800842e:	9b00      	ldr	r3, [sp, #0]
 8008430:	9303      	str	r3, [sp, #12]
 8008432:	2300      	movs	r3, #0
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	6923      	ldr	r3, [r4, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d103      	bne.n	8008444 <_fseeko_r+0xd0>
 800843c:	0021      	movs	r1, r4
 800843e:	0030      	movs	r0, r6
 8008440:	f000 fb20 	bl	8008a84 <__smakebuf_r>
 8008444:	89a3      	ldrh	r3, [r4, #12]
 8008446:	4a87      	ldr	r2, [pc, #540]	; (8008664 <_fseeko_r+0x2f0>)
 8008448:	4213      	tst	r3, r2
 800844a:	d10c      	bne.n	8008466 <_fseeko_r+0xf2>
 800844c:	2780      	movs	r7, #128	; 0x80
 800844e:	00ff      	lsls	r7, r7, #3
 8008450:	423b      	tst	r3, r7
 8008452:	d162      	bne.n	800851a <_fseeko_r+0x1a6>
 8008454:	4b84      	ldr	r3, [pc, #528]	; (8008668 <_fseeko_r+0x2f4>)
 8008456:	9a01      	ldr	r2, [sp, #4]
 8008458:	429a      	cmp	r2, r3
 800845a:	d048      	beq.n	80084ee <_fseeko_r+0x17a>
 800845c:	2380      	movs	r3, #128	; 0x80
 800845e:	89a2      	ldrh	r2, [r4, #12]
 8008460:	011b      	lsls	r3, r3, #4
 8008462:	4313      	orrs	r3, r2
 8008464:	81a3      	strh	r3, [r4, #12]
 8008466:	0021      	movs	r1, r4
 8008468:	0030      	movs	r0, r6
 800846a:	f7ff fc97 	bl	8007d9c <_fflush_r>
 800846e:	2800      	cmp	r0, #0
 8008470:	d1aa      	bne.n	80083c8 <_fseeko_r+0x54>
 8008472:	9b00      	ldr	r3, [sp, #0]
 8008474:	9a02      	ldr	r2, [sp, #8]
 8008476:	6a21      	ldr	r1, [r4, #32]
 8008478:	0030      	movs	r0, r6
 800847a:	9d01      	ldr	r5, [sp, #4]
 800847c:	47a8      	blx	r5
 800847e:	1c43      	adds	r3, r0, #1
 8008480:	d0a2      	beq.n	80083c8 <_fseeko_r+0x54>
 8008482:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008484:	2900      	cmp	r1, #0
 8008486:	d008      	beq.n	800849a <_fseeko_r+0x126>
 8008488:	0023      	movs	r3, r4
 800848a:	3344      	adds	r3, #68	; 0x44
 800848c:	4299      	cmp	r1, r3
 800848e:	d002      	beq.n	8008496 <_fseeko_r+0x122>
 8008490:	0030      	movs	r0, r6
 8008492:	f7ff feb7 	bl	8008204 <_free_r>
 8008496:	2300      	movs	r3, #0
 8008498:	6363      	str	r3, [r4, #52]	; 0x34
 800849a:	2100      	movs	r1, #0
 800849c:	6923      	ldr	r3, [r4, #16]
 800849e:	4a73      	ldr	r2, [pc, #460]	; (800866c <_fseeko_r+0x2f8>)
 80084a0:	6023      	str	r3, [r4, #0]
 80084a2:	89a3      	ldrh	r3, [r4, #12]
 80084a4:	6061      	str	r1, [r4, #4]
 80084a6:	4013      	ands	r3, r2
 80084a8:	81a3      	strh	r3, [r4, #12]
 80084aa:	2208      	movs	r2, #8
 80084ac:	e079      	b.n	80085a2 <_fseeko_r+0x22e>
 80084ae:	9d01      	ldr	r5, [sp, #4]
 80084b0:	9b00      	ldr	r3, [sp, #0]
 80084b2:	6a21      	ldr	r1, [r4, #32]
 80084b4:	0030      	movs	r0, r6
 80084b6:	47a8      	blx	r5
 80084b8:	0005      	movs	r5, r0
 80084ba:	1c43      	adds	r3, r0, #1
 80084bc:	d1aa      	bne.n	8008414 <_fseeko_r+0xa0>
 80084be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084c0:	9a00      	ldr	r2, [sp, #0]
 80084c2:	4213      	tst	r3, r2
 80084c4:	d000      	beq.n	80084c8 <_fseeko_r+0x154>
 80084c6:	e783      	b.n	80083d0 <_fseeko_r+0x5c>
 80084c8:	89a3      	ldrh	r3, [r4, #12]
 80084ca:	059b      	lsls	r3, r3, #22
 80084cc:	d500      	bpl.n	80084d0 <_fseeko_r+0x15c>
 80084ce:	e77f      	b.n	80083d0 <_fseeko_r+0x5c>
 80084d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084d2:	f000 faa6 	bl	8008a22 <__retarget_lock_release_recursive>
 80084d6:	e06d      	b.n	80085b4 <_fseeko_r+0x240>
 80084d8:	071b      	lsls	r3, r3, #28
 80084da:	d5a5      	bpl.n	8008428 <_fseeko_r+0xb4>
 80084dc:	6823      	ldr	r3, [r4, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d0a2      	beq.n	8008428 <_fseeko_r+0xb4>
 80084e2:	6922      	ldr	r2, [r4, #16]
 80084e4:	1a9b      	subs	r3, r3, r2
 80084e6:	18ed      	adds	r5, r5, r3
 80084e8:	e79e      	b.n	8008428 <_fseeko_r+0xb4>
 80084ea:	2316      	movs	r3, #22
 80084ec:	e76b      	b.n	80083c6 <_fseeko_r+0x52>
 80084ee:	230e      	movs	r3, #14
 80084f0:	5ee1      	ldrsh	r1, [r4, r3]
 80084f2:	2900      	cmp	r1, #0
 80084f4:	dbb2      	blt.n	800845c <_fseeko_r+0xe8>
 80084f6:	aa05      	add	r2, sp, #20
 80084f8:	0030      	movs	r0, r6
 80084fa:	f000 f8b9 	bl	8008670 <_fstat_r>
 80084fe:	2800      	cmp	r0, #0
 8008500:	d1ac      	bne.n	800845c <_fseeko_r+0xe8>
 8008502:	22f0      	movs	r2, #240	; 0xf0
 8008504:	9b06      	ldr	r3, [sp, #24]
 8008506:	0212      	lsls	r2, r2, #8
 8008508:	4013      	ands	r3, r2
 800850a:	2280      	movs	r2, #128	; 0x80
 800850c:	0212      	lsls	r2, r2, #8
 800850e:	4293      	cmp	r3, r2
 8008510:	d1a4      	bne.n	800845c <_fseeko_r+0xe8>
 8008512:	89a3      	ldrh	r3, [r4, #12]
 8008514:	6527      	str	r7, [r4, #80]	; 0x50
 8008516:	431f      	orrs	r7, r3
 8008518:	81a7      	strh	r7, [r4, #12]
 800851a:	9b00      	ldr	r3, [sp, #0]
 800851c:	9f02      	ldr	r7, [sp, #8]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d00a      	beq.n	8008538 <_fseeko_r+0x1c4>
 8008522:	230e      	movs	r3, #14
 8008524:	5ee1      	ldrsh	r1, [r4, r3]
 8008526:	aa05      	add	r2, sp, #20
 8008528:	0030      	movs	r0, r6
 800852a:	f000 f8a1 	bl	8008670 <_fstat_r>
 800852e:	2800      	cmp	r0, #0
 8008530:	d199      	bne.n	8008466 <_fseeko_r+0xf2>
 8008532:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008534:	9b02      	ldr	r3, [sp, #8]
 8008536:	19df      	adds	r7, r3, r7
 8008538:	9b03      	ldr	r3, [sp, #12]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d10a      	bne.n	8008554 <_fseeko_r+0x1e0>
 800853e:	89a3      	ldrh	r3, [r4, #12]
 8008540:	04db      	lsls	r3, r3, #19
 8008542:	d53a      	bpl.n	80085ba <_fseeko_r+0x246>
 8008544:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008546:	6863      	ldr	r3, [r4, #4]
 8008548:	1ac5      	subs	r5, r0, r3
 800854a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800854c:	2b00      	cmp	r3, #0
 800854e:	d001      	beq.n	8008554 <_fseeko_r+0x1e0>
 8008550:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008552:	1aed      	subs	r5, r5, r3
 8008554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008556:	6923      	ldr	r3, [r4, #16]
 8008558:	2900      	cmp	r1, #0
 800855a:	d037      	beq.n	80085cc <_fseeko_r+0x258>
 800855c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800855e:	1ad3      	subs	r3, r2, r3
 8008560:	6862      	ldr	r2, [r4, #4]
 8008562:	18ad      	adds	r5, r5, r2
 8008564:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008566:	1aed      	subs	r5, r5, r3
 8008568:	189b      	adds	r3, r3, r2
 800856a:	42af      	cmp	r7, r5
 800856c:	db33      	blt.n	80085d6 <_fseeko_r+0x262>
 800856e:	18ea      	adds	r2, r5, r3
 8008570:	42ba      	cmp	r2, r7
 8008572:	d930      	bls.n	80085d6 <_fseeko_r+0x262>
 8008574:	6922      	ldr	r2, [r4, #16]
 8008576:	1b7f      	subs	r7, r7, r5
 8008578:	19d2      	adds	r2, r2, r7
 800857a:	1bdf      	subs	r7, r3, r7
 800857c:	6022      	str	r2, [r4, #0]
 800857e:	6067      	str	r7, [r4, #4]
 8008580:	2900      	cmp	r1, #0
 8008582:	d008      	beq.n	8008596 <_fseeko_r+0x222>
 8008584:	0023      	movs	r3, r4
 8008586:	3344      	adds	r3, #68	; 0x44
 8008588:	4299      	cmp	r1, r3
 800858a:	d002      	beq.n	8008592 <_fseeko_r+0x21e>
 800858c:	0030      	movs	r0, r6
 800858e:	f7ff fe39 	bl	8008204 <_free_r>
 8008592:	2300      	movs	r3, #0
 8008594:	6363      	str	r3, [r4, #52]	; 0x34
 8008596:	2220      	movs	r2, #32
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	4393      	bics	r3, r2
 800859c:	81a3      	strh	r3, [r4, #12]
 800859e:	3a18      	subs	r2, #24
 80085a0:	2100      	movs	r1, #0
 80085a2:	0020      	movs	r0, r4
 80085a4:	2501      	movs	r5, #1
 80085a6:	305c      	adds	r0, #92	; 0x5c
 80085a8:	f000 fcee 	bl	8008f88 <memset>
 80085ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80085ae:	401d      	ands	r5, r3
 80085b0:	d04e      	beq.n	8008650 <_fseeko_r+0x2dc>
 80085b2:	2500      	movs	r5, #0
 80085b4:	0028      	movs	r0, r5
 80085b6:	b015      	add	sp, #84	; 0x54
 80085b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085ba:	2301      	movs	r3, #1
 80085bc:	9a03      	ldr	r2, [sp, #12]
 80085be:	6a21      	ldr	r1, [r4, #32]
 80085c0:	0030      	movs	r0, r6
 80085c2:	9d01      	ldr	r5, [sp, #4]
 80085c4:	47a8      	blx	r5
 80085c6:	1c43      	adds	r3, r0, #1
 80085c8:	d1bd      	bne.n	8008546 <_fseeko_r+0x1d2>
 80085ca:	e74c      	b.n	8008466 <_fseeko_r+0xf2>
 80085cc:	6822      	ldr	r2, [r4, #0]
 80085ce:	1ad3      	subs	r3, r2, r3
 80085d0:	1aed      	subs	r5, r5, r3
 80085d2:	6862      	ldr	r2, [r4, #4]
 80085d4:	e7c8      	b.n	8008568 <_fseeko_r+0x1f4>
 80085d6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80085d8:	6a21      	ldr	r1, [r4, #32]
 80085da:	425d      	negs	r5, r3
 80085dc:	403d      	ands	r5, r7
 80085de:	9503      	str	r5, [sp, #12]
 80085e0:	2300      	movs	r3, #0
 80085e2:	002a      	movs	r2, r5
 80085e4:	0030      	movs	r0, r6
 80085e6:	9d01      	ldr	r5, [sp, #4]
 80085e8:	47a8      	blx	r5
 80085ea:	1c43      	adds	r3, r0, #1
 80085ec:	d100      	bne.n	80085f0 <_fseeko_r+0x27c>
 80085ee:	e73a      	b.n	8008466 <_fseeko_r+0xf2>
 80085f0:	2500      	movs	r5, #0
 80085f2:	6923      	ldr	r3, [r4, #16]
 80085f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085f6:	6065      	str	r5, [r4, #4]
 80085f8:	6023      	str	r3, [r4, #0]
 80085fa:	42a9      	cmp	r1, r5
 80085fc:	d007      	beq.n	800860e <_fseeko_r+0x29a>
 80085fe:	0023      	movs	r3, r4
 8008600:	3344      	adds	r3, #68	; 0x44
 8008602:	4299      	cmp	r1, r3
 8008604:	d002      	beq.n	800860c <_fseeko_r+0x298>
 8008606:	0030      	movs	r0, r6
 8008608:	f7ff fdfc 	bl	8008204 <_free_r>
 800860c:	6365      	str	r5, [r4, #52]	; 0x34
 800860e:	2220      	movs	r2, #32
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	4393      	bics	r3, r2
 8008614:	81a3      	strh	r3, [r4, #12]
 8008616:	9b03      	ldr	r3, [sp, #12]
 8008618:	1aff      	subs	r7, r7, r3
 800861a:	d00f      	beq.n	800863c <_fseeko_r+0x2c8>
 800861c:	0021      	movs	r1, r4
 800861e:	0030      	movs	r0, r6
 8008620:	f000 fe56 	bl	80092d0 <__srefill_r>
 8008624:	2800      	cmp	r0, #0
 8008626:	d000      	beq.n	800862a <_fseeko_r+0x2b6>
 8008628:	e71d      	b.n	8008466 <_fseeko_r+0xf2>
 800862a:	6865      	ldr	r5, [r4, #4]
 800862c:	42af      	cmp	r7, r5
 800862e:	d900      	bls.n	8008632 <_fseeko_r+0x2be>
 8008630:	e719      	b.n	8008466 <_fseeko_r+0xf2>
 8008632:	6823      	ldr	r3, [r4, #0]
 8008634:	19db      	adds	r3, r3, r7
 8008636:	1bef      	subs	r7, r5, r7
 8008638:	6023      	str	r3, [r4, #0]
 800863a:	6067      	str	r7, [r4, #4]
 800863c:	2208      	movs	r2, #8
 800863e:	e7af      	b.n	80085a0 <_fseeko_r+0x22c>
 8008640:	89a3      	ldrh	r3, [r4, #12]
 8008642:	059b      	lsls	r3, r3, #22
 8008644:	d500      	bpl.n	8008648 <_fseeko_r+0x2d4>
 8008646:	e6c3      	b.n	80083d0 <_fseeko_r+0x5c>
 8008648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800864a:	f000 f9ea 	bl	8008a22 <__retarget_lock_release_recursive>
 800864e:	e6bf      	b.n	80083d0 <_fseeko_r+0x5c>
 8008650:	89a3      	ldrh	r3, [r4, #12]
 8008652:	059b      	lsls	r3, r3, #22
 8008654:	d4ad      	bmi.n	80085b2 <_fseeko_r+0x23e>
 8008656:	e73b      	b.n	80084d0 <_fseeko_r+0x15c>
 8008658:	0800cce0 	.word	0x0800cce0
 800865c:	0800cd00 	.word	0x0800cd00
 8008660:	0800ccc0 	.word	0x0800ccc0
 8008664:	0000081a 	.word	0x0000081a
 8008668:	080096a1 	.word	0x080096a1
 800866c:	fffff7df 	.word	0xfffff7df

08008670 <_fstat_r>:
 8008670:	2300      	movs	r3, #0
 8008672:	b570      	push	{r4, r5, r6, lr}
 8008674:	4c06      	ldr	r4, [pc, #24]	; (8008690 <_fstat_r+0x20>)
 8008676:	0005      	movs	r5, r0
 8008678:	0008      	movs	r0, r1
 800867a:	0011      	movs	r1, r2
 800867c:	6023      	str	r3, [r4, #0]
 800867e:	f7fc fe60 	bl	8005342 <_fstat>
 8008682:	1c43      	adds	r3, r0, #1
 8008684:	d103      	bne.n	800868e <_fstat_r+0x1e>
 8008686:	6823      	ldr	r3, [r4, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d000      	beq.n	800868e <_fstat_r+0x1e>
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	bd70      	pop	{r4, r5, r6, pc}
 8008690:	20000f80 	.word	0x20000f80

08008694 <__sfvwrite_r>:
 8008694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008696:	6893      	ldr	r3, [r2, #8]
 8008698:	b087      	sub	sp, #28
 800869a:	9002      	str	r0, [sp, #8]
 800869c:	000c      	movs	r4, r1
 800869e:	0017      	movs	r7, r2
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d102      	bne.n	80086aa <__sfvwrite_r+0x16>
 80086a4:	2000      	movs	r0, #0
 80086a6:	b007      	add	sp, #28
 80086a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086aa:	898b      	ldrh	r3, [r1, #12]
 80086ac:	071b      	lsls	r3, r3, #28
 80086ae:	d523      	bpl.n	80086f8 <__sfvwrite_r+0x64>
 80086b0:	690b      	ldr	r3, [r1, #16]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d020      	beq.n	80086f8 <__sfvwrite_r+0x64>
 80086b6:	2502      	movs	r5, #2
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	9301      	str	r3, [sp, #4]
 80086bc:	89a3      	ldrh	r3, [r4, #12]
 80086be:	401d      	ands	r5, r3
 80086c0:	d02b      	beq.n	800871a <__sfvwrite_r+0x86>
 80086c2:	2300      	movs	r3, #0
 80086c4:	001d      	movs	r5, r3
 80086c6:	9300      	str	r3, [sp, #0]
 80086c8:	2d00      	cmp	r5, #0
 80086ca:	d01e      	beq.n	800870a <__sfvwrite_r+0x76>
 80086cc:	4a9f      	ldr	r2, [pc, #636]	; (800894c <__sfvwrite_r+0x2b8>)
 80086ce:	002b      	movs	r3, r5
 80086d0:	4295      	cmp	r5, r2
 80086d2:	d900      	bls.n	80086d6 <__sfvwrite_r+0x42>
 80086d4:	0013      	movs	r3, r2
 80086d6:	9a00      	ldr	r2, [sp, #0]
 80086d8:	6a21      	ldr	r1, [r4, #32]
 80086da:	9802      	ldr	r0, [sp, #8]
 80086dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80086de:	47b0      	blx	r6
 80086e0:	2800      	cmp	r0, #0
 80086e2:	dc00      	bgt.n	80086e6 <__sfvwrite_r+0x52>
 80086e4:	e092      	b.n	800880c <__sfvwrite_r+0x178>
 80086e6:	9b00      	ldr	r3, [sp, #0]
 80086e8:	1a2d      	subs	r5, r5, r0
 80086ea:	181b      	adds	r3, r3, r0
 80086ec:	9300      	str	r3, [sp, #0]
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	1a18      	subs	r0, r3, r0
 80086f2:	60b8      	str	r0, [r7, #8]
 80086f4:	d1e8      	bne.n	80086c8 <__sfvwrite_r+0x34>
 80086f6:	e7d5      	b.n	80086a4 <__sfvwrite_r+0x10>
 80086f8:	0021      	movs	r1, r4
 80086fa:	9802      	ldr	r0, [sp, #8]
 80086fc:	f002 f9f0 	bl	800aae0 <__swsetup_r>
 8008700:	2800      	cmp	r0, #0
 8008702:	d0d8      	beq.n	80086b6 <__sfvwrite_r+0x22>
 8008704:	2001      	movs	r0, #1
 8008706:	4240      	negs	r0, r0
 8008708:	e7cd      	b.n	80086a6 <__sfvwrite_r+0x12>
 800870a:	9b01      	ldr	r3, [sp, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	9b01      	ldr	r3, [sp, #4]
 8008712:	685d      	ldr	r5, [r3, #4]
 8008714:	3308      	adds	r3, #8
 8008716:	9301      	str	r3, [sp, #4]
 8008718:	e7d6      	b.n	80086c8 <__sfvwrite_r+0x34>
 800871a:	2201      	movs	r2, #1
 800871c:	4013      	ands	r3, r2
 800871e:	d047      	beq.n	80087b0 <__sfvwrite_r+0x11c>
 8008720:	0028      	movs	r0, r5
 8008722:	9503      	str	r5, [sp, #12]
 8008724:	9500      	str	r5, [sp, #0]
 8008726:	9205      	str	r2, [sp, #20]
 8008728:	9b00      	ldr	r3, [sp, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d100      	bne.n	8008730 <__sfvwrite_r+0x9c>
 800872e:	e0e9      	b.n	8008904 <__sfvwrite_r+0x270>
 8008730:	2800      	cmp	r0, #0
 8008732:	d10b      	bne.n	800874c <__sfvwrite_r+0xb8>
 8008734:	001a      	movs	r2, r3
 8008736:	210a      	movs	r1, #10
 8008738:	9803      	ldr	r0, [sp, #12]
 800873a:	f000 fbff 	bl	8008f3c <memchr>
 800873e:	9b00      	ldr	r3, [sp, #0]
 8008740:	1c5d      	adds	r5, r3, #1
 8008742:	2800      	cmp	r0, #0
 8008744:	d002      	beq.n	800874c <__sfvwrite_r+0xb8>
 8008746:	9b03      	ldr	r3, [sp, #12]
 8008748:	3001      	adds	r0, #1
 800874a:	1ac5      	subs	r5, r0, r3
 800874c:	9b00      	ldr	r3, [sp, #0]
 800874e:	9504      	str	r5, [sp, #16]
 8008750:	429d      	cmp	r5, r3
 8008752:	d900      	bls.n	8008756 <__sfvwrite_r+0xc2>
 8008754:	9304      	str	r3, [sp, #16]
 8008756:	6820      	ldr	r0, [r4, #0]
 8008758:	6922      	ldr	r2, [r4, #16]
 800875a:	6963      	ldr	r3, [r4, #20]
 800875c:	4290      	cmp	r0, r2
 800875e:	d800      	bhi.n	8008762 <__sfvwrite_r+0xce>
 8008760:	e0db      	b.n	800891a <__sfvwrite_r+0x286>
 8008762:	68a2      	ldr	r2, [r4, #8]
 8008764:	189e      	adds	r6, r3, r2
 8008766:	9a04      	ldr	r2, [sp, #16]
 8008768:	42b2      	cmp	r2, r6
 800876a:	dc00      	bgt.n	800876e <__sfvwrite_r+0xda>
 800876c:	e0d5      	b.n	800891a <__sfvwrite_r+0x286>
 800876e:	9903      	ldr	r1, [sp, #12]
 8008770:	0032      	movs	r2, r6
 8008772:	f000 fbf7 	bl	8008f64 <memmove>
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	0021      	movs	r1, r4
 800877a:	199b      	adds	r3, r3, r6
 800877c:	6023      	str	r3, [r4, #0]
 800877e:	9802      	ldr	r0, [sp, #8]
 8008780:	f7ff fb0c 	bl	8007d9c <_fflush_r>
 8008784:	2800      	cmp	r0, #0
 8008786:	d141      	bne.n	800880c <__sfvwrite_r+0x178>
 8008788:	1bad      	subs	r5, r5, r6
 800878a:	9805      	ldr	r0, [sp, #20]
 800878c:	d105      	bne.n	800879a <__sfvwrite_r+0x106>
 800878e:	0021      	movs	r1, r4
 8008790:	9802      	ldr	r0, [sp, #8]
 8008792:	f7ff fb03 	bl	8007d9c <_fflush_r>
 8008796:	2800      	cmp	r0, #0
 8008798:	d138      	bne.n	800880c <__sfvwrite_r+0x178>
 800879a:	9b03      	ldr	r3, [sp, #12]
 800879c:	199b      	adds	r3, r3, r6
 800879e:	9303      	str	r3, [sp, #12]
 80087a0:	9b00      	ldr	r3, [sp, #0]
 80087a2:	1b9b      	subs	r3, r3, r6
 80087a4:	9300      	str	r3, [sp, #0]
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	1b9e      	subs	r6, r3, r6
 80087aa:	60be      	str	r6, [r7, #8]
 80087ac:	d1bc      	bne.n	8008728 <__sfvwrite_r+0x94>
 80087ae:	e779      	b.n	80086a4 <__sfvwrite_r+0x10>
 80087b0:	9303      	str	r3, [sp, #12]
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	9b00      	ldr	r3, [sp, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d02d      	beq.n	8008816 <__sfvwrite_r+0x182>
 80087ba:	2380      	movs	r3, #128	; 0x80
 80087bc:	89a2      	ldrh	r2, [r4, #12]
 80087be:	009b      	lsls	r3, r3, #2
 80087c0:	68a5      	ldr	r5, [r4, #8]
 80087c2:	421a      	tst	r2, r3
 80087c4:	d06d      	beq.n	80088a2 <__sfvwrite_r+0x20e>
 80087c6:	9b00      	ldr	r3, [sp, #0]
 80087c8:	42ab      	cmp	r3, r5
 80087ca:	d343      	bcc.n	8008854 <__sfvwrite_r+0x1c0>
 80087cc:	2390      	movs	r3, #144	; 0x90
 80087ce:	00db      	lsls	r3, r3, #3
 80087d0:	421a      	tst	r2, r3
 80087d2:	d03c      	beq.n	800884e <__sfvwrite_r+0x1ba>
 80087d4:	2603      	movs	r6, #3
 80087d6:	6921      	ldr	r1, [r4, #16]
 80087d8:	6823      	ldr	r3, [r4, #0]
 80087da:	9800      	ldr	r0, [sp, #0]
 80087dc:	1a5b      	subs	r3, r3, r1
 80087de:	9304      	str	r3, [sp, #16]
 80087e0:	6963      	ldr	r3, [r4, #20]
 80087e2:	435e      	muls	r6, r3
 80087e4:	0ff3      	lsrs	r3, r6, #31
 80087e6:	199e      	adds	r6, r3, r6
 80087e8:	9b04      	ldr	r3, [sp, #16]
 80087ea:	1076      	asrs	r6, r6, #1
 80087ec:	3301      	adds	r3, #1
 80087ee:	181b      	adds	r3, r3, r0
 80087f0:	42b3      	cmp	r3, r6
 80087f2:	d900      	bls.n	80087f6 <__sfvwrite_r+0x162>
 80087f4:	001e      	movs	r6, r3
 80087f6:	0553      	lsls	r3, r2, #21
 80087f8:	d544      	bpl.n	8008884 <__sfvwrite_r+0x1f0>
 80087fa:	0031      	movs	r1, r6
 80087fc:	9802      	ldr	r0, [sp, #8]
 80087fe:	f000 f999 	bl	8008b34 <_malloc_r>
 8008802:	1e05      	subs	r5, r0, #0
 8008804:	d111      	bne.n	800882a <__sfvwrite_r+0x196>
 8008806:	230c      	movs	r3, #12
 8008808:	9a02      	ldr	r2, [sp, #8]
 800880a:	6013      	str	r3, [r2, #0]
 800880c:	2340      	movs	r3, #64	; 0x40
 800880e:	89a2      	ldrh	r2, [r4, #12]
 8008810:	4313      	orrs	r3, r2
 8008812:	81a3      	strh	r3, [r4, #12]
 8008814:	e776      	b.n	8008704 <__sfvwrite_r+0x70>
 8008816:	9b01      	ldr	r3, [sp, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	9303      	str	r3, [sp, #12]
 800881c:	9b01      	ldr	r3, [sp, #4]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	9b01      	ldr	r3, [sp, #4]
 8008824:	3308      	adds	r3, #8
 8008826:	9301      	str	r3, [sp, #4]
 8008828:	e7c4      	b.n	80087b4 <__sfvwrite_r+0x120>
 800882a:	9a04      	ldr	r2, [sp, #16]
 800882c:	6921      	ldr	r1, [r4, #16]
 800882e:	f000 fb90 	bl	8008f52 <memcpy>
 8008832:	89a3      	ldrh	r3, [r4, #12]
 8008834:	4a46      	ldr	r2, [pc, #280]	; (8008950 <__sfvwrite_r+0x2bc>)
 8008836:	401a      	ands	r2, r3
 8008838:	2380      	movs	r3, #128	; 0x80
 800883a:	4313      	orrs	r3, r2
 800883c:	81a3      	strh	r3, [r4, #12]
 800883e:	9b04      	ldr	r3, [sp, #16]
 8008840:	6125      	str	r5, [r4, #16]
 8008842:	18ed      	adds	r5, r5, r3
 8008844:	6025      	str	r5, [r4, #0]
 8008846:	6166      	str	r6, [r4, #20]
 8008848:	9d00      	ldr	r5, [sp, #0]
 800884a:	1af6      	subs	r6, r6, r3
 800884c:	60a6      	str	r6, [r4, #8]
 800884e:	9b00      	ldr	r3, [sp, #0]
 8008850:	42ab      	cmp	r3, r5
 8008852:	d200      	bcs.n	8008856 <__sfvwrite_r+0x1c2>
 8008854:	9d00      	ldr	r5, [sp, #0]
 8008856:	002a      	movs	r2, r5
 8008858:	9903      	ldr	r1, [sp, #12]
 800885a:	6820      	ldr	r0, [r4, #0]
 800885c:	f000 fb82 	bl	8008f64 <memmove>
 8008860:	68a3      	ldr	r3, [r4, #8]
 8008862:	1b5b      	subs	r3, r3, r5
 8008864:	60a3      	str	r3, [r4, #8]
 8008866:	6823      	ldr	r3, [r4, #0]
 8008868:	195d      	adds	r5, r3, r5
 800886a:	6025      	str	r5, [r4, #0]
 800886c:	9d00      	ldr	r5, [sp, #0]
 800886e:	9b03      	ldr	r3, [sp, #12]
 8008870:	195b      	adds	r3, r3, r5
 8008872:	9303      	str	r3, [sp, #12]
 8008874:	9b00      	ldr	r3, [sp, #0]
 8008876:	1b5b      	subs	r3, r3, r5
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	1b5d      	subs	r5, r3, r5
 800887e:	60bd      	str	r5, [r7, #8]
 8008880:	d198      	bne.n	80087b4 <__sfvwrite_r+0x120>
 8008882:	e70f      	b.n	80086a4 <__sfvwrite_r+0x10>
 8008884:	0032      	movs	r2, r6
 8008886:	9802      	ldr	r0, [sp, #8]
 8008888:	f000 fb9a 	bl	8008fc0 <_realloc_r>
 800888c:	1e05      	subs	r5, r0, #0
 800888e:	d1d6      	bne.n	800883e <__sfvwrite_r+0x1aa>
 8008890:	6921      	ldr	r1, [r4, #16]
 8008892:	9802      	ldr	r0, [sp, #8]
 8008894:	f7ff fcb6 	bl	8008204 <_free_r>
 8008898:	2280      	movs	r2, #128	; 0x80
 800889a:	89a3      	ldrh	r3, [r4, #12]
 800889c:	4393      	bics	r3, r2
 800889e:	81a3      	strh	r3, [r4, #12]
 80088a0:	e7b1      	b.n	8008806 <__sfvwrite_r+0x172>
 80088a2:	6820      	ldr	r0, [r4, #0]
 80088a4:	6923      	ldr	r3, [r4, #16]
 80088a6:	4298      	cmp	r0, r3
 80088a8:	d803      	bhi.n	80088b2 <__sfvwrite_r+0x21e>
 80088aa:	6966      	ldr	r6, [r4, #20]
 80088ac:	9b00      	ldr	r3, [sp, #0]
 80088ae:	42b3      	cmp	r3, r6
 80088b0:	d216      	bcs.n	80088e0 <__sfvwrite_r+0x24c>
 80088b2:	9b00      	ldr	r3, [sp, #0]
 80088b4:	429d      	cmp	r5, r3
 80088b6:	d900      	bls.n	80088ba <__sfvwrite_r+0x226>
 80088b8:	001d      	movs	r5, r3
 80088ba:	002a      	movs	r2, r5
 80088bc:	9903      	ldr	r1, [sp, #12]
 80088be:	f000 fb51 	bl	8008f64 <memmove>
 80088c2:	68a3      	ldr	r3, [r4, #8]
 80088c4:	6822      	ldr	r2, [r4, #0]
 80088c6:	1b5b      	subs	r3, r3, r5
 80088c8:	1952      	adds	r2, r2, r5
 80088ca:	60a3      	str	r3, [r4, #8]
 80088cc:	6022      	str	r2, [r4, #0]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d1cd      	bne.n	800886e <__sfvwrite_r+0x1da>
 80088d2:	0021      	movs	r1, r4
 80088d4:	9802      	ldr	r0, [sp, #8]
 80088d6:	f7ff fa61 	bl	8007d9c <_fflush_r>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d0c7      	beq.n	800886e <__sfvwrite_r+0x1da>
 80088de:	e795      	b.n	800880c <__sfvwrite_r+0x178>
 80088e0:	9800      	ldr	r0, [sp, #0]
 80088e2:	4b1c      	ldr	r3, [pc, #112]	; (8008954 <__sfvwrite_r+0x2c0>)
 80088e4:	4298      	cmp	r0, r3
 80088e6:	d900      	bls.n	80088ea <__sfvwrite_r+0x256>
 80088e8:	0018      	movs	r0, r3
 80088ea:	0031      	movs	r1, r6
 80088ec:	f7f7 fcbc 	bl	8000268 <__divsi3>
 80088f0:	0033      	movs	r3, r6
 80088f2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80088f4:	4343      	muls	r3, r0
 80088f6:	9a03      	ldr	r2, [sp, #12]
 80088f8:	6a21      	ldr	r1, [r4, #32]
 80088fa:	9802      	ldr	r0, [sp, #8]
 80088fc:	47a8      	blx	r5
 80088fe:	1e05      	subs	r5, r0, #0
 8008900:	dcb5      	bgt.n	800886e <__sfvwrite_r+0x1da>
 8008902:	e783      	b.n	800880c <__sfvwrite_r+0x178>
 8008904:	9b01      	ldr	r3, [sp, #4]
 8008906:	2000      	movs	r0, #0
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	9303      	str	r3, [sp, #12]
 800890c:	9b01      	ldr	r3, [sp, #4]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	9300      	str	r3, [sp, #0]
 8008912:	9b01      	ldr	r3, [sp, #4]
 8008914:	3308      	adds	r3, #8
 8008916:	9301      	str	r3, [sp, #4]
 8008918:	e706      	b.n	8008728 <__sfvwrite_r+0x94>
 800891a:	9a04      	ldr	r2, [sp, #16]
 800891c:	429a      	cmp	r2, r3
 800891e:	db08      	blt.n	8008932 <__sfvwrite_r+0x29e>
 8008920:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008922:	9a03      	ldr	r2, [sp, #12]
 8008924:	6a21      	ldr	r1, [r4, #32]
 8008926:	9802      	ldr	r0, [sp, #8]
 8008928:	47b0      	blx	r6
 800892a:	1e06      	subs	r6, r0, #0
 800892c:	dd00      	ble.n	8008930 <__sfvwrite_r+0x29c>
 800892e:	e72b      	b.n	8008788 <__sfvwrite_r+0xf4>
 8008930:	e76c      	b.n	800880c <__sfvwrite_r+0x178>
 8008932:	9a04      	ldr	r2, [sp, #16]
 8008934:	9903      	ldr	r1, [sp, #12]
 8008936:	f000 fb15 	bl	8008f64 <memmove>
 800893a:	9a04      	ldr	r2, [sp, #16]
 800893c:	68a3      	ldr	r3, [r4, #8]
 800893e:	0016      	movs	r6, r2
 8008940:	1a9b      	subs	r3, r3, r2
 8008942:	60a3      	str	r3, [r4, #8]
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	189b      	adds	r3, r3, r2
 8008948:	6023      	str	r3, [r4, #0]
 800894a:	e71d      	b.n	8008788 <__sfvwrite_r+0xf4>
 800894c:	7ffffc00 	.word	0x7ffffc00
 8008950:	fffffb7f 	.word	0xfffffb7f
 8008954:	7fffffff 	.word	0x7fffffff

08008958 <_fwalk>:
 8008958:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800895a:	30d8      	adds	r0, #216	; 0xd8
 800895c:	0004      	movs	r4, r0
 800895e:	2600      	movs	r6, #0
 8008960:	9101      	str	r1, [sp, #4]
 8008962:	2c00      	cmp	r4, #0
 8008964:	d101      	bne.n	800896a <_fwalk+0x12>
 8008966:	0030      	movs	r0, r6
 8008968:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800896a:	68a5      	ldr	r5, [r4, #8]
 800896c:	6867      	ldr	r7, [r4, #4]
 800896e:	3f01      	subs	r7, #1
 8008970:	d501      	bpl.n	8008976 <_fwalk+0x1e>
 8008972:	6824      	ldr	r4, [r4, #0]
 8008974:	e7f5      	b.n	8008962 <_fwalk+0xa>
 8008976:	89ab      	ldrh	r3, [r5, #12]
 8008978:	2b01      	cmp	r3, #1
 800897a:	d907      	bls.n	800898c <_fwalk+0x34>
 800897c:	220e      	movs	r2, #14
 800897e:	5eab      	ldrsh	r3, [r5, r2]
 8008980:	3301      	adds	r3, #1
 8008982:	d003      	beq.n	800898c <_fwalk+0x34>
 8008984:	0028      	movs	r0, r5
 8008986:	9b01      	ldr	r3, [sp, #4]
 8008988:	4798      	blx	r3
 800898a:	4306      	orrs	r6, r0
 800898c:	3568      	adds	r5, #104	; 0x68
 800898e:	e7ee      	b.n	800896e <_fwalk+0x16>

08008990 <_fwalk_reent>:
 8008990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008992:	0004      	movs	r4, r0
 8008994:	0007      	movs	r7, r0
 8008996:	2600      	movs	r6, #0
 8008998:	9101      	str	r1, [sp, #4]
 800899a:	34d8      	adds	r4, #216	; 0xd8
 800899c:	2c00      	cmp	r4, #0
 800899e:	d101      	bne.n	80089a4 <_fwalk_reent+0x14>
 80089a0:	0030      	movs	r0, r6
 80089a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80089a4:	6863      	ldr	r3, [r4, #4]
 80089a6:	68a5      	ldr	r5, [r4, #8]
 80089a8:	9300      	str	r3, [sp, #0]
 80089aa:	9b00      	ldr	r3, [sp, #0]
 80089ac:	3b01      	subs	r3, #1
 80089ae:	9300      	str	r3, [sp, #0]
 80089b0:	d501      	bpl.n	80089b6 <_fwalk_reent+0x26>
 80089b2:	6824      	ldr	r4, [r4, #0]
 80089b4:	e7f2      	b.n	800899c <_fwalk_reent+0xc>
 80089b6:	89ab      	ldrh	r3, [r5, #12]
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d908      	bls.n	80089ce <_fwalk_reent+0x3e>
 80089bc:	220e      	movs	r2, #14
 80089be:	5eab      	ldrsh	r3, [r5, r2]
 80089c0:	3301      	adds	r3, #1
 80089c2:	d004      	beq.n	80089ce <_fwalk_reent+0x3e>
 80089c4:	0029      	movs	r1, r5
 80089c6:	0038      	movs	r0, r7
 80089c8:	9b01      	ldr	r3, [sp, #4]
 80089ca:	4798      	blx	r3
 80089cc:	4306      	orrs	r6, r0
 80089ce:	3568      	adds	r5, #104	; 0x68
 80089d0:	e7eb      	b.n	80089aa <_fwalk_reent+0x1a>
	...

080089d4 <__libc_init_array>:
 80089d4:	b570      	push	{r4, r5, r6, lr}
 80089d6:	2600      	movs	r6, #0
 80089d8:	4d0c      	ldr	r5, [pc, #48]	; (8008a0c <__libc_init_array+0x38>)
 80089da:	4c0d      	ldr	r4, [pc, #52]	; (8008a10 <__libc_init_array+0x3c>)
 80089dc:	1b64      	subs	r4, r4, r5
 80089de:	10a4      	asrs	r4, r4, #2
 80089e0:	42a6      	cmp	r6, r4
 80089e2:	d109      	bne.n	80089f8 <__libc_init_array+0x24>
 80089e4:	2600      	movs	r6, #0
 80089e6:	f003 fc71 	bl	800c2cc <_init>
 80089ea:	4d0a      	ldr	r5, [pc, #40]	; (8008a14 <__libc_init_array+0x40>)
 80089ec:	4c0a      	ldr	r4, [pc, #40]	; (8008a18 <__libc_init_array+0x44>)
 80089ee:	1b64      	subs	r4, r4, r5
 80089f0:	10a4      	asrs	r4, r4, #2
 80089f2:	42a6      	cmp	r6, r4
 80089f4:	d105      	bne.n	8008a02 <__libc_init_array+0x2e>
 80089f6:	bd70      	pop	{r4, r5, r6, pc}
 80089f8:	00b3      	lsls	r3, r6, #2
 80089fa:	58eb      	ldr	r3, [r5, r3]
 80089fc:	4798      	blx	r3
 80089fe:	3601      	adds	r6, #1
 8008a00:	e7ee      	b.n	80089e0 <__libc_init_array+0xc>
 8008a02:	00b3      	lsls	r3, r6, #2
 8008a04:	58eb      	ldr	r3, [r5, r3]
 8008a06:	4798      	blx	r3
 8008a08:	3601      	adds	r6, #1
 8008a0a:	e7f2      	b.n	80089f2 <__libc_init_array+0x1e>
 8008a0c:	20000844 	.word	0x20000844
 8008a10:	20000844 	.word	0x20000844
 8008a14:	20000844 	.word	0x20000844
 8008a18:	20000850 	.word	0x20000850

08008a1c <__retarget_lock_init_recursive>:
 8008a1c:	4770      	bx	lr

08008a1e <__retarget_lock_close_recursive>:
 8008a1e:	4770      	bx	lr

08008a20 <__retarget_lock_acquire_recursive>:
 8008a20:	4770      	bx	lr

08008a22 <__retarget_lock_release_recursive>:
 8008a22:	4770      	bx	lr

08008a24 <__swhatbuf_r>:
 8008a24:	b570      	push	{r4, r5, r6, lr}
 8008a26:	000e      	movs	r6, r1
 8008a28:	001d      	movs	r5, r3
 8008a2a:	230e      	movs	r3, #14
 8008a2c:	5ec9      	ldrsh	r1, [r1, r3]
 8008a2e:	b090      	sub	sp, #64	; 0x40
 8008a30:	0014      	movs	r4, r2
 8008a32:	2900      	cmp	r1, #0
 8008a34:	da0a      	bge.n	8008a4c <__swhatbuf_r+0x28>
 8008a36:	2300      	movs	r3, #0
 8008a38:	2280      	movs	r2, #128	; 0x80
 8008a3a:	602b      	str	r3, [r5, #0]
 8008a3c:	89b0      	ldrh	r0, [r6, #12]
 8008a3e:	4010      	ands	r0, r2
 8008a40:	4298      	cmp	r0, r3
 8008a42:	d117      	bne.n	8008a74 <__swhatbuf_r+0x50>
 8008a44:	2380      	movs	r3, #128	; 0x80
 8008a46:	00db      	lsls	r3, r3, #3
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	e016      	b.n	8008a7a <__swhatbuf_r+0x56>
 8008a4c:	aa01      	add	r2, sp, #4
 8008a4e:	f7ff fe0f 	bl	8008670 <_fstat_r>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	dbef      	blt.n	8008a36 <__swhatbuf_r+0x12>
 8008a56:	22f0      	movs	r2, #240	; 0xf0
 8008a58:	9b02      	ldr	r3, [sp, #8]
 8008a5a:	0212      	lsls	r2, r2, #8
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	4a08      	ldr	r2, [pc, #32]	; (8008a80 <__swhatbuf_r+0x5c>)
 8008a60:	2080      	movs	r0, #128	; 0x80
 8008a62:	189b      	adds	r3, r3, r2
 8008a64:	425a      	negs	r2, r3
 8008a66:	4153      	adcs	r3, r2
 8008a68:	602b      	str	r3, [r5, #0]
 8008a6a:	2380      	movs	r3, #128	; 0x80
 8008a6c:	00db      	lsls	r3, r3, #3
 8008a6e:	6023      	str	r3, [r4, #0]
 8008a70:	0100      	lsls	r0, r0, #4
 8008a72:	e002      	b.n	8008a7a <__swhatbuf_r+0x56>
 8008a74:	2240      	movs	r2, #64	; 0x40
 8008a76:	0018      	movs	r0, r3
 8008a78:	6022      	str	r2, [r4, #0]
 8008a7a:	b010      	add	sp, #64	; 0x40
 8008a7c:	bd70      	pop	{r4, r5, r6, pc}
 8008a7e:	46c0      	nop			; (mov r8, r8)
 8008a80:	ffffe000 	.word	0xffffe000

08008a84 <__smakebuf_r>:
 8008a84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a86:	2602      	movs	r6, #2
 8008a88:	898b      	ldrh	r3, [r1, #12]
 8008a8a:	0005      	movs	r5, r0
 8008a8c:	000c      	movs	r4, r1
 8008a8e:	4233      	tst	r3, r6
 8008a90:	d006      	beq.n	8008aa0 <__smakebuf_r+0x1c>
 8008a92:	0023      	movs	r3, r4
 8008a94:	3347      	adds	r3, #71	; 0x47
 8008a96:	6023      	str	r3, [r4, #0]
 8008a98:	6123      	str	r3, [r4, #16]
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	6163      	str	r3, [r4, #20]
 8008a9e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008aa0:	ab01      	add	r3, sp, #4
 8008aa2:	466a      	mov	r2, sp
 8008aa4:	f7ff ffbe 	bl	8008a24 <__swhatbuf_r>
 8008aa8:	9900      	ldr	r1, [sp, #0]
 8008aaa:	0007      	movs	r7, r0
 8008aac:	0028      	movs	r0, r5
 8008aae:	f000 f841 	bl	8008b34 <_malloc_r>
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	d108      	bne.n	8008ac8 <__smakebuf_r+0x44>
 8008ab6:	220c      	movs	r2, #12
 8008ab8:	5ea3      	ldrsh	r3, [r4, r2]
 8008aba:	059a      	lsls	r2, r3, #22
 8008abc:	d4ef      	bmi.n	8008a9e <__smakebuf_r+0x1a>
 8008abe:	2203      	movs	r2, #3
 8008ac0:	4393      	bics	r3, r2
 8008ac2:	431e      	orrs	r6, r3
 8008ac4:	81a6      	strh	r6, [r4, #12]
 8008ac6:	e7e4      	b.n	8008a92 <__smakebuf_r+0xe>
 8008ac8:	4b0f      	ldr	r3, [pc, #60]	; (8008b08 <__smakebuf_r+0x84>)
 8008aca:	62ab      	str	r3, [r5, #40]	; 0x28
 8008acc:	2380      	movs	r3, #128	; 0x80
 8008ace:	89a2      	ldrh	r2, [r4, #12]
 8008ad0:	6020      	str	r0, [r4, #0]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	81a3      	strh	r3, [r4, #12]
 8008ad6:	9b00      	ldr	r3, [sp, #0]
 8008ad8:	6120      	str	r0, [r4, #16]
 8008ada:	6163      	str	r3, [r4, #20]
 8008adc:	9b01      	ldr	r3, [sp, #4]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d00d      	beq.n	8008afe <__smakebuf_r+0x7a>
 8008ae2:	230e      	movs	r3, #14
 8008ae4:	5ee1      	ldrsh	r1, [r4, r3]
 8008ae6:	0028      	movs	r0, r5
 8008ae8:	f002 ffaa 	bl	800ba40 <_isatty_r>
 8008aec:	2800      	cmp	r0, #0
 8008aee:	d006      	beq.n	8008afe <__smakebuf_r+0x7a>
 8008af0:	2203      	movs	r2, #3
 8008af2:	89a3      	ldrh	r3, [r4, #12]
 8008af4:	4393      	bics	r3, r2
 8008af6:	001a      	movs	r2, r3
 8008af8:	2301      	movs	r3, #1
 8008afa:	4313      	orrs	r3, r2
 8008afc:	81a3      	strh	r3, [r4, #12]
 8008afe:	89a0      	ldrh	r0, [r4, #12]
 8008b00:	4338      	orrs	r0, r7
 8008b02:	81a0      	strh	r0, [r4, #12]
 8008b04:	e7cb      	b.n	8008a9e <__smakebuf_r+0x1a>
 8008b06:	46c0      	nop			; (mov r8, r8)
 8008b08:	08007edd 	.word	0x08007edd

08008b0c <malloc>:
 8008b0c:	b510      	push	{r4, lr}
 8008b0e:	4b03      	ldr	r3, [pc, #12]	; (8008b1c <malloc+0x10>)
 8008b10:	0001      	movs	r1, r0
 8008b12:	6818      	ldr	r0, [r3, #0]
 8008b14:	f000 f80e 	bl	8008b34 <_malloc_r>
 8008b18:	bd10      	pop	{r4, pc}
 8008b1a:	46c0      	nop			; (mov r8, r8)
 8008b1c:	200001d0 	.word	0x200001d0

08008b20 <free>:
 8008b20:	b510      	push	{r4, lr}
 8008b22:	4b03      	ldr	r3, [pc, #12]	; (8008b30 <free+0x10>)
 8008b24:	0001      	movs	r1, r0
 8008b26:	6818      	ldr	r0, [r3, #0]
 8008b28:	f7ff fb6c 	bl	8008204 <_free_r>
 8008b2c:	bd10      	pop	{r4, pc}
 8008b2e:	46c0      	nop			; (mov r8, r8)
 8008b30:	200001d0 	.word	0x200001d0

08008b34 <_malloc_r>:
 8008b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b36:	000d      	movs	r5, r1
 8008b38:	b085      	sub	sp, #20
 8008b3a:	350b      	adds	r5, #11
 8008b3c:	9001      	str	r0, [sp, #4]
 8008b3e:	2d16      	cmp	r5, #22
 8008b40:	d908      	bls.n	8008b54 <_malloc_r+0x20>
 8008b42:	2307      	movs	r3, #7
 8008b44:	439d      	bics	r5, r3
 8008b46:	d506      	bpl.n	8008b56 <_malloc_r+0x22>
 8008b48:	230c      	movs	r3, #12
 8008b4a:	9a01      	ldr	r2, [sp, #4]
 8008b4c:	6013      	str	r3, [r2, #0]
 8008b4e:	2000      	movs	r0, #0
 8008b50:	b005      	add	sp, #20
 8008b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b54:	2510      	movs	r5, #16
 8008b56:	428d      	cmp	r5, r1
 8008b58:	d3f6      	bcc.n	8008b48 <_malloc_r+0x14>
 8008b5a:	9801      	ldr	r0, [sp, #4]
 8008b5c:	f7fc fc7e 	bl	800545c <__malloc_lock>
 8008b60:	23f8      	movs	r3, #248	; 0xf8
 8008b62:	33ff      	adds	r3, #255	; 0xff
 8008b64:	48ba      	ldr	r0, [pc, #744]	; (8008e50 <_malloc_r+0x31c>)
 8008b66:	429d      	cmp	r5, r3
 8008b68:	d81f      	bhi.n	8008baa <_malloc_r+0x76>
 8008b6a:	002a      	movs	r2, r5
 8008b6c:	3208      	adds	r2, #8
 8008b6e:	1882      	adds	r2, r0, r2
 8008b70:	0011      	movs	r1, r2
 8008b72:	6854      	ldr	r4, [r2, #4]
 8008b74:	3908      	subs	r1, #8
 8008b76:	08eb      	lsrs	r3, r5, #3
 8008b78:	428c      	cmp	r4, r1
 8008b7a:	d103      	bne.n	8008b84 <_malloc_r+0x50>
 8008b7c:	68d4      	ldr	r4, [r2, #12]
 8008b7e:	3302      	adds	r3, #2
 8008b80:	42a2      	cmp	r2, r4
 8008b82:	d029      	beq.n	8008bd8 <_malloc_r+0xa4>
 8008b84:	2303      	movs	r3, #3
 8008b86:	6862      	ldr	r2, [r4, #4]
 8008b88:	68a1      	ldr	r1, [r4, #8]
 8008b8a:	439a      	bics	r2, r3
 8008b8c:	0013      	movs	r3, r2
 8008b8e:	68e2      	ldr	r2, [r4, #12]
 8008b90:	18e3      	adds	r3, r4, r3
 8008b92:	60ca      	str	r2, [r1, #12]
 8008b94:	6091      	str	r1, [r2, #8]
 8008b96:	2201      	movs	r2, #1
 8008b98:	6859      	ldr	r1, [r3, #4]
 8008b9a:	430a      	orrs	r2, r1
 8008b9c:	605a      	str	r2, [r3, #4]
 8008b9e:	9801      	ldr	r0, [sp, #4]
 8008ba0:	f7fc fc60 	bl	8005464 <__malloc_unlock>
 8008ba4:	0020      	movs	r0, r4
 8008ba6:	3008      	adds	r0, #8
 8008ba8:	e7d2      	b.n	8008b50 <_malloc_r+0x1c>
 8008baa:	0a6a      	lsrs	r2, r5, #9
 8008bac:	233f      	movs	r3, #63	; 0x3f
 8008bae:	2a00      	cmp	r2, #0
 8008bb0:	d003      	beq.n	8008bba <_malloc_r+0x86>
 8008bb2:	2a04      	cmp	r2, #4
 8008bb4:	d828      	bhi.n	8008c08 <_malloc_r+0xd4>
 8008bb6:	09ab      	lsrs	r3, r5, #6
 8008bb8:	3338      	adds	r3, #56	; 0x38
 8008bba:	2203      	movs	r2, #3
 8008bbc:	4694      	mov	ip, r2
 8008bbe:	00d9      	lsls	r1, r3, #3
 8008bc0:	1809      	adds	r1, r1, r0
 8008bc2:	68cc      	ldr	r4, [r1, #12]
 8008bc4:	428c      	cmp	r4, r1
 8008bc6:	d006      	beq.n	8008bd6 <_malloc_r+0xa2>
 8008bc8:	4666      	mov	r6, ip
 8008bca:	6862      	ldr	r2, [r4, #4]
 8008bcc:	43b2      	bics	r2, r6
 8008bce:	1b57      	subs	r7, r2, r5
 8008bd0:	2f0f      	cmp	r7, #15
 8008bd2:	dd31      	ble.n	8008c38 <_malloc_r+0x104>
 8008bd4:	3b01      	subs	r3, #1
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	0001      	movs	r1, r0
 8008bda:	6904      	ldr	r4, [r0, #16]
 8008bdc:	3108      	adds	r1, #8
 8008bde:	428c      	cmp	r4, r1
 8008be0:	d04e      	beq.n	8008c80 <_malloc_r+0x14c>
 8008be2:	2203      	movs	r2, #3
 8008be4:	6866      	ldr	r6, [r4, #4]
 8008be6:	4396      	bics	r6, r2
 8008be8:	0032      	movs	r2, r6
 8008bea:	1b76      	subs	r6, r6, r5
 8008bec:	2e0f      	cmp	r6, #15
 8008bee:	dd31      	ble.n	8008c54 <_malloc_r+0x120>
 8008bf0:	2701      	movs	r7, #1
 8008bf2:	1963      	adds	r3, r4, r5
 8008bf4:	433d      	orrs	r5, r7
 8008bf6:	4337      	orrs	r7, r6
 8008bf8:	6065      	str	r5, [r4, #4]
 8008bfa:	6143      	str	r3, [r0, #20]
 8008bfc:	6103      	str	r3, [r0, #16]
 8008bfe:	60d9      	str	r1, [r3, #12]
 8008c00:	6099      	str	r1, [r3, #8]
 8008c02:	605f      	str	r7, [r3, #4]
 8008c04:	50a6      	str	r6, [r4, r2]
 8008c06:	e7ca      	b.n	8008b9e <_malloc_r+0x6a>
 8008c08:	2a14      	cmp	r2, #20
 8008c0a:	d802      	bhi.n	8008c12 <_malloc_r+0xde>
 8008c0c:	0013      	movs	r3, r2
 8008c0e:	335b      	adds	r3, #91	; 0x5b
 8008c10:	e7d3      	b.n	8008bba <_malloc_r+0x86>
 8008c12:	2a54      	cmp	r2, #84	; 0x54
 8008c14:	d802      	bhi.n	8008c1c <_malloc_r+0xe8>
 8008c16:	0b2b      	lsrs	r3, r5, #12
 8008c18:	336e      	adds	r3, #110	; 0x6e
 8008c1a:	e7ce      	b.n	8008bba <_malloc_r+0x86>
 8008c1c:	23aa      	movs	r3, #170	; 0xaa
 8008c1e:	005b      	lsls	r3, r3, #1
 8008c20:	429a      	cmp	r2, r3
 8008c22:	d802      	bhi.n	8008c2a <_malloc_r+0xf6>
 8008c24:	0beb      	lsrs	r3, r5, #15
 8008c26:	3377      	adds	r3, #119	; 0x77
 8008c28:	e7c7      	b.n	8008bba <_malloc_r+0x86>
 8008c2a:	498a      	ldr	r1, [pc, #552]	; (8008e54 <_malloc_r+0x320>)
 8008c2c:	237e      	movs	r3, #126	; 0x7e
 8008c2e:	428a      	cmp	r2, r1
 8008c30:	d8c3      	bhi.n	8008bba <_malloc_r+0x86>
 8008c32:	0cab      	lsrs	r3, r5, #18
 8008c34:	337c      	adds	r3, #124	; 0x7c
 8008c36:	e7c0      	b.n	8008bba <_malloc_r+0x86>
 8008c38:	68e6      	ldr	r6, [r4, #12]
 8008c3a:	2f00      	cmp	r7, #0
 8008c3c:	db08      	blt.n	8008c50 <_malloc_r+0x11c>
 8008c3e:	68a3      	ldr	r3, [r4, #8]
 8008c40:	60de      	str	r6, [r3, #12]
 8008c42:	60b3      	str	r3, [r6, #8]
 8008c44:	2301      	movs	r3, #1
 8008c46:	18a2      	adds	r2, r4, r2
 8008c48:	6851      	ldr	r1, [r2, #4]
 8008c4a:	430b      	orrs	r3, r1
 8008c4c:	6053      	str	r3, [r2, #4]
 8008c4e:	e7a6      	b.n	8008b9e <_malloc_r+0x6a>
 8008c50:	0034      	movs	r4, r6
 8008c52:	e7b7      	b.n	8008bc4 <_malloc_r+0x90>
 8008c54:	6141      	str	r1, [r0, #20]
 8008c56:	6101      	str	r1, [r0, #16]
 8008c58:	2e00      	cmp	r6, #0
 8008c5a:	daf3      	bge.n	8008c44 <_malloc_r+0x110>
 8008c5c:	497e      	ldr	r1, [pc, #504]	; (8008e58 <_malloc_r+0x324>)
 8008c5e:	428a      	cmp	r2, r1
 8008c60:	d842      	bhi.n	8008ce8 <_malloc_r+0x1b4>
 8008c62:	08d2      	lsrs	r2, r2, #3
 8008c64:	39ff      	subs	r1, #255	; 0xff
 8008c66:	1096      	asrs	r6, r2, #2
 8008c68:	39ff      	subs	r1, #255	; 0xff
 8008c6a:	40b1      	lsls	r1, r6
 8008c6c:	6846      	ldr	r6, [r0, #4]
 8008c6e:	00d2      	lsls	r2, r2, #3
 8008c70:	4331      	orrs	r1, r6
 8008c72:	6041      	str	r1, [r0, #4]
 8008c74:	1810      	adds	r0, r2, r0
 8008c76:	6882      	ldr	r2, [r0, #8]
 8008c78:	60e0      	str	r0, [r4, #12]
 8008c7a:	60a2      	str	r2, [r4, #8]
 8008c7c:	6084      	str	r4, [r0, #8]
 8008c7e:	60d4      	str	r4, [r2, #12]
 8008c80:	2201      	movs	r2, #1
 8008c82:	1099      	asrs	r1, r3, #2
 8008c84:	408a      	lsls	r2, r1
 8008c86:	4972      	ldr	r1, [pc, #456]	; (8008e50 <_malloc_r+0x31c>)
 8008c88:	6848      	ldr	r0, [r1, #4]
 8008c8a:	4282      	cmp	r2, r0
 8008c8c:	d900      	bls.n	8008c90 <_malloc_r+0x15c>
 8008c8e:	e097      	b.n	8008dc0 <_malloc_r+0x28c>
 8008c90:	4210      	tst	r0, r2
 8008c92:	d105      	bne.n	8008ca0 <_malloc_r+0x16c>
 8008c94:	2403      	movs	r4, #3
 8008c96:	43a3      	bics	r3, r4
 8008c98:	0052      	lsls	r2, r2, #1
 8008c9a:	3304      	adds	r3, #4
 8008c9c:	4210      	tst	r0, r2
 8008c9e:	d0fb      	beq.n	8008c98 <_malloc_r+0x164>
 8008ca0:	469c      	mov	ip, r3
 8008ca2:	00d8      	lsls	r0, r3, #3
 8008ca4:	1808      	adds	r0, r1, r0
 8008ca6:	9002      	str	r0, [sp, #8]
 8008ca8:	9c02      	ldr	r4, [sp, #8]
 8008caa:	68e4      	ldr	r4, [r4, #12]
 8008cac:	9e02      	ldr	r6, [sp, #8]
 8008cae:	42b4      	cmp	r4, r6
 8008cb0:	d158      	bne.n	8008d64 <_malloc_r+0x230>
 8008cb2:	0034      	movs	r4, r6
 8008cb4:	3408      	adds	r4, #8
 8008cb6:	9402      	str	r4, [sp, #8]
 8008cb8:	2401      	movs	r4, #1
 8008cba:	44a4      	add	ip, r4
 8008cbc:	4664      	mov	r4, ip
 8008cbe:	2603      	movs	r6, #3
 8008cc0:	4234      	tst	r4, r6
 8008cc2:	d1f1      	bne.n	8008ca8 <_malloc_r+0x174>
 8008cc4:	2403      	movs	r4, #3
 8008cc6:	4223      	tst	r3, r4
 8008cc8:	d174      	bne.n	8008db4 <_malloc_r+0x280>
 8008cca:	684b      	ldr	r3, [r1, #4]
 8008ccc:	4393      	bics	r3, r2
 8008cce:	604b      	str	r3, [r1, #4]
 8008cd0:	6848      	ldr	r0, [r1, #4]
 8008cd2:	0052      	lsls	r2, r2, #1
 8008cd4:	4282      	cmp	r2, r0
 8008cd6:	d873      	bhi.n	8008dc0 <_malloc_r+0x28c>
 8008cd8:	2a00      	cmp	r2, #0
 8008cda:	d071      	beq.n	8008dc0 <_malloc_r+0x28c>
 8008cdc:	4663      	mov	r3, ip
 8008cde:	4210      	tst	r0, r2
 8008ce0:	d1de      	bne.n	8008ca0 <_malloc_r+0x16c>
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	0052      	lsls	r2, r2, #1
 8008ce6:	e7fa      	b.n	8008cde <_malloc_r+0x1aa>
 8008ce8:	0a56      	lsrs	r6, r2, #9
 8008cea:	2e04      	cmp	r6, #4
 8008cec:	d816      	bhi.n	8008d1c <_malloc_r+0x1e8>
 8008cee:	0991      	lsrs	r1, r2, #6
 8008cf0:	3138      	adds	r1, #56	; 0x38
 8008cf2:	00cf      	lsls	r7, r1, #3
 8008cf4:	183e      	adds	r6, r7, r0
 8008cf6:	2703      	movs	r7, #3
 8008cf8:	9602      	str	r6, [sp, #8]
 8008cfa:	46bc      	mov	ip, r7
 8008cfc:	68b6      	ldr	r6, [r6, #8]
 8008cfe:	9f02      	ldr	r7, [sp, #8]
 8008d00:	42b7      	cmp	r7, r6
 8008d02:	d127      	bne.n	8008d54 <_malloc_r+0x220>
 8008d04:	2201      	movs	r2, #1
 8008d06:	1089      	asrs	r1, r1, #2
 8008d08:	408a      	lsls	r2, r1
 8008d0a:	6841      	ldr	r1, [r0, #4]
 8008d0c:	430a      	orrs	r2, r1
 8008d0e:	6042      	str	r2, [r0, #4]
 8008d10:	9a02      	ldr	r2, [sp, #8]
 8008d12:	60a6      	str	r6, [r4, #8]
 8008d14:	60e2      	str	r2, [r4, #12]
 8008d16:	6094      	str	r4, [r2, #8]
 8008d18:	60f4      	str	r4, [r6, #12]
 8008d1a:	e7b1      	b.n	8008c80 <_malloc_r+0x14c>
 8008d1c:	2e14      	cmp	r6, #20
 8008d1e:	d802      	bhi.n	8008d26 <_malloc_r+0x1f2>
 8008d20:	0031      	movs	r1, r6
 8008d22:	315b      	adds	r1, #91	; 0x5b
 8008d24:	e7e5      	b.n	8008cf2 <_malloc_r+0x1be>
 8008d26:	2e54      	cmp	r6, #84	; 0x54
 8008d28:	d802      	bhi.n	8008d30 <_malloc_r+0x1fc>
 8008d2a:	0b11      	lsrs	r1, r2, #12
 8008d2c:	316e      	adds	r1, #110	; 0x6e
 8008d2e:	e7e0      	b.n	8008cf2 <_malloc_r+0x1be>
 8008d30:	21aa      	movs	r1, #170	; 0xaa
 8008d32:	0049      	lsls	r1, r1, #1
 8008d34:	428e      	cmp	r6, r1
 8008d36:	d802      	bhi.n	8008d3e <_malloc_r+0x20a>
 8008d38:	0bd1      	lsrs	r1, r2, #15
 8008d3a:	3177      	adds	r1, #119	; 0x77
 8008d3c:	e7d9      	b.n	8008cf2 <_malloc_r+0x1be>
 8008d3e:	4f45      	ldr	r7, [pc, #276]	; (8008e54 <_malloc_r+0x320>)
 8008d40:	217e      	movs	r1, #126	; 0x7e
 8008d42:	42be      	cmp	r6, r7
 8008d44:	d8d5      	bhi.n	8008cf2 <_malloc_r+0x1be>
 8008d46:	0c91      	lsrs	r1, r2, #18
 8008d48:	317c      	adds	r1, #124	; 0x7c
 8008d4a:	e7d2      	b.n	8008cf2 <_malloc_r+0x1be>
 8008d4c:	68b6      	ldr	r6, [r6, #8]
 8008d4e:	9902      	ldr	r1, [sp, #8]
 8008d50:	42b1      	cmp	r1, r6
 8008d52:	d004      	beq.n	8008d5e <_malloc_r+0x22a>
 8008d54:	4660      	mov	r0, ip
 8008d56:	6871      	ldr	r1, [r6, #4]
 8008d58:	4381      	bics	r1, r0
 8008d5a:	428a      	cmp	r2, r1
 8008d5c:	d3f6      	bcc.n	8008d4c <_malloc_r+0x218>
 8008d5e:	68f2      	ldr	r2, [r6, #12]
 8008d60:	9202      	str	r2, [sp, #8]
 8008d62:	e7d5      	b.n	8008d10 <_malloc_r+0x1dc>
 8008d64:	2603      	movs	r6, #3
 8008d66:	6867      	ldr	r7, [r4, #4]
 8008d68:	43b7      	bics	r7, r6
 8008d6a:	9703      	str	r7, [sp, #12]
 8008d6c:	1b7e      	subs	r6, r7, r5
 8008d6e:	2e0f      	cmp	r6, #15
 8008d70:	dd11      	ble.n	8008d96 <_malloc_r+0x262>
 8008d72:	2201      	movs	r2, #1
 8008d74:	1963      	adds	r3, r4, r5
 8008d76:	4315      	orrs	r5, r2
 8008d78:	6065      	str	r5, [r4, #4]
 8008d7a:	68e0      	ldr	r0, [r4, #12]
 8008d7c:	68a5      	ldr	r5, [r4, #8]
 8008d7e:	3108      	adds	r1, #8
 8008d80:	60e8      	str	r0, [r5, #12]
 8008d82:	4332      	orrs	r2, r6
 8008d84:	6085      	str	r5, [r0, #8]
 8008d86:	60cb      	str	r3, [r1, #12]
 8008d88:	608b      	str	r3, [r1, #8]
 8008d8a:	60d9      	str	r1, [r3, #12]
 8008d8c:	6099      	str	r1, [r3, #8]
 8008d8e:	605a      	str	r2, [r3, #4]
 8008d90:	003b      	movs	r3, r7
 8008d92:	50e6      	str	r6, [r4, r3]
 8008d94:	e703      	b.n	8008b9e <_malloc_r+0x6a>
 8008d96:	68e7      	ldr	r7, [r4, #12]
 8008d98:	2e00      	cmp	r6, #0
 8008d9a:	db09      	blt.n	8008db0 <_malloc_r+0x27c>
 8008d9c:	2201      	movs	r2, #1
 8008d9e:	9b03      	ldr	r3, [sp, #12]
 8008da0:	18e3      	adds	r3, r4, r3
 8008da2:	6859      	ldr	r1, [r3, #4]
 8008da4:	430a      	orrs	r2, r1
 8008da6:	605a      	str	r2, [r3, #4]
 8008da8:	68a3      	ldr	r3, [r4, #8]
 8008daa:	60df      	str	r7, [r3, #12]
 8008dac:	60bb      	str	r3, [r7, #8]
 8008dae:	e6f6      	b.n	8008b9e <_malloc_r+0x6a>
 8008db0:	003c      	movs	r4, r7
 8008db2:	e77b      	b.n	8008cac <_malloc_r+0x178>
 8008db4:	3808      	subs	r0, #8
 8008db6:	6884      	ldr	r4, [r0, #8]
 8008db8:	3b01      	subs	r3, #1
 8008dba:	42a0      	cmp	r0, r4
 8008dbc:	d082      	beq.n	8008cc4 <_malloc_r+0x190>
 8008dbe:	e787      	b.n	8008cd0 <_malloc_r+0x19c>
 8008dc0:	2303      	movs	r3, #3
 8008dc2:	688f      	ldr	r7, [r1, #8]
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	439a      	bics	r2, r3
 8008dc8:	9202      	str	r2, [sp, #8]
 8008dca:	4295      	cmp	r5, r2
 8008dcc:	d803      	bhi.n	8008dd6 <_malloc_r+0x2a2>
 8008dce:	1b52      	subs	r2, r2, r5
 8008dd0:	2a0f      	cmp	r2, #15
 8008dd2:	dd00      	ble.n	8008dd6 <_malloc_r+0x2a2>
 8008dd4:	e09f      	b.n	8008f16 <_malloc_r+0x3e2>
 8008dd6:	9b02      	ldr	r3, [sp, #8]
 8008dd8:	18fb      	adds	r3, r7, r3
 8008dda:	9303      	str	r3, [sp, #12]
 8008ddc:	4b1f      	ldr	r3, [pc, #124]	; (8008e5c <_malloc_r+0x328>)
 8008dde:	681e      	ldr	r6, [r3, #0]
 8008de0:	4b1f      	ldr	r3, [pc, #124]	; (8008e60 <_malloc_r+0x32c>)
 8008de2:	3610      	adds	r6, #16
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	1976      	adds	r6, r6, r5
 8008de8:	3301      	adds	r3, #1
 8008dea:	d005      	beq.n	8008df8 <_malloc_r+0x2c4>
 8008dec:	4b1d      	ldr	r3, [pc, #116]	; (8008e64 <_malloc_r+0x330>)
 8008dee:	3b01      	subs	r3, #1
 8008df0:	199e      	adds	r6, r3, r6
 8008df2:	4b1c      	ldr	r3, [pc, #112]	; (8008e64 <_malloc_r+0x330>)
 8008df4:	425b      	negs	r3, r3
 8008df6:	401e      	ands	r6, r3
 8008df8:	0031      	movs	r1, r6
 8008dfa:	9801      	ldr	r0, [sp, #4]
 8008dfc:	f000 fb36 	bl	800946c <_sbrk_r>
 8008e00:	0004      	movs	r4, r0
 8008e02:	1c43      	adds	r3, r0, #1
 8008e04:	d05f      	beq.n	8008ec6 <_malloc_r+0x392>
 8008e06:	9b03      	ldr	r3, [sp, #12]
 8008e08:	4283      	cmp	r3, r0
 8008e0a:	d902      	bls.n	8008e12 <_malloc_r+0x2de>
 8008e0c:	4b10      	ldr	r3, [pc, #64]	; (8008e50 <_malloc_r+0x31c>)
 8008e0e:	429f      	cmp	r7, r3
 8008e10:	d159      	bne.n	8008ec6 <_malloc_r+0x392>
 8008e12:	4b15      	ldr	r3, [pc, #84]	; (8008e68 <_malloc_r+0x334>)
 8008e14:	681a      	ldr	r2, [r3, #0]
 8008e16:	18b1      	adds	r1, r6, r2
 8008e18:	6019      	str	r1, [r3, #0]
 8008e1a:	4b12      	ldr	r3, [pc, #72]	; (8008e64 <_malloc_r+0x330>)
 8008e1c:	1e5a      	subs	r2, r3, #1
 8008e1e:	9b03      	ldr	r3, [sp, #12]
 8008e20:	42a3      	cmp	r3, r4
 8008e22:	d127      	bne.n	8008e74 <_malloc_r+0x340>
 8008e24:	4213      	tst	r3, r2
 8008e26:	d125      	bne.n	8008e74 <_malloc_r+0x340>
 8008e28:	9a02      	ldr	r2, [sp, #8]
 8008e2a:	4b09      	ldr	r3, [pc, #36]	; (8008e50 <_malloc_r+0x31c>)
 8008e2c:	1992      	adds	r2, r2, r6
 8008e2e:	2601      	movs	r6, #1
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	4316      	orrs	r6, r2
 8008e34:	605e      	str	r6, [r3, #4]
 8008e36:	4b0c      	ldr	r3, [pc, #48]	; (8008e68 <_malloc_r+0x334>)
 8008e38:	4a0c      	ldr	r2, [pc, #48]	; (8008e6c <_malloc_r+0x338>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	6811      	ldr	r1, [r2, #0]
 8008e3e:	428b      	cmp	r3, r1
 8008e40:	d900      	bls.n	8008e44 <_malloc_r+0x310>
 8008e42:	6013      	str	r3, [r2, #0]
 8008e44:	4a0a      	ldr	r2, [pc, #40]	; (8008e70 <_malloc_r+0x33c>)
 8008e46:	6811      	ldr	r1, [r2, #0]
 8008e48:	428b      	cmp	r3, r1
 8008e4a:	d93c      	bls.n	8008ec6 <_malloc_r+0x392>
 8008e4c:	6013      	str	r3, [r2, #0]
 8008e4e:	e03a      	b.n	8008ec6 <_malloc_r+0x392>
 8008e50:	200002c4 	.word	0x200002c4
 8008e54:	00000554 	.word	0x00000554
 8008e58:	000001ff 	.word	0x000001ff
 8008e5c:	20000d18 	.word	0x20000d18
 8008e60:	200006cc 	.word	0x200006cc
 8008e64:	00001000 	.word	0x00001000
 8008e68:	20000ce8 	.word	0x20000ce8
 8008e6c:	20000d10 	.word	0x20000d10
 8008e70:	20000d14 	.word	0x20000d14
 8008e74:	4b2d      	ldr	r3, [pc, #180]	; (8008f2c <_malloc_r+0x3f8>)
 8008e76:	6818      	ldr	r0, [r3, #0]
 8008e78:	3001      	adds	r0, #1
 8008e7a:	d132      	bne.n	8008ee2 <_malloc_r+0x3ae>
 8008e7c:	601c      	str	r4, [r3, #0]
 8008e7e:	2007      	movs	r0, #7
 8008e80:	4020      	ands	r0, r4
 8008e82:	d002      	beq.n	8008e8a <_malloc_r+0x356>
 8008e84:	2308      	movs	r3, #8
 8008e86:	1a18      	subs	r0, r3, r0
 8008e88:	1824      	adds	r4, r4, r0
 8008e8a:	4b29      	ldr	r3, [pc, #164]	; (8008f30 <_malloc_r+0x3fc>)
 8008e8c:	19a6      	adds	r6, r4, r6
 8008e8e:	1818      	adds	r0, r3, r0
 8008e90:	4016      	ands	r6, r2
 8008e92:	1b86      	subs	r6, r0, r6
 8008e94:	0031      	movs	r1, r6
 8008e96:	9801      	ldr	r0, [sp, #4]
 8008e98:	f000 fae8 	bl	800946c <_sbrk_r>
 8008e9c:	1c43      	adds	r3, r0, #1
 8008e9e:	d101      	bne.n	8008ea4 <_malloc_r+0x370>
 8008ea0:	0020      	movs	r0, r4
 8008ea2:	2600      	movs	r6, #0
 8008ea4:	4a23      	ldr	r2, [pc, #140]	; (8008f34 <_malloc_r+0x400>)
 8008ea6:	1b00      	subs	r0, r0, r4
 8008ea8:	6813      	ldr	r3, [r2, #0]
 8008eaa:	199b      	adds	r3, r3, r6
 8008eac:	6013      	str	r3, [r2, #0]
 8008eae:	2301      	movs	r3, #1
 8008eb0:	4a21      	ldr	r2, [pc, #132]	; (8008f38 <_malloc_r+0x404>)
 8008eb2:	1986      	adds	r6, r0, r6
 8008eb4:	431e      	orrs	r6, r3
 8008eb6:	6094      	str	r4, [r2, #8]
 8008eb8:	6066      	str	r6, [r4, #4]
 8008eba:	4297      	cmp	r7, r2
 8008ebc:	d0bb      	beq.n	8008e36 <_malloc_r+0x302>
 8008ebe:	9a02      	ldr	r2, [sp, #8]
 8008ec0:	2a0f      	cmp	r2, #15
 8008ec2:	d814      	bhi.n	8008eee <_malloc_r+0x3ba>
 8008ec4:	6063      	str	r3, [r4, #4]
 8008ec6:	2203      	movs	r2, #3
 8008ec8:	4b1b      	ldr	r3, [pc, #108]	; (8008f38 <_malloc_r+0x404>)
 8008eca:	689b      	ldr	r3, [r3, #8]
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	4393      	bics	r3, r2
 8008ed0:	1b5a      	subs	r2, r3, r5
 8008ed2:	429d      	cmp	r5, r3
 8008ed4:	d801      	bhi.n	8008eda <_malloc_r+0x3a6>
 8008ed6:	2a0f      	cmp	r2, #15
 8008ed8:	dc1d      	bgt.n	8008f16 <_malloc_r+0x3e2>
 8008eda:	9801      	ldr	r0, [sp, #4]
 8008edc:	f7fc fac2 	bl	8005464 <__malloc_unlock>
 8008ee0:	e635      	b.n	8008b4e <_malloc_r+0x1a>
 8008ee2:	9b03      	ldr	r3, [sp, #12]
 8008ee4:	1ae3      	subs	r3, r4, r3
 8008ee6:	185b      	adds	r3, r3, r1
 8008ee8:	4912      	ldr	r1, [pc, #72]	; (8008f34 <_malloc_r+0x400>)
 8008eea:	600b      	str	r3, [r1, #0]
 8008eec:	e7c7      	b.n	8008e7e <_malloc_r+0x34a>
 8008eee:	2207      	movs	r2, #7
 8008ef0:	9e02      	ldr	r6, [sp, #8]
 8008ef2:	3e0c      	subs	r6, #12
 8008ef4:	4396      	bics	r6, r2
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	4013      	ands	r3, r2
 8008efa:	2205      	movs	r2, #5
 8008efc:	4333      	orrs	r3, r6
 8008efe:	607b      	str	r3, [r7, #4]
 8008f00:	19bb      	adds	r3, r7, r6
 8008f02:	605a      	str	r2, [r3, #4]
 8008f04:	609a      	str	r2, [r3, #8]
 8008f06:	2e0f      	cmp	r6, #15
 8008f08:	d995      	bls.n	8008e36 <_malloc_r+0x302>
 8008f0a:	0039      	movs	r1, r7
 8008f0c:	9801      	ldr	r0, [sp, #4]
 8008f0e:	3108      	adds	r1, #8
 8008f10:	f7ff f978 	bl	8008204 <_free_r>
 8008f14:	e78f      	b.n	8008e36 <_malloc_r+0x302>
 8008f16:	2301      	movs	r3, #1
 8008f18:	0018      	movs	r0, r3
 8008f1a:	4907      	ldr	r1, [pc, #28]	; (8008f38 <_malloc_r+0x404>)
 8008f1c:	4328      	orrs	r0, r5
 8008f1e:	688c      	ldr	r4, [r1, #8]
 8008f20:	4313      	orrs	r3, r2
 8008f22:	1965      	adds	r5, r4, r5
 8008f24:	6060      	str	r0, [r4, #4]
 8008f26:	608d      	str	r5, [r1, #8]
 8008f28:	606b      	str	r3, [r5, #4]
 8008f2a:	e638      	b.n	8008b9e <_malloc_r+0x6a>
 8008f2c:	200006cc 	.word	0x200006cc
 8008f30:	00001000 	.word	0x00001000
 8008f34:	20000ce8 	.word	0x20000ce8
 8008f38:	200002c4 	.word	0x200002c4

08008f3c <memchr>:
 8008f3c:	b2c9      	uxtb	r1, r1
 8008f3e:	1882      	adds	r2, r0, r2
 8008f40:	4290      	cmp	r0, r2
 8008f42:	d101      	bne.n	8008f48 <memchr+0xc>
 8008f44:	2000      	movs	r0, #0
 8008f46:	4770      	bx	lr
 8008f48:	7803      	ldrb	r3, [r0, #0]
 8008f4a:	428b      	cmp	r3, r1
 8008f4c:	d0fb      	beq.n	8008f46 <memchr+0xa>
 8008f4e:	3001      	adds	r0, #1
 8008f50:	e7f6      	b.n	8008f40 <memchr+0x4>

08008f52 <memcpy>:
 8008f52:	2300      	movs	r3, #0
 8008f54:	b510      	push	{r4, lr}
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d100      	bne.n	8008f5c <memcpy+0xa>
 8008f5a:	bd10      	pop	{r4, pc}
 8008f5c:	5ccc      	ldrb	r4, [r1, r3]
 8008f5e:	54c4      	strb	r4, [r0, r3]
 8008f60:	3301      	adds	r3, #1
 8008f62:	e7f8      	b.n	8008f56 <memcpy+0x4>

08008f64 <memmove>:
 8008f64:	b510      	push	{r4, lr}
 8008f66:	4288      	cmp	r0, r1
 8008f68:	d902      	bls.n	8008f70 <memmove+0xc>
 8008f6a:	188b      	adds	r3, r1, r2
 8008f6c:	4298      	cmp	r0, r3
 8008f6e:	d308      	bcc.n	8008f82 <memmove+0x1e>
 8008f70:	2300      	movs	r3, #0
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d007      	beq.n	8008f86 <memmove+0x22>
 8008f76:	5ccc      	ldrb	r4, [r1, r3]
 8008f78:	54c4      	strb	r4, [r0, r3]
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	e7f9      	b.n	8008f72 <memmove+0xe>
 8008f7e:	5c8b      	ldrb	r3, [r1, r2]
 8008f80:	5483      	strb	r3, [r0, r2]
 8008f82:	3a01      	subs	r2, #1
 8008f84:	d2fb      	bcs.n	8008f7e <memmove+0x1a>
 8008f86:	bd10      	pop	{r4, pc}

08008f88 <memset>:
 8008f88:	0003      	movs	r3, r0
 8008f8a:	1882      	adds	r2, r0, r2
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d100      	bne.n	8008f92 <memset+0xa>
 8008f90:	4770      	bx	lr
 8008f92:	7019      	strb	r1, [r3, #0]
 8008f94:	3301      	adds	r3, #1
 8008f96:	e7f9      	b.n	8008f8c <memset+0x4>

08008f98 <_open_r>:
 8008f98:	b570      	push	{r4, r5, r6, lr}
 8008f9a:	0005      	movs	r5, r0
 8008f9c:	0008      	movs	r0, r1
 8008f9e:	0011      	movs	r1, r2
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	4c06      	ldr	r4, [pc, #24]	; (8008fbc <_open_r+0x24>)
 8008fa4:	6022      	str	r2, [r4, #0]
 8008fa6:	001a      	movs	r2, r3
 8008fa8:	f7fc f810 	bl	8004fcc <_open>
 8008fac:	1c43      	adds	r3, r0, #1
 8008fae:	d103      	bne.n	8008fb8 <_open_r+0x20>
 8008fb0:	6823      	ldr	r3, [r4, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d000      	beq.n	8008fb8 <_open_r+0x20>
 8008fb6:	602b      	str	r3, [r5, #0]
 8008fb8:	bd70      	pop	{r4, r5, r6, pc}
 8008fba:	46c0      	nop			; (mov r8, r8)
 8008fbc:	20000f80 	.word	0x20000f80

08008fc0 <_realloc_r>:
 8008fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fc2:	b087      	sub	sp, #28
 8008fc4:	9002      	str	r0, [sp, #8]
 8008fc6:	1e0c      	subs	r4, r1, #0
 8008fc8:	9204      	str	r2, [sp, #16]
 8008fca:	d106      	bne.n	8008fda <_realloc_r+0x1a>
 8008fcc:	0011      	movs	r1, r2
 8008fce:	f7ff fdb1 	bl	8008b34 <_malloc_r>
 8008fd2:	0006      	movs	r6, r0
 8008fd4:	0030      	movs	r0, r6
 8008fd6:	b007      	add	sp, #28
 8008fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fda:	0027      	movs	r7, r4
 8008fdc:	9802      	ldr	r0, [sp, #8]
 8008fde:	3f08      	subs	r7, #8
 8008fe0:	f7fc fa3c 	bl	800545c <__malloc_lock>
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	2303      	movs	r3, #3
 8008fe8:	0002      	movs	r2, r0
 8008fea:	9e04      	ldr	r6, [sp, #16]
 8008fec:	439a      	bics	r2, r3
 8008fee:	360b      	adds	r6, #11
 8008ff0:	9203      	str	r2, [sp, #12]
 8008ff2:	2e16      	cmp	r6, #22
 8008ff4:	d908      	bls.n	8009008 <_realloc_r+0x48>
 8008ff6:	3304      	adds	r3, #4
 8008ff8:	439e      	bics	r6, r3
 8008ffa:	9601      	str	r6, [sp, #4]
 8008ffc:	d506      	bpl.n	800900c <_realloc_r+0x4c>
 8008ffe:	230c      	movs	r3, #12
 8009000:	9a02      	ldr	r2, [sp, #8]
 8009002:	2600      	movs	r6, #0
 8009004:	6013      	str	r3, [r2, #0]
 8009006:	e7e5      	b.n	8008fd4 <_realloc_r+0x14>
 8009008:	2310      	movs	r3, #16
 800900a:	9301      	str	r3, [sp, #4]
 800900c:	9b01      	ldr	r3, [sp, #4]
 800900e:	9a04      	ldr	r2, [sp, #16]
 8009010:	4293      	cmp	r3, r2
 8009012:	d3f4      	bcc.n	8008ffe <_realloc_r+0x3e>
 8009014:	9b01      	ldr	r3, [sp, #4]
 8009016:	9a03      	ldr	r2, [sp, #12]
 8009018:	4293      	cmp	r3, r2
 800901a:	dc00      	bgt.n	800901e <_realloc_r+0x5e>
 800901c:	e141      	b.n	80092a2 <_realloc_r+0x2e2>
 800901e:	18bb      	adds	r3, r7, r2
 8009020:	4aa4      	ldr	r2, [pc, #656]	; (80092b4 <_realloc_r+0x2f4>)
 8009022:	6891      	ldr	r1, [r2, #8]
 8009024:	468c      	mov	ip, r1
 8009026:	428b      	cmp	r3, r1
 8009028:	d006      	beq.n	8009038 <_realloc_r+0x78>
 800902a:	2501      	movs	r5, #1
 800902c:	6859      	ldr	r1, [r3, #4]
 800902e:	43a9      	bics	r1, r5
 8009030:	1859      	adds	r1, r3, r1
 8009032:	6849      	ldr	r1, [r1, #4]
 8009034:	4229      	tst	r1, r5
 8009036:	d142      	bne.n	80090be <_realloc_r+0xfe>
 8009038:	2103      	movs	r1, #3
 800903a:	685d      	ldr	r5, [r3, #4]
 800903c:	438d      	bics	r5, r1
 800903e:	0029      	movs	r1, r5
 8009040:	9d03      	ldr	r5, [sp, #12]
 8009042:	186e      	adds	r6, r5, r1
 8009044:	4563      	cmp	r3, ip
 8009046:	d116      	bne.n	8009076 <_realloc_r+0xb6>
 8009048:	9d01      	ldr	r5, [sp, #4]
 800904a:	3510      	adds	r5, #16
 800904c:	42ae      	cmp	r6, r5
 800904e:	db38      	blt.n	80090c2 <_realloc_r+0x102>
 8009050:	9b01      	ldr	r3, [sp, #4]
 8009052:	9802      	ldr	r0, [sp, #8]
 8009054:	18ff      	adds	r7, r7, r3
 8009056:	6097      	str	r7, [r2, #8]
 8009058:	2201      	movs	r2, #1
 800905a:	1af6      	subs	r6, r6, r3
 800905c:	0023      	movs	r3, r4
 800905e:	4316      	orrs	r6, r2
 8009060:	607e      	str	r6, [r7, #4]
 8009062:	3b08      	subs	r3, #8
 8009064:	685e      	ldr	r6, [r3, #4]
 8009066:	4016      	ands	r6, r2
 8009068:	9a01      	ldr	r2, [sp, #4]
 800906a:	4316      	orrs	r6, r2
 800906c:	605e      	str	r6, [r3, #4]
 800906e:	f7fc f9f9 	bl	8005464 <__malloc_unlock>
 8009072:	0026      	movs	r6, r4
 8009074:	e7ae      	b.n	8008fd4 <_realloc_r+0x14>
 8009076:	9a01      	ldr	r2, [sp, #4]
 8009078:	42b2      	cmp	r2, r6
 800907a:	dc22      	bgt.n	80090c2 <_realloc_r+0x102>
 800907c:	68da      	ldr	r2, [r3, #12]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	60da      	str	r2, [r3, #12]
 8009082:	6093      	str	r3, [r2, #8]
 8009084:	9b01      	ldr	r3, [sp, #4]
 8009086:	2201      	movs	r2, #1
 8009088:	1af4      	subs	r4, r6, r3
 800908a:	19b8      	adds	r0, r7, r6
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2c0f      	cmp	r4, #15
 8009090:	d800      	bhi.n	8009094 <_realloc_r+0xd4>
 8009092:	e108      	b.n	80092a6 <_realloc_r+0x2e6>
 8009094:	9901      	ldr	r1, [sp, #4]
 8009096:	9d01      	ldr	r5, [sp, #4]
 8009098:	4013      	ands	r3, r2
 800909a:	1879      	adds	r1, r7, r1
 800909c:	432b      	orrs	r3, r5
 800909e:	4314      	orrs	r4, r2
 80090a0:	607b      	str	r3, [r7, #4]
 80090a2:	604c      	str	r4, [r1, #4]
 80090a4:	6843      	ldr	r3, [r0, #4]
 80090a6:	3108      	adds	r1, #8
 80090a8:	431a      	orrs	r2, r3
 80090aa:	6042      	str	r2, [r0, #4]
 80090ac:	9802      	ldr	r0, [sp, #8]
 80090ae:	f7ff f8a9 	bl	8008204 <_free_r>
 80090b2:	003e      	movs	r6, r7
 80090b4:	9802      	ldr	r0, [sp, #8]
 80090b6:	f7fc f9d5 	bl	8005464 <__malloc_unlock>
 80090ba:	3608      	adds	r6, #8
 80090bc:	e78a      	b.n	8008fd4 <_realloc_r+0x14>
 80090be:	2100      	movs	r1, #0
 80090c0:	000b      	movs	r3, r1
 80090c2:	07c2      	lsls	r2, r0, #31
 80090c4:	d500      	bpl.n	80090c8 <_realloc_r+0x108>
 80090c6:	e088      	b.n	80091da <_realloc_r+0x21a>
 80090c8:	0022      	movs	r2, r4
 80090ca:	3a08      	subs	r2, #8
 80090cc:	6815      	ldr	r5, [r2, #0]
 80090ce:	2203      	movs	r2, #3
 80090d0:	1b7d      	subs	r5, r7, r5
 80090d2:	6868      	ldr	r0, [r5, #4]
 80090d4:	4390      	bics	r0, r2
 80090d6:	0002      	movs	r2, r0
 80090d8:	9803      	ldr	r0, [sp, #12]
 80090da:	1882      	adds	r2, r0, r2
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d078      	beq.n	80091d2 <_realloc_r+0x212>
 80090e0:	4563      	cmp	r3, ip
 80090e2:	d150      	bne.n	8009186 <_realloc_r+0x1c6>
 80090e4:	1853      	adds	r3, r2, r1
 80090e6:	9305      	str	r3, [sp, #20]
 80090e8:	9b01      	ldr	r3, [sp, #4]
 80090ea:	9905      	ldr	r1, [sp, #20]
 80090ec:	3310      	adds	r3, #16
 80090ee:	4299      	cmp	r1, r3
 80090f0:	db6f      	blt.n	80091d2 <_realloc_r+0x212>
 80090f2:	68aa      	ldr	r2, [r5, #8]
 80090f4:	68eb      	ldr	r3, [r5, #12]
 80090f6:	002e      	movs	r6, r5
 80090f8:	60d3      	str	r3, [r2, #12]
 80090fa:	609a      	str	r2, [r3, #8]
 80090fc:	0002      	movs	r2, r0
 80090fe:	3a04      	subs	r2, #4
 8009100:	3608      	adds	r6, #8
 8009102:	2a24      	cmp	r2, #36	; 0x24
 8009104:	d83a      	bhi.n	800917c <_realloc_r+0x1bc>
 8009106:	2a13      	cmp	r2, #19
 8009108:	d935      	bls.n	8009176 <_realloc_r+0x1b6>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	60ab      	str	r3, [r5, #8]
 800910e:	6863      	ldr	r3, [r4, #4]
 8009110:	60eb      	str	r3, [r5, #12]
 8009112:	2a1b      	cmp	r2, #27
 8009114:	d81b      	bhi.n	800914e <_realloc_r+0x18e>
 8009116:	002b      	movs	r3, r5
 8009118:	0022      	movs	r2, r4
 800911a:	3310      	adds	r3, #16
 800911c:	3208      	adds	r2, #8
 800911e:	6811      	ldr	r1, [r2, #0]
 8009120:	6019      	str	r1, [r3, #0]
 8009122:	6851      	ldr	r1, [r2, #4]
 8009124:	6059      	str	r1, [r3, #4]
 8009126:	6892      	ldr	r2, [r2, #8]
 8009128:	609a      	str	r2, [r3, #8]
 800912a:	9b01      	ldr	r3, [sp, #4]
 800912c:	9901      	ldr	r1, [sp, #4]
 800912e:	18ea      	adds	r2, r5, r3
 8009130:	4b60      	ldr	r3, [pc, #384]	; (80092b4 <_realloc_r+0x2f4>)
 8009132:	609a      	str	r2, [r3, #8]
 8009134:	9b05      	ldr	r3, [sp, #20]
 8009136:	1a5f      	subs	r7, r3, r1
 8009138:	2301      	movs	r3, #1
 800913a:	431f      	orrs	r7, r3
 800913c:	6057      	str	r7, [r2, #4]
 800913e:	686a      	ldr	r2, [r5, #4]
 8009140:	4013      	ands	r3, r2
 8009142:	430b      	orrs	r3, r1
 8009144:	606b      	str	r3, [r5, #4]
 8009146:	9802      	ldr	r0, [sp, #8]
 8009148:	f7fc f98c 	bl	8005464 <__malloc_unlock>
 800914c:	e742      	b.n	8008fd4 <_realloc_r+0x14>
 800914e:	68a3      	ldr	r3, [r4, #8]
 8009150:	612b      	str	r3, [r5, #16]
 8009152:	68e3      	ldr	r3, [r4, #12]
 8009154:	616b      	str	r3, [r5, #20]
 8009156:	2a24      	cmp	r2, #36	; 0x24
 8009158:	d004      	beq.n	8009164 <_realloc_r+0x1a4>
 800915a:	002b      	movs	r3, r5
 800915c:	0022      	movs	r2, r4
 800915e:	3318      	adds	r3, #24
 8009160:	3210      	adds	r2, #16
 8009162:	e7dc      	b.n	800911e <_realloc_r+0x15e>
 8009164:	6923      	ldr	r3, [r4, #16]
 8009166:	0022      	movs	r2, r4
 8009168:	61ab      	str	r3, [r5, #24]
 800916a:	002b      	movs	r3, r5
 800916c:	6961      	ldr	r1, [r4, #20]
 800916e:	3320      	adds	r3, #32
 8009170:	3218      	adds	r2, #24
 8009172:	61e9      	str	r1, [r5, #28]
 8009174:	e7d3      	b.n	800911e <_realloc_r+0x15e>
 8009176:	0033      	movs	r3, r6
 8009178:	0022      	movs	r2, r4
 800917a:	e7d0      	b.n	800911e <_realloc_r+0x15e>
 800917c:	0021      	movs	r1, r4
 800917e:	0030      	movs	r0, r6
 8009180:	f7ff fef0 	bl	8008f64 <memmove>
 8009184:	e7d1      	b.n	800912a <_realloc_r+0x16a>
 8009186:	1856      	adds	r6, r2, r1
 8009188:	9901      	ldr	r1, [sp, #4]
 800918a:	42b1      	cmp	r1, r6
 800918c:	dc21      	bgt.n	80091d2 <_realloc_r+0x212>
 800918e:	68da      	ldr	r2, [r3, #12]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	60da      	str	r2, [r3, #12]
 8009194:	6093      	str	r3, [r2, #8]
 8009196:	0028      	movs	r0, r5
 8009198:	68aa      	ldr	r2, [r5, #8]
 800919a:	68eb      	ldr	r3, [r5, #12]
 800919c:	3008      	adds	r0, #8
 800919e:	60d3      	str	r3, [r2, #12]
 80091a0:	609a      	str	r2, [r3, #8]
 80091a2:	9a03      	ldr	r2, [sp, #12]
 80091a4:	3a04      	subs	r2, #4
 80091a6:	2a24      	cmp	r2, #36	; 0x24
 80091a8:	d841      	bhi.n	800922e <_realloc_r+0x26e>
 80091aa:	0023      	movs	r3, r4
 80091ac:	2a13      	cmp	r2, #19
 80091ae:	d908      	bls.n	80091c2 <_realloc_r+0x202>
 80091b0:	6823      	ldr	r3, [r4, #0]
 80091b2:	60ab      	str	r3, [r5, #8]
 80091b4:	6863      	ldr	r3, [r4, #4]
 80091b6:	60eb      	str	r3, [r5, #12]
 80091b8:	2a1b      	cmp	r2, #27
 80091ba:	d824      	bhi.n	8009206 <_realloc_r+0x246>
 80091bc:	0023      	movs	r3, r4
 80091be:	3008      	adds	r0, #8
 80091c0:	3308      	adds	r3, #8
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	6002      	str	r2, [r0, #0]
 80091c6:	685a      	ldr	r2, [r3, #4]
 80091c8:	6042      	str	r2, [r0, #4]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	6083      	str	r3, [r0, #8]
 80091ce:	002f      	movs	r7, r5
 80091d0:	e758      	b.n	8009084 <_realloc_r+0xc4>
 80091d2:	9b01      	ldr	r3, [sp, #4]
 80091d4:	0016      	movs	r6, r2
 80091d6:	4293      	cmp	r3, r2
 80091d8:	dddd      	ble.n	8009196 <_realloc_r+0x1d6>
 80091da:	9904      	ldr	r1, [sp, #16]
 80091dc:	9802      	ldr	r0, [sp, #8]
 80091de:	f7ff fca9 	bl	8008b34 <_malloc_r>
 80091e2:	1e06      	subs	r6, r0, #0
 80091e4:	d0af      	beq.n	8009146 <_realloc_r+0x186>
 80091e6:	0023      	movs	r3, r4
 80091e8:	2101      	movs	r1, #1
 80091ea:	0002      	movs	r2, r0
 80091ec:	3b08      	subs	r3, #8
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	3a08      	subs	r2, #8
 80091f2:	438b      	bics	r3, r1
 80091f4:	18fb      	adds	r3, r7, r3
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d11d      	bne.n	8009236 <_realloc_r+0x276>
 80091fa:	2303      	movs	r3, #3
 80091fc:	6856      	ldr	r6, [r2, #4]
 80091fe:	439e      	bics	r6, r3
 8009200:	9b03      	ldr	r3, [sp, #12]
 8009202:	18f6      	adds	r6, r6, r3
 8009204:	e73e      	b.n	8009084 <_realloc_r+0xc4>
 8009206:	68a3      	ldr	r3, [r4, #8]
 8009208:	612b      	str	r3, [r5, #16]
 800920a:	68e3      	ldr	r3, [r4, #12]
 800920c:	616b      	str	r3, [r5, #20]
 800920e:	2a24      	cmp	r2, #36	; 0x24
 8009210:	d004      	beq.n	800921c <_realloc_r+0x25c>
 8009212:	0028      	movs	r0, r5
 8009214:	0023      	movs	r3, r4
 8009216:	3018      	adds	r0, #24
 8009218:	3310      	adds	r3, #16
 800921a:	e7d2      	b.n	80091c2 <_realloc_r+0x202>
 800921c:	6923      	ldr	r3, [r4, #16]
 800921e:	0028      	movs	r0, r5
 8009220:	61ab      	str	r3, [r5, #24]
 8009222:	0023      	movs	r3, r4
 8009224:	6962      	ldr	r2, [r4, #20]
 8009226:	3020      	adds	r0, #32
 8009228:	3318      	adds	r3, #24
 800922a:	61ea      	str	r2, [r5, #28]
 800922c:	e7c9      	b.n	80091c2 <_realloc_r+0x202>
 800922e:	0021      	movs	r1, r4
 8009230:	f7ff fe98 	bl	8008f64 <memmove>
 8009234:	e7cb      	b.n	80091ce <_realloc_r+0x20e>
 8009236:	9a03      	ldr	r2, [sp, #12]
 8009238:	3a04      	subs	r2, #4
 800923a:	2a24      	cmp	r2, #36	; 0x24
 800923c:	d82d      	bhi.n	800929a <_realloc_r+0x2da>
 800923e:	2a13      	cmp	r2, #19
 8009240:	d928      	bls.n	8009294 <_realloc_r+0x2d4>
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	6003      	str	r3, [r0, #0]
 8009246:	6863      	ldr	r3, [r4, #4]
 8009248:	6043      	str	r3, [r0, #4]
 800924a:	2a1b      	cmp	r2, #27
 800924c:	d80e      	bhi.n	800926c <_realloc_r+0x2ac>
 800924e:	0003      	movs	r3, r0
 8009250:	0022      	movs	r2, r4
 8009252:	3308      	adds	r3, #8
 8009254:	3208      	adds	r2, #8
 8009256:	6811      	ldr	r1, [r2, #0]
 8009258:	6019      	str	r1, [r3, #0]
 800925a:	6851      	ldr	r1, [r2, #4]
 800925c:	6059      	str	r1, [r3, #4]
 800925e:	6892      	ldr	r2, [r2, #8]
 8009260:	609a      	str	r2, [r3, #8]
 8009262:	0021      	movs	r1, r4
 8009264:	9802      	ldr	r0, [sp, #8]
 8009266:	f7fe ffcd 	bl	8008204 <_free_r>
 800926a:	e76c      	b.n	8009146 <_realloc_r+0x186>
 800926c:	68a3      	ldr	r3, [r4, #8]
 800926e:	6083      	str	r3, [r0, #8]
 8009270:	68e3      	ldr	r3, [r4, #12]
 8009272:	60c3      	str	r3, [r0, #12]
 8009274:	2a24      	cmp	r2, #36	; 0x24
 8009276:	d004      	beq.n	8009282 <_realloc_r+0x2c2>
 8009278:	0003      	movs	r3, r0
 800927a:	0022      	movs	r2, r4
 800927c:	3310      	adds	r3, #16
 800927e:	3210      	adds	r2, #16
 8009280:	e7e9      	b.n	8009256 <_realloc_r+0x296>
 8009282:	6923      	ldr	r3, [r4, #16]
 8009284:	0022      	movs	r2, r4
 8009286:	6103      	str	r3, [r0, #16]
 8009288:	0003      	movs	r3, r0
 800928a:	6961      	ldr	r1, [r4, #20]
 800928c:	3318      	adds	r3, #24
 800928e:	3218      	adds	r2, #24
 8009290:	6141      	str	r1, [r0, #20]
 8009292:	e7e0      	b.n	8009256 <_realloc_r+0x296>
 8009294:	0003      	movs	r3, r0
 8009296:	0022      	movs	r2, r4
 8009298:	e7dd      	b.n	8009256 <_realloc_r+0x296>
 800929a:	0021      	movs	r1, r4
 800929c:	f7ff fe62 	bl	8008f64 <memmove>
 80092a0:	e7df      	b.n	8009262 <_realloc_r+0x2a2>
 80092a2:	9e03      	ldr	r6, [sp, #12]
 80092a4:	e6ee      	b.n	8009084 <_realloc_r+0xc4>
 80092a6:	4013      	ands	r3, r2
 80092a8:	431e      	orrs	r6, r3
 80092aa:	607e      	str	r6, [r7, #4]
 80092ac:	6843      	ldr	r3, [r0, #4]
 80092ae:	431a      	orrs	r2, r3
 80092b0:	6042      	str	r2, [r0, #4]
 80092b2:	e6fe      	b.n	80090b2 <_realloc_r+0xf2>
 80092b4:	200002c4 	.word	0x200002c4

080092b8 <lflush>:
 80092b8:	2209      	movs	r2, #9
 80092ba:	b510      	push	{r4, lr}
 80092bc:	8983      	ldrh	r3, [r0, #12]
 80092be:	4013      	ands	r3, r2
 80092c0:	2200      	movs	r2, #0
 80092c2:	2b09      	cmp	r3, #9
 80092c4:	d102      	bne.n	80092cc <lflush+0x14>
 80092c6:	f7fe fda9 	bl	8007e1c <fflush>
 80092ca:	0002      	movs	r2, r0
 80092cc:	0010      	movs	r0, r2
 80092ce:	bd10      	pop	{r4, pc}

080092d0 <__srefill_r>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	0005      	movs	r5, r0
 80092d4:	000c      	movs	r4, r1
 80092d6:	2800      	cmp	r0, #0
 80092d8:	d004      	beq.n	80092e4 <__srefill_r+0x14>
 80092da:	6983      	ldr	r3, [r0, #24]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d101      	bne.n	80092e4 <__srefill_r+0x14>
 80092e0:	f7fe fe5e 	bl	8007fa0 <__sinit>
 80092e4:	4b43      	ldr	r3, [pc, #268]	; (80093f4 <__srefill_r+0x124>)
 80092e6:	429c      	cmp	r4, r3
 80092e8:	d116      	bne.n	8009318 <__srefill_r+0x48>
 80092ea:	686c      	ldr	r4, [r5, #4]
 80092ec:	230c      	movs	r3, #12
 80092ee:	5ee2      	ldrsh	r2, [r4, r3]
 80092f0:	2380      	movs	r3, #128	; 0x80
 80092f2:	019b      	lsls	r3, r3, #6
 80092f4:	421a      	tst	r2, r3
 80092f6:	d105      	bne.n	8009304 <__srefill_r+0x34>
 80092f8:	4313      	orrs	r3, r2
 80092fa:	81a3      	strh	r3, [r4, #12]
 80092fc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80092fe:	4b3e      	ldr	r3, [pc, #248]	; (80093f8 <__srefill_r+0x128>)
 8009300:	4013      	ands	r3, r2
 8009302:	6663      	str	r3, [r4, #100]	; 0x64
 8009304:	2300      	movs	r3, #0
 8009306:	6063      	str	r3, [r4, #4]
 8009308:	230c      	movs	r3, #12
 800930a:	5ee2      	ldrsh	r2, [r4, r3]
 800930c:	b293      	uxth	r3, r2
 800930e:	0699      	lsls	r1, r3, #26
 8009310:	d50c      	bpl.n	800932c <__srefill_r+0x5c>
 8009312:	2001      	movs	r0, #1
 8009314:	4240      	negs	r0, r0
 8009316:	e068      	b.n	80093ea <__srefill_r+0x11a>
 8009318:	4b38      	ldr	r3, [pc, #224]	; (80093fc <__srefill_r+0x12c>)
 800931a:	429c      	cmp	r4, r3
 800931c:	d101      	bne.n	8009322 <__srefill_r+0x52>
 800931e:	68ac      	ldr	r4, [r5, #8]
 8009320:	e7e4      	b.n	80092ec <__srefill_r+0x1c>
 8009322:	4b37      	ldr	r3, [pc, #220]	; (8009400 <__srefill_r+0x130>)
 8009324:	429c      	cmp	r4, r3
 8009326:	d1e1      	bne.n	80092ec <__srefill_r+0x1c>
 8009328:	68ec      	ldr	r4, [r5, #12]
 800932a:	e7df      	b.n	80092ec <__srefill_r+0x1c>
 800932c:	0759      	lsls	r1, r3, #29
 800932e:	d44a      	bmi.n	80093c6 <__srefill_r+0xf6>
 8009330:	06d9      	lsls	r1, r3, #27
 8009332:	d405      	bmi.n	8009340 <__srefill_r+0x70>
 8009334:	2309      	movs	r3, #9
 8009336:	602b      	str	r3, [r5, #0]
 8009338:	3337      	adds	r3, #55	; 0x37
 800933a:	4313      	orrs	r3, r2
 800933c:	81a3      	strh	r3, [r4, #12]
 800933e:	e7e8      	b.n	8009312 <__srefill_r+0x42>
 8009340:	2608      	movs	r6, #8
 8009342:	4233      	tst	r3, r6
 8009344:	d00a      	beq.n	800935c <__srefill_r+0x8c>
 8009346:	0021      	movs	r1, r4
 8009348:	0028      	movs	r0, r5
 800934a:	f7fe fd27 	bl	8007d9c <_fflush_r>
 800934e:	2800      	cmp	r0, #0
 8009350:	d1df      	bne.n	8009312 <__srefill_r+0x42>
 8009352:	89a3      	ldrh	r3, [r4, #12]
 8009354:	60a0      	str	r0, [r4, #8]
 8009356:	43b3      	bics	r3, r6
 8009358:	81a3      	strh	r3, [r4, #12]
 800935a:	61a0      	str	r0, [r4, #24]
 800935c:	2304      	movs	r3, #4
 800935e:	89a2      	ldrh	r2, [r4, #12]
 8009360:	4313      	orrs	r3, r2
 8009362:	81a3      	strh	r3, [r4, #12]
 8009364:	6923      	ldr	r3, [r4, #16]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d103      	bne.n	8009372 <__srefill_r+0xa2>
 800936a:	0021      	movs	r1, r4
 800936c:	0028      	movs	r0, r5
 800936e:	f7ff fb89 	bl	8008a84 <__smakebuf_r>
 8009372:	230c      	movs	r3, #12
 8009374:	5ee7      	ldrsh	r7, [r4, r3]
 8009376:	b2be      	uxth	r6, r7
 8009378:	07b3      	lsls	r3, r6, #30
 800937a:	d00f      	beq.n	800939c <__srefill_r+0xcc>
 800937c:	2301      	movs	r3, #1
 800937e:	81a3      	strh	r3, [r4, #12]
 8009380:	4b20      	ldr	r3, [pc, #128]	; (8009404 <__srefill_r+0x134>)
 8009382:	4921      	ldr	r1, [pc, #132]	; (8009408 <__srefill_r+0x138>)
 8009384:	6818      	ldr	r0, [r3, #0]
 8009386:	f7ff fae7 	bl	8008958 <_fwalk>
 800938a:	2309      	movs	r3, #9
 800938c:	81a7      	strh	r7, [r4, #12]
 800938e:	401e      	ands	r6, r3
 8009390:	429e      	cmp	r6, r3
 8009392:	d103      	bne.n	800939c <__srefill_r+0xcc>
 8009394:	0021      	movs	r1, r4
 8009396:	0028      	movs	r0, r5
 8009398:	f7fe fc68 	bl	8007c6c <__sflush_r>
 800939c:	6923      	ldr	r3, [r4, #16]
 800939e:	6922      	ldr	r2, [r4, #16]
 80093a0:	6023      	str	r3, [r4, #0]
 80093a2:	0028      	movs	r0, r5
 80093a4:	6963      	ldr	r3, [r4, #20]
 80093a6:	6a21      	ldr	r1, [r4, #32]
 80093a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80093aa:	47a8      	blx	r5
 80093ac:	0002      	movs	r2, r0
 80093ae:	6060      	str	r0, [r4, #4]
 80093b0:	2000      	movs	r0, #0
 80093b2:	4282      	cmp	r2, r0
 80093b4:	dc19      	bgt.n	80093ea <__srefill_r+0x11a>
 80093b6:	89a1      	ldrh	r1, [r4, #12]
 80093b8:	4282      	cmp	r2, r0
 80093ba:	d117      	bne.n	80093ec <__srefill_r+0x11c>
 80093bc:	2320      	movs	r3, #32
 80093be:	430b      	orrs	r3, r1
 80093c0:	81a3      	strh	r3, [r4, #12]
 80093c2:	3801      	subs	r0, #1
 80093c4:	e011      	b.n	80093ea <__srefill_r+0x11a>
 80093c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093c8:	2900      	cmp	r1, #0
 80093ca:	d0cb      	beq.n	8009364 <__srefill_r+0x94>
 80093cc:	0023      	movs	r3, r4
 80093ce:	3344      	adds	r3, #68	; 0x44
 80093d0:	4299      	cmp	r1, r3
 80093d2:	d002      	beq.n	80093da <__srefill_r+0x10a>
 80093d4:	0028      	movs	r0, r5
 80093d6:	f7fe ff15 	bl	8008204 <_free_r>
 80093da:	2000      	movs	r0, #0
 80093dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093de:	6360      	str	r0, [r4, #52]	; 0x34
 80093e0:	6063      	str	r3, [r4, #4]
 80093e2:	4283      	cmp	r3, r0
 80093e4:	d0be      	beq.n	8009364 <__srefill_r+0x94>
 80093e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80093e8:	6023      	str	r3, [r4, #0]
 80093ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093ec:	2340      	movs	r3, #64	; 0x40
 80093ee:	6060      	str	r0, [r4, #4]
 80093f0:	430b      	orrs	r3, r1
 80093f2:	e7a3      	b.n	800933c <__srefill_r+0x6c>
 80093f4:	0800cce0 	.word	0x0800cce0
 80093f8:	ffffdfff 	.word	0xffffdfff
 80093fc:	0800cd00 	.word	0x0800cd00
 8009400:	0800ccc0 	.word	0x0800ccc0
 8009404:	0800cd20 	.word	0x0800cd20
 8009408:	080092b9 	.word	0x080092b9

0800940c <__srget_r>:
 800940c:	b570      	push	{r4, r5, r6, lr}
 800940e:	0005      	movs	r5, r0
 8009410:	000c      	movs	r4, r1
 8009412:	2800      	cmp	r0, #0
 8009414:	d004      	beq.n	8009420 <__srget_r+0x14>
 8009416:	6983      	ldr	r3, [r0, #24]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d101      	bne.n	8009420 <__srget_r+0x14>
 800941c:	f7fe fdc0 	bl	8007fa0 <__sinit>
 8009420:	4b0f      	ldr	r3, [pc, #60]	; (8009460 <__srget_r+0x54>)
 8009422:	429c      	cmp	r4, r3
 8009424:	d10e      	bne.n	8009444 <__srget_r+0x38>
 8009426:	686c      	ldr	r4, [r5, #4]
 8009428:	0021      	movs	r1, r4
 800942a:	0028      	movs	r0, r5
 800942c:	f7ff ff50 	bl	80092d0 <__srefill_r>
 8009430:	2800      	cmp	r0, #0
 8009432:	d111      	bne.n	8009458 <__srget_r+0x4c>
 8009434:	6863      	ldr	r3, [r4, #4]
 8009436:	3b01      	subs	r3, #1
 8009438:	6063      	str	r3, [r4, #4]
 800943a:	6823      	ldr	r3, [r4, #0]
 800943c:	1c5a      	adds	r2, r3, #1
 800943e:	6022      	str	r2, [r4, #0]
 8009440:	7818      	ldrb	r0, [r3, #0]
 8009442:	bd70      	pop	{r4, r5, r6, pc}
 8009444:	4b07      	ldr	r3, [pc, #28]	; (8009464 <__srget_r+0x58>)
 8009446:	429c      	cmp	r4, r3
 8009448:	d101      	bne.n	800944e <__srget_r+0x42>
 800944a:	68ac      	ldr	r4, [r5, #8]
 800944c:	e7ec      	b.n	8009428 <__srget_r+0x1c>
 800944e:	4b06      	ldr	r3, [pc, #24]	; (8009468 <__srget_r+0x5c>)
 8009450:	429c      	cmp	r4, r3
 8009452:	d1e9      	bne.n	8009428 <__srget_r+0x1c>
 8009454:	68ec      	ldr	r4, [r5, #12]
 8009456:	e7e7      	b.n	8009428 <__srget_r+0x1c>
 8009458:	2001      	movs	r0, #1
 800945a:	4240      	negs	r0, r0
 800945c:	e7f1      	b.n	8009442 <__srget_r+0x36>
 800945e:	46c0      	nop			; (mov r8, r8)
 8009460:	0800cce0 	.word	0x0800cce0
 8009464:	0800cd00 	.word	0x0800cd00
 8009468:	0800ccc0 	.word	0x0800ccc0

0800946c <_sbrk_r>:
 800946c:	2300      	movs	r3, #0
 800946e:	b570      	push	{r4, r5, r6, lr}
 8009470:	4c06      	ldr	r4, [pc, #24]	; (800948c <_sbrk_r+0x20>)
 8009472:	0005      	movs	r5, r0
 8009474:	0008      	movs	r0, r1
 8009476:	6023      	str	r3, [r4, #0]
 8009478:	f7fb ff6c 	bl	8005354 <_sbrk>
 800947c:	1c43      	adds	r3, r0, #1
 800947e:	d103      	bne.n	8009488 <_sbrk_r+0x1c>
 8009480:	6823      	ldr	r3, [r4, #0]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d000      	beq.n	8009488 <_sbrk_r+0x1c>
 8009486:	602b      	str	r3, [r5, #0]
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	46c0      	nop			; (mov r8, r8)
 800948c:	20000f80 	.word	0x20000f80

08009490 <setbuf>:
 8009490:	424a      	negs	r2, r1
 8009492:	414a      	adcs	r2, r1
 8009494:	2380      	movs	r3, #128	; 0x80
 8009496:	b510      	push	{r4, lr}
 8009498:	0052      	lsls	r2, r2, #1
 800949a:	00db      	lsls	r3, r3, #3
 800949c:	f000 f802 	bl	80094a4 <setvbuf>
 80094a0:	bd10      	pop	{r4, pc}
	...

080094a4 <setvbuf>:
 80094a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094a6:	001d      	movs	r5, r3
 80094a8:	4b60      	ldr	r3, [pc, #384]	; (800962c <setvbuf+0x188>)
 80094aa:	b085      	sub	sp, #20
 80094ac:	681e      	ldr	r6, [r3, #0]
 80094ae:	0004      	movs	r4, r0
 80094b0:	000f      	movs	r7, r1
 80094b2:	9200      	str	r2, [sp, #0]
 80094b4:	2e00      	cmp	r6, #0
 80094b6:	d005      	beq.n	80094c4 <setvbuf+0x20>
 80094b8:	69b3      	ldr	r3, [r6, #24]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d102      	bne.n	80094c4 <setvbuf+0x20>
 80094be:	0030      	movs	r0, r6
 80094c0:	f7fe fd6e 	bl	8007fa0 <__sinit>
 80094c4:	4b5a      	ldr	r3, [pc, #360]	; (8009630 <setvbuf+0x18c>)
 80094c6:	429c      	cmp	r4, r3
 80094c8:	d162      	bne.n	8009590 <setvbuf+0xec>
 80094ca:	6874      	ldr	r4, [r6, #4]
 80094cc:	9b00      	ldr	r3, [sp, #0]
 80094ce:	2b02      	cmp	r3, #2
 80094d0:	d005      	beq.n	80094de <setvbuf+0x3a>
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d900      	bls.n	80094d8 <setvbuf+0x34>
 80094d6:	e0a3      	b.n	8009620 <setvbuf+0x17c>
 80094d8:	2d00      	cmp	r5, #0
 80094da:	da00      	bge.n	80094de <setvbuf+0x3a>
 80094dc:	e0a0      	b.n	8009620 <setvbuf+0x17c>
 80094de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80094e0:	07db      	lsls	r3, r3, #31
 80094e2:	d405      	bmi.n	80094f0 <setvbuf+0x4c>
 80094e4:	89a3      	ldrh	r3, [r4, #12]
 80094e6:	059b      	lsls	r3, r3, #22
 80094e8:	d402      	bmi.n	80094f0 <setvbuf+0x4c>
 80094ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094ec:	f7ff fa98 	bl	8008a20 <__retarget_lock_acquire_recursive>
 80094f0:	0021      	movs	r1, r4
 80094f2:	0030      	movs	r0, r6
 80094f4:	f7fe fc52 	bl	8007d9c <_fflush_r>
 80094f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094fa:	2900      	cmp	r1, #0
 80094fc:	d008      	beq.n	8009510 <setvbuf+0x6c>
 80094fe:	0023      	movs	r3, r4
 8009500:	3344      	adds	r3, #68	; 0x44
 8009502:	4299      	cmp	r1, r3
 8009504:	d002      	beq.n	800950c <setvbuf+0x68>
 8009506:	0030      	movs	r0, r6
 8009508:	f7fe fe7c 	bl	8008204 <_free_r>
 800950c:	2300      	movs	r3, #0
 800950e:	6363      	str	r3, [r4, #52]	; 0x34
 8009510:	2300      	movs	r3, #0
 8009512:	61a3      	str	r3, [r4, #24]
 8009514:	6063      	str	r3, [r4, #4]
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	061b      	lsls	r3, r3, #24
 800951a:	d503      	bpl.n	8009524 <setvbuf+0x80>
 800951c:	6921      	ldr	r1, [r4, #16]
 800951e:	0030      	movs	r0, r6
 8009520:	f7fe fe70 	bl	8008204 <_free_r>
 8009524:	89a3      	ldrh	r3, [r4, #12]
 8009526:	4a43      	ldr	r2, [pc, #268]	; (8009634 <setvbuf+0x190>)
 8009528:	4013      	ands	r3, r2
 800952a:	81a3      	strh	r3, [r4, #12]
 800952c:	9b00      	ldr	r3, [sp, #0]
 800952e:	2b02      	cmp	r3, #2
 8009530:	d100      	bne.n	8009534 <setvbuf+0x90>
 8009532:	e06f      	b.n	8009614 <setvbuf+0x170>
 8009534:	ab03      	add	r3, sp, #12
 8009536:	aa02      	add	r2, sp, #8
 8009538:	0021      	movs	r1, r4
 800953a:	0030      	movs	r0, r6
 800953c:	f7ff fa72 	bl	8008a24 <__swhatbuf_r>
 8009540:	89a3      	ldrh	r3, [r4, #12]
 8009542:	4318      	orrs	r0, r3
 8009544:	81a0      	strh	r0, [r4, #12]
 8009546:	2d00      	cmp	r5, #0
 8009548:	d12c      	bne.n	80095a4 <setvbuf+0x100>
 800954a:	9d02      	ldr	r5, [sp, #8]
 800954c:	0028      	movs	r0, r5
 800954e:	f7ff fadd 	bl	8008b0c <malloc>
 8009552:	9501      	str	r5, [sp, #4]
 8009554:	1e07      	subs	r7, r0, #0
 8009556:	d157      	bne.n	8009608 <setvbuf+0x164>
 8009558:	9b02      	ldr	r3, [sp, #8]
 800955a:	9301      	str	r3, [sp, #4]
 800955c:	42ab      	cmp	r3, r5
 800955e:	d14e      	bne.n	80095fe <setvbuf+0x15a>
 8009560:	2501      	movs	r5, #1
 8009562:	426d      	negs	r5, r5
 8009564:	2302      	movs	r3, #2
 8009566:	89a2      	ldrh	r2, [r4, #12]
 8009568:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800956a:	4313      	orrs	r3, r2
 800956c:	2200      	movs	r2, #0
 800956e:	60a2      	str	r2, [r4, #8]
 8009570:	0022      	movs	r2, r4
 8009572:	3247      	adds	r2, #71	; 0x47
 8009574:	6022      	str	r2, [r4, #0]
 8009576:	6122      	str	r2, [r4, #16]
 8009578:	2201      	movs	r2, #1
 800957a:	b21b      	sxth	r3, r3
 800957c:	81a3      	strh	r3, [r4, #12]
 800957e:	6162      	str	r2, [r4, #20]
 8009580:	4211      	tst	r1, r2
 8009582:	d139      	bne.n	80095f8 <setvbuf+0x154>
 8009584:	059b      	lsls	r3, r3, #22
 8009586:	d437      	bmi.n	80095f8 <setvbuf+0x154>
 8009588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800958a:	f7ff fa4a 	bl	8008a22 <__retarget_lock_release_recursive>
 800958e:	e033      	b.n	80095f8 <setvbuf+0x154>
 8009590:	4b29      	ldr	r3, [pc, #164]	; (8009638 <setvbuf+0x194>)
 8009592:	429c      	cmp	r4, r3
 8009594:	d101      	bne.n	800959a <setvbuf+0xf6>
 8009596:	68b4      	ldr	r4, [r6, #8]
 8009598:	e798      	b.n	80094cc <setvbuf+0x28>
 800959a:	4b28      	ldr	r3, [pc, #160]	; (800963c <setvbuf+0x198>)
 800959c:	429c      	cmp	r4, r3
 800959e:	d195      	bne.n	80094cc <setvbuf+0x28>
 80095a0:	68f4      	ldr	r4, [r6, #12]
 80095a2:	e793      	b.n	80094cc <setvbuf+0x28>
 80095a4:	2f00      	cmp	r7, #0
 80095a6:	d0d1      	beq.n	800954c <setvbuf+0xa8>
 80095a8:	69b3      	ldr	r3, [r6, #24]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d102      	bne.n	80095b4 <setvbuf+0x110>
 80095ae:	0030      	movs	r0, r6
 80095b0:	f7fe fcf6 	bl	8007fa0 <__sinit>
 80095b4:	9b02      	ldr	r3, [sp, #8]
 80095b6:	429d      	cmp	r5, r3
 80095b8:	d004      	beq.n	80095c4 <setvbuf+0x120>
 80095ba:	2380      	movs	r3, #128	; 0x80
 80095bc:	89a2      	ldrh	r2, [r4, #12]
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	4313      	orrs	r3, r2
 80095c2:	81a3      	strh	r3, [r4, #12]
 80095c4:	9b00      	ldr	r3, [sp, #0]
 80095c6:	2b01      	cmp	r3, #1
 80095c8:	d103      	bne.n	80095d2 <setvbuf+0x12e>
 80095ca:	89a3      	ldrh	r3, [r4, #12]
 80095cc:	9a00      	ldr	r2, [sp, #0]
 80095ce:	431a      	orrs	r2, r3
 80095d0:	81a2      	strh	r2, [r4, #12]
 80095d2:	2308      	movs	r3, #8
 80095d4:	89a2      	ldrh	r2, [r4, #12]
 80095d6:	6027      	str	r7, [r4, #0]
 80095d8:	6127      	str	r7, [r4, #16]
 80095da:	6165      	str	r5, [r4, #20]
 80095dc:	4013      	ands	r3, r2
 80095de:	d01d      	beq.n	800961c <setvbuf+0x178>
 80095e0:	07d3      	lsls	r3, r2, #31
 80095e2:	d519      	bpl.n	8009618 <setvbuf+0x174>
 80095e4:	2300      	movs	r3, #0
 80095e6:	426d      	negs	r5, r5
 80095e8:	60a3      	str	r3, [r4, #8]
 80095ea:	61a5      	str	r5, [r4, #24]
 80095ec:	2501      	movs	r5, #1
 80095ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095f0:	401d      	ands	r5, r3
 80095f2:	d118      	bne.n	8009626 <setvbuf+0x182>
 80095f4:	0593      	lsls	r3, r2, #22
 80095f6:	d5c7      	bpl.n	8009588 <setvbuf+0xe4>
 80095f8:	0028      	movs	r0, r5
 80095fa:	b005      	add	sp, #20
 80095fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095fe:	9801      	ldr	r0, [sp, #4]
 8009600:	f7ff fa84 	bl	8008b0c <malloc>
 8009604:	1e07      	subs	r7, r0, #0
 8009606:	d0ab      	beq.n	8009560 <setvbuf+0xbc>
 8009608:	2380      	movs	r3, #128	; 0x80
 800960a:	89a2      	ldrh	r2, [r4, #12]
 800960c:	9d01      	ldr	r5, [sp, #4]
 800960e:	4313      	orrs	r3, r2
 8009610:	81a3      	strh	r3, [r4, #12]
 8009612:	e7c9      	b.n	80095a8 <setvbuf+0x104>
 8009614:	2500      	movs	r5, #0
 8009616:	e7a5      	b.n	8009564 <setvbuf+0xc0>
 8009618:	60a5      	str	r5, [r4, #8]
 800961a:	e7e7      	b.n	80095ec <setvbuf+0x148>
 800961c:	60a3      	str	r3, [r4, #8]
 800961e:	e7e5      	b.n	80095ec <setvbuf+0x148>
 8009620:	2501      	movs	r5, #1
 8009622:	426d      	negs	r5, r5
 8009624:	e7e8      	b.n	80095f8 <setvbuf+0x154>
 8009626:	2500      	movs	r5, #0
 8009628:	e7e6      	b.n	80095f8 <setvbuf+0x154>
 800962a:	46c0      	nop			; (mov r8, r8)
 800962c:	200001d0 	.word	0x200001d0
 8009630:	0800cce0 	.word	0x0800cce0
 8009634:	fffff35c 	.word	0xfffff35c
 8009638:	0800cd00 	.word	0x0800cd00
 800963c:	0800ccc0 	.word	0x0800ccc0

08009640 <__sread>:
 8009640:	b570      	push	{r4, r5, r6, lr}
 8009642:	000c      	movs	r4, r1
 8009644:	250e      	movs	r5, #14
 8009646:	5f49      	ldrsh	r1, [r1, r5]
 8009648:	f002 fd2e 	bl	800c0a8 <_read_r>
 800964c:	2800      	cmp	r0, #0
 800964e:	db03      	blt.n	8009658 <__sread+0x18>
 8009650:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8009652:	181b      	adds	r3, r3, r0
 8009654:	6563      	str	r3, [r4, #84]	; 0x54
 8009656:	bd70      	pop	{r4, r5, r6, pc}
 8009658:	89a3      	ldrh	r3, [r4, #12]
 800965a:	4a02      	ldr	r2, [pc, #8]	; (8009664 <__sread+0x24>)
 800965c:	4013      	ands	r3, r2
 800965e:	81a3      	strh	r3, [r4, #12]
 8009660:	e7f9      	b.n	8009656 <__sread+0x16>
 8009662:	46c0      	nop			; (mov r8, r8)
 8009664:	ffffefff 	.word	0xffffefff

08009668 <__swrite>:
 8009668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800966a:	001f      	movs	r7, r3
 800966c:	898b      	ldrh	r3, [r1, #12]
 800966e:	0005      	movs	r5, r0
 8009670:	000c      	movs	r4, r1
 8009672:	0016      	movs	r6, r2
 8009674:	05db      	lsls	r3, r3, #23
 8009676:	d505      	bpl.n	8009684 <__swrite+0x1c>
 8009678:	230e      	movs	r3, #14
 800967a:	5ec9      	ldrsh	r1, [r1, r3]
 800967c:	2200      	movs	r2, #0
 800967e:	2302      	movs	r3, #2
 8009680:	f002 fa0a 	bl	800ba98 <_lseek_r>
 8009684:	89a3      	ldrh	r3, [r4, #12]
 8009686:	4a05      	ldr	r2, [pc, #20]	; (800969c <__swrite+0x34>)
 8009688:	0028      	movs	r0, r5
 800968a:	4013      	ands	r3, r2
 800968c:	81a3      	strh	r3, [r4, #12]
 800968e:	0032      	movs	r2, r6
 8009690:	230e      	movs	r3, #14
 8009692:	5ee1      	ldrsh	r1, [r4, r3]
 8009694:	003b      	movs	r3, r7
 8009696:	f001 fa0f 	bl	800aab8 <_write_r>
 800969a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800969c:	ffffefff 	.word	0xffffefff

080096a0 <__sseek>:
 80096a0:	b570      	push	{r4, r5, r6, lr}
 80096a2:	000c      	movs	r4, r1
 80096a4:	250e      	movs	r5, #14
 80096a6:	5f49      	ldrsh	r1, [r1, r5]
 80096a8:	f002 f9f6 	bl	800ba98 <_lseek_r>
 80096ac:	89a3      	ldrh	r3, [r4, #12]
 80096ae:	1c42      	adds	r2, r0, #1
 80096b0:	d103      	bne.n	80096ba <__sseek+0x1a>
 80096b2:	4a05      	ldr	r2, [pc, #20]	; (80096c8 <__sseek+0x28>)
 80096b4:	4013      	ands	r3, r2
 80096b6:	81a3      	strh	r3, [r4, #12]
 80096b8:	bd70      	pop	{r4, r5, r6, pc}
 80096ba:	2280      	movs	r2, #128	; 0x80
 80096bc:	0152      	lsls	r2, r2, #5
 80096be:	4313      	orrs	r3, r2
 80096c0:	81a3      	strh	r3, [r4, #12]
 80096c2:	6560      	str	r0, [r4, #84]	; 0x54
 80096c4:	e7f8      	b.n	80096b8 <__sseek+0x18>
 80096c6:	46c0      	nop			; (mov r8, r8)
 80096c8:	ffffefff 	.word	0xffffefff

080096cc <__sclose>:
 80096cc:	b510      	push	{r4, lr}
 80096ce:	230e      	movs	r3, #14
 80096d0:	5ec9      	ldrsh	r1, [r1, r3]
 80096d2:	f001 fafd 	bl	800acd0 <_close_r>
 80096d6:	bd10      	pop	{r4, pc}

080096d8 <strncmp>:
 80096d8:	2300      	movs	r3, #0
 80096da:	b530      	push	{r4, r5, lr}
 80096dc:	429a      	cmp	r2, r3
 80096de:	d00a      	beq.n	80096f6 <strncmp+0x1e>
 80096e0:	3a01      	subs	r2, #1
 80096e2:	5cc4      	ldrb	r4, [r0, r3]
 80096e4:	5ccd      	ldrb	r5, [r1, r3]
 80096e6:	42ac      	cmp	r4, r5
 80096e8:	d104      	bne.n	80096f4 <strncmp+0x1c>
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d002      	beq.n	80096f4 <strncmp+0x1c>
 80096ee:	3301      	adds	r3, #1
 80096f0:	2c00      	cmp	r4, #0
 80096f2:	d1f6      	bne.n	80096e2 <strncmp+0xa>
 80096f4:	1b63      	subs	r3, r4, r5
 80096f6:	0018      	movs	r0, r3
 80096f8:	bd30      	pop	{r4, r5, pc}

080096fa <strspn>:
 80096fa:	0003      	movs	r3, r0
 80096fc:	b530      	push	{r4, r5, lr}
 80096fe:	781c      	ldrb	r4, [r3, #0]
 8009700:	2c00      	cmp	r4, #0
 8009702:	d007      	beq.n	8009714 <strspn+0x1a>
 8009704:	000a      	movs	r2, r1
 8009706:	e002      	b.n	800970e <strspn+0x14>
 8009708:	42ac      	cmp	r4, r5
 800970a:	d005      	beq.n	8009718 <strspn+0x1e>
 800970c:	3201      	adds	r2, #1
 800970e:	7815      	ldrb	r5, [r2, #0]
 8009710:	2d00      	cmp	r5, #0
 8009712:	d1f9      	bne.n	8009708 <strspn+0xe>
 8009714:	1a18      	subs	r0, r3, r0
 8009716:	bd30      	pop	{r4, r5, pc}
 8009718:	3301      	adds	r3, #1
 800971a:	e7f0      	b.n	80096fe <strspn+0x4>

0800971c <_vfprintf_r>:
 800971c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800971e:	b0c5      	sub	sp, #276	; 0x114
 8009720:	000e      	movs	r6, r1
 8009722:	0015      	movs	r5, r2
 8009724:	001f      	movs	r7, r3
 8009726:	001c      	movs	r4, r3
 8009728:	900a      	str	r0, [sp, #40]	; 0x28
 800972a:	f002 f9a9 	bl	800ba80 <_localeconv_r>
 800972e:	6803      	ldr	r3, [r0, #0]
 8009730:	0018      	movs	r0, r3
 8009732:	9318      	str	r3, [sp, #96]	; 0x60
 8009734:	f7f6 fcf2 	bl	800011c <strlen>
 8009738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800973a:	9012      	str	r0, [sp, #72]	; 0x48
 800973c:	2b00      	cmp	r3, #0
 800973e:	d006      	beq.n	800974e <_vfprintf_r+0x32>
 8009740:	699b      	ldr	r3, [r3, #24]
 8009742:	9307      	str	r3, [sp, #28]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d102      	bne.n	800974e <_vfprintf_r+0x32>
 8009748:	980a      	ldr	r0, [sp, #40]	; 0x28
 800974a:	f7fe fc29 	bl	8007fa0 <__sinit>
 800974e:	4ba9      	ldr	r3, [pc, #676]	; (80099f4 <_vfprintf_r+0x2d8>)
 8009750:	429e      	cmp	r6, r3
 8009752:	d12f      	bne.n	80097b4 <_vfprintf_r+0x98>
 8009754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009756:	685e      	ldr	r6, [r3, #4]
 8009758:	6e73      	ldr	r3, [r6, #100]	; 0x64
 800975a:	07db      	lsls	r3, r3, #31
 800975c:	d405      	bmi.n	800976a <_vfprintf_r+0x4e>
 800975e:	89b3      	ldrh	r3, [r6, #12]
 8009760:	059b      	lsls	r3, r3, #22
 8009762:	d402      	bmi.n	800976a <_vfprintf_r+0x4e>
 8009764:	6db0      	ldr	r0, [r6, #88]	; 0x58
 8009766:	f7ff f95b 	bl	8008a20 <__retarget_lock_acquire_recursive>
 800976a:	230c      	movs	r3, #12
 800976c:	5ef2      	ldrsh	r2, [r6, r3]
 800976e:	2380      	movs	r3, #128	; 0x80
 8009770:	019b      	lsls	r3, r3, #6
 8009772:	421a      	tst	r2, r3
 8009774:	d105      	bne.n	8009782 <_vfprintf_r+0x66>
 8009776:	4313      	orrs	r3, r2
 8009778:	81b3      	strh	r3, [r6, #12]
 800977a:	6e72      	ldr	r2, [r6, #100]	; 0x64
 800977c:	4b9e      	ldr	r3, [pc, #632]	; (80099f8 <_vfprintf_r+0x2dc>)
 800977e:	4013      	ands	r3, r2
 8009780:	6673      	str	r3, [r6, #100]	; 0x64
 8009782:	89b3      	ldrh	r3, [r6, #12]
 8009784:	071b      	lsls	r3, r3, #28
 8009786:	d502      	bpl.n	800978e <_vfprintf_r+0x72>
 8009788:	6933      	ldr	r3, [r6, #16]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d11e      	bne.n	80097cc <_vfprintf_r+0xb0>
 800978e:	0031      	movs	r1, r6
 8009790:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009792:	f001 f9a5 	bl	800aae0 <__swsetup_r>
 8009796:	2800      	cmp	r0, #0
 8009798:	d018      	beq.n	80097cc <_vfprintf_r+0xb0>
 800979a:	6e73      	ldr	r3, [r6, #100]	; 0x64
 800979c:	07db      	lsls	r3, r3, #31
 800979e:	d405      	bmi.n	80097ac <_vfprintf_r+0x90>
 80097a0:	89b3      	ldrh	r3, [r6, #12]
 80097a2:	059b      	lsls	r3, r3, #22
 80097a4:	d402      	bmi.n	80097ac <_vfprintf_r+0x90>
 80097a6:	6db0      	ldr	r0, [r6, #88]	; 0x58
 80097a8:	f7ff f93b 	bl	8008a22 <__retarget_lock_release_recursive>
 80097ac:	2301      	movs	r3, #1
 80097ae:	425b      	negs	r3, r3
 80097b0:	9313      	str	r3, [sp, #76]	; 0x4c
 80097b2:	e023      	b.n	80097fc <_vfprintf_r+0xe0>
 80097b4:	4b91      	ldr	r3, [pc, #580]	; (80099fc <_vfprintf_r+0x2e0>)
 80097b6:	429e      	cmp	r6, r3
 80097b8:	d102      	bne.n	80097c0 <_vfprintf_r+0xa4>
 80097ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097bc:	689e      	ldr	r6, [r3, #8]
 80097be:	e7cb      	b.n	8009758 <_vfprintf_r+0x3c>
 80097c0:	4b8f      	ldr	r3, [pc, #572]	; (8009a00 <_vfprintf_r+0x2e4>)
 80097c2:	429e      	cmp	r6, r3
 80097c4:	d1c8      	bne.n	8009758 <_vfprintf_r+0x3c>
 80097c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097c8:	68de      	ldr	r6, [r3, #12]
 80097ca:	e7c5      	b.n	8009758 <_vfprintf_r+0x3c>
 80097cc:	231a      	movs	r3, #26
 80097ce:	89b2      	ldrh	r2, [r6, #12]
 80097d0:	4013      	ands	r3, r2
 80097d2:	2b0a      	cmp	r3, #10
 80097d4:	d115      	bne.n	8009802 <_vfprintf_r+0xe6>
 80097d6:	210e      	movs	r1, #14
 80097d8:	5e73      	ldrsh	r3, [r6, r1]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	db11      	blt.n	8009802 <_vfprintf_r+0xe6>
 80097de:	6e73      	ldr	r3, [r6, #100]	; 0x64
 80097e0:	07db      	lsls	r3, r3, #31
 80097e2:	d404      	bmi.n	80097ee <_vfprintf_r+0xd2>
 80097e4:	0593      	lsls	r3, r2, #22
 80097e6:	d402      	bmi.n	80097ee <_vfprintf_r+0xd2>
 80097e8:	6db0      	ldr	r0, [r6, #88]	; 0x58
 80097ea:	f7ff f91a 	bl	8008a22 <__retarget_lock_release_recursive>
 80097ee:	003b      	movs	r3, r7
 80097f0:	002a      	movs	r2, r5
 80097f2:	0031      	movs	r1, r6
 80097f4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80097f6:	f001 f8b5 	bl	800a964 <__sbprintf>
 80097fa:	9013      	str	r0, [sp, #76]	; 0x4c
 80097fc:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80097fe:	b045      	add	sp, #276	; 0x114
 8009800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009802:	2300      	movs	r3, #0
 8009804:	af34      	add	r7, sp, #208	; 0xd0
 8009806:	9727      	str	r7, [sp, #156]	; 0x9c
 8009808:	9329      	str	r3, [sp, #164]	; 0xa4
 800980a:	9328      	str	r3, [sp, #160]	; 0xa0
 800980c:	9511      	str	r5, [sp, #68]	; 0x44
 800980e:	930e      	str	r3, [sp, #56]	; 0x38
 8009810:	9316      	str	r3, [sp, #88]	; 0x58
 8009812:	9317      	str	r3, [sp, #92]	; 0x5c
 8009814:	931a      	str	r3, [sp, #104]	; 0x68
 8009816:	9319      	str	r3, [sp, #100]	; 0x64
 8009818:	9313      	str	r3, [sp, #76]	; 0x4c
 800981a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800981c:	782b      	ldrb	r3, [r5, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d002      	beq.n	8009828 <_vfprintf_r+0x10c>
 8009822:	2b25      	cmp	r3, #37	; 0x25
 8009824:	d000      	beq.n	8009828 <_vfprintf_r+0x10c>
 8009826:	e098      	b.n	800995a <_vfprintf_r+0x23e>
 8009828:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800982a:	1aeb      	subs	r3, r5, r3
 800982c:	9307      	str	r3, [sp, #28]
 800982e:	d01e      	beq.n	800986e <_vfprintf_r+0x152>
 8009830:	9a07      	ldr	r2, [sp, #28]
 8009832:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009834:	4694      	mov	ip, r2
 8009836:	603b      	str	r3, [r7, #0]
 8009838:	9b07      	ldr	r3, [sp, #28]
 800983a:	607b      	str	r3, [r7, #4]
 800983c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800983e:	3708      	adds	r7, #8
 8009840:	4463      	add	r3, ip
 8009842:	9329      	str	r3, [sp, #164]	; 0xa4
 8009844:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009846:	930b      	str	r3, [sp, #44]	; 0x2c
 8009848:	3301      	adds	r3, #1
 800984a:	9328      	str	r3, [sp, #160]	; 0xa0
 800984c:	2b07      	cmp	r3, #7
 800984e:	dd09      	ble.n	8009864 <_vfprintf_r+0x148>
 8009850:	aa27      	add	r2, sp, #156	; 0x9c
 8009852:	0031      	movs	r1, r6
 8009854:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009856:	f002 fc3b 	bl	800c0d0 <__sprint_r>
 800985a:	2800      	cmp	r0, #0
 800985c:	d001      	beq.n	8009862 <_vfprintf_r+0x146>
 800985e:	f000 ffef 	bl	800a840 <_vfprintf_r+0x1124>
 8009862:	af34      	add	r7, sp, #208	; 0xd0
 8009864:	9a07      	ldr	r2, [sp, #28]
 8009866:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009868:	4694      	mov	ip, r2
 800986a:	4463      	add	r3, ip
 800986c:	9313      	str	r3, [sp, #76]	; 0x4c
 800986e:	782b      	ldrb	r3, [r5, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d101      	bne.n	8009878 <_vfprintf_r+0x15c>
 8009874:	f001 f809 	bl	800a88a <_vfprintf_r+0x116e>
 8009878:	221f      	movs	r2, #31
 800987a:	2300      	movs	r3, #0
 800987c:	a918      	add	r1, sp, #96	; 0x60
 800987e:	1852      	adds	r2, r2, r1
 8009880:	2101      	movs	r1, #1
 8009882:	7013      	strb	r3, [r2, #0]
 8009884:	001a      	movs	r2, r3
 8009886:	4249      	negs	r1, r1
 8009888:	3501      	adds	r5, #1
 800988a:	910b      	str	r1, [sp, #44]	; 0x2c
 800988c:	9314      	str	r3, [sp, #80]	; 0x50
 800988e:	9307      	str	r3, [sp, #28]
 8009890:	1c69      	adds	r1, r5, #1
 8009892:	9111      	str	r1, [sp, #68]	; 0x44
 8009894:	7829      	ldrb	r1, [r5, #0]
 8009896:	910d      	str	r1, [sp, #52]	; 0x34
 8009898:	980d      	ldr	r0, [sp, #52]	; 0x34
 800989a:	3820      	subs	r0, #32
 800989c:	2858      	cmp	r0, #88	; 0x58
 800989e:	d901      	bls.n	80098a4 <_vfprintf_r+0x188>
 80098a0:	f000 fce4 	bl	800a26c <_vfprintf_r+0xb50>
 80098a4:	f7f6 fc4c 	bl	8000140 <__gnu_thumb1_case_uhi>
 80098a8:	04e200db 	.word	0x04e200db
 80098ac:	00e104e2 	.word	0x00e104e2
 80098b0:	04e204e2 	.word	0x04e204e2
 80098b4:	04e204e2 	.word	0x04e204e2
 80098b8:	04e204e2 	.word	0x04e204e2
 80098bc:	005b00e6 	.word	0x005b00e6
 80098c0:	00ee04e2 	.word	0x00ee04e2
 80098c4:	04e200f0 	.word	0x04e200f0
 80098c8:	01170115 	.word	0x01170115
 80098cc:	01170117 	.word	0x01170117
 80098d0:	01170117 	.word	0x01170117
 80098d4:	01170117 	.word	0x01170117
 80098d8:	01170117 	.word	0x01170117
 80098dc:	04e204e2 	.word	0x04e204e2
 80098e0:	04e204e2 	.word	0x04e204e2
 80098e4:	04e204e2 	.word	0x04e204e2
 80098e8:	04e204e2 	.word	0x04e204e2
 80098ec:	04e204e2 	.word	0x04e204e2
 80098f0:	0167014b 	.word	0x0167014b
 80098f4:	016704e2 	.word	0x016704e2
 80098f8:	04e204e2 	.word	0x04e204e2
 80098fc:	04e204e2 	.word	0x04e204e2
 8009900:	04e20129 	.word	0x04e20129
 8009904:	03d804e2 	.word	0x03d804e2
 8009908:	04e204e2 	.word	0x04e204e2
 800990c:	04e204e2 	.word	0x04e204e2
 8009910:	044004e2 	.word	0x044004e2
 8009914:	04e204e2 	.word	0x04e204e2
 8009918:	04e200ae 	.word	0x04e200ae
 800991c:	04e204e2 	.word	0x04e204e2
 8009920:	04e204e2 	.word	0x04e204e2
 8009924:	04e204e2 	.word	0x04e204e2
 8009928:	04e204e2 	.word	0x04e204e2
 800992c:	013c04e2 	.word	0x013c04e2
 8009930:	0167005f 	.word	0x0167005f
 8009934:	01670167 	.word	0x01670167
 8009938:	005f012b 	.word	0x005f012b
 800993c:	04e204e2 	.word	0x04e204e2
 8009940:	04e2012d 	.word	0x04e2012d
 8009944:	03dc03b5 	.word	0x03dc03b5
 8009948:	01340409 	.word	0x01340409
 800994c:	041c04e2 	.word	0x041c04e2
 8009950:	044404e2 	.word	0x044404e2
 8009954:	04e204e2 	.word	0x04e204e2
 8009958:	0469      	.short	0x0469
 800995a:	3501      	adds	r5, #1
 800995c:	e75e      	b.n	800981c <_vfprintf_r+0x100>
 800995e:	2301      	movs	r3, #1
 8009960:	222b      	movs	r2, #43	; 0x2b
 8009962:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8009964:	e794      	b.n	8009890 <_vfprintf_r+0x174>
 8009966:	2b00      	cmp	r3, #0
 8009968:	d003      	beq.n	8009972 <_vfprintf_r+0x256>
 800996a:	231f      	movs	r3, #31
 800996c:	a918      	add	r1, sp, #96	; 0x60
 800996e:	185b      	adds	r3, r3, r1
 8009970:	701a      	strb	r2, [r3, #0]
 8009972:	9b07      	ldr	r3, [sp, #28]
 8009974:	069b      	lsls	r3, r3, #26
 8009976:	d400      	bmi.n	800997a <_vfprintf_r+0x25e>
 8009978:	e0ec      	b.n	8009b54 <_vfprintf_r+0x438>
 800997a:	2307      	movs	r3, #7
 800997c:	3407      	adds	r4, #7
 800997e:	439c      	bics	r4, r3
 8009980:	0023      	movs	r3, r4
 8009982:	3308      	adds	r3, #8
 8009984:	930f      	str	r3, [sp, #60]	; 0x3c
 8009986:	6823      	ldr	r3, [r4, #0]
 8009988:	6864      	ldr	r4, [r4, #4]
 800998a:	9308      	str	r3, [sp, #32]
 800998c:	9409      	str	r4, [sp, #36]	; 0x24
 800998e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009990:	2301      	movs	r3, #1
 8009992:	2a00      	cmp	r2, #0
 8009994:	da0c      	bge.n	80099b0 <_vfprintf_r+0x294>
 8009996:	9908      	ldr	r1, [sp, #32]
 8009998:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800999a:	2400      	movs	r4, #0
 800999c:	424b      	negs	r3, r1
 800999e:	4194      	sbcs	r4, r2
 80099a0:	9308      	str	r3, [sp, #32]
 80099a2:	9409      	str	r4, [sp, #36]	; 0x24
 80099a4:	231f      	movs	r3, #31
 80099a6:	222d      	movs	r2, #45	; 0x2d
 80099a8:	a918      	add	r1, sp, #96	; 0x60
 80099aa:	185b      	adds	r3, r3, r1
 80099ac:	701a      	strb	r2, [r3, #0]
 80099ae:	2301      	movs	r3, #1
 80099b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099b2:	9a08      	ldr	r2, [sp, #32]
 80099b4:	430a      	orrs	r2, r1
 80099b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099b8:	3101      	adds	r1, #1
 80099ba:	d101      	bne.n	80099c0 <_vfprintf_r+0x2a4>
 80099bc:	f000 ff8e 	bl	800a8dc <_vfprintf_r+0x11c0>
 80099c0:	2180      	movs	r1, #128	; 0x80
 80099c2:	9d07      	ldr	r5, [sp, #28]
 80099c4:	438d      	bics	r5, r1
 80099c6:	2a00      	cmp	r2, #0
 80099c8:	d001      	beq.n	80099ce <_vfprintf_r+0x2b2>
 80099ca:	f000 ff8c 	bl	800a8e6 <_vfprintf_r+0x11ca>
 80099ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80099d0:	2a00      	cmp	r2, #0
 80099d2:	d101      	bne.n	80099d8 <_vfprintf_r+0x2bc>
 80099d4:	f000 fc3f 	bl	800a256 <_vfprintf_r+0xb3a>
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d101      	bne.n	80099e0 <_vfprintf_r+0x2c4>
 80099dc:	f000 fbf2 	bl	800a1c4 <_vfprintf_r+0xaa8>
 80099e0:	2b02      	cmp	r3, #2
 80099e2:	d101      	bne.n	80099e8 <_vfprintf_r+0x2cc>
 80099e4:	f000 fc19 	bl	800a21a <_vfprintf_r+0xafe>
 80099e8:	2300      	movs	r3, #0
 80099ea:	2400      	movs	r4, #0
 80099ec:	9308      	str	r3, [sp, #32]
 80099ee:	9409      	str	r4, [sp, #36]	; 0x24
 80099f0:	f000 ff7f 	bl	800a8f2 <_vfprintf_r+0x11d6>
 80099f4:	0800cce0 	.word	0x0800cce0
 80099f8:	ffffdfff 	.word	0xffffdfff
 80099fc:	0800cd00 	.word	0x0800cd00
 8009a00:	0800ccc0 	.word	0x0800ccc0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d003      	beq.n	8009a10 <_vfprintf_r+0x2f4>
 8009a08:	231f      	movs	r3, #31
 8009a0a:	a918      	add	r1, sp, #96	; 0x60
 8009a0c:	185b      	adds	r3, r3, r1
 8009a0e:	701a      	strb	r2, [r3, #0]
 8009a10:	4b95      	ldr	r3, [pc, #596]	; (8009c68 <_vfprintf_r+0x54c>)
 8009a12:	931a      	str	r3, [sp, #104]	; 0x68
 8009a14:	2320      	movs	r3, #32
 8009a16:	9a07      	ldr	r2, [sp, #28]
 8009a18:	4013      	ands	r3, r2
 8009a1a:	d100      	bne.n	8009a1e <_vfprintf_r+0x302>
 8009a1c:	e3b5      	b.n	800a18a <_vfprintf_r+0xa6e>
 8009a1e:	2307      	movs	r3, #7
 8009a20:	3407      	adds	r4, #7
 8009a22:	439c      	bics	r4, r3
 8009a24:	0023      	movs	r3, r4
 8009a26:	3308      	adds	r3, #8
 8009a28:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a2a:	6823      	ldr	r3, [r4, #0]
 8009a2c:	6864      	ldr	r4, [r4, #4]
 8009a2e:	9308      	str	r3, [sp, #32]
 8009a30:	9409      	str	r4, [sp, #36]	; 0x24
 8009a32:	9a07      	ldr	r2, [sp, #28]
 8009a34:	2302      	movs	r3, #2
 8009a36:	07d2      	lsls	r2, r2, #31
 8009a38:	d400      	bmi.n	8009a3c <_vfprintf_r+0x320>
 8009a3a:	e320      	b.n	800a07e <_vfprintf_r+0x962>
 8009a3c:	9a08      	ldr	r2, [sp, #32]
 8009a3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009a40:	430a      	orrs	r2, r1
 8009a42:	d100      	bne.n	8009a46 <_vfprintf_r+0x32a>
 8009a44:	e31b      	b.n	800a07e <_vfprintf_r+0x962>
 8009a46:	2130      	movs	r1, #48	; 0x30
 8009a48:	aa20      	add	r2, sp, #128	; 0x80
 8009a4a:	7011      	strb	r1, [r2, #0]
 8009a4c:	2034      	movs	r0, #52	; 0x34
 8009a4e:	4669      	mov	r1, sp
 8009a50:	1809      	adds	r1, r1, r0
 8009a52:	7809      	ldrb	r1, [r1, #0]
 8009a54:	7051      	strb	r1, [r2, #1]
 8009a56:	9a07      	ldr	r2, [sp, #28]
 8009a58:	431a      	orrs	r2, r3
 8009a5a:	9207      	str	r2, [sp, #28]
 8009a5c:	e30f      	b.n	800a07e <_vfprintf_r+0x962>
 8009a5e:	2a00      	cmp	r2, #0
 8009a60:	d000      	beq.n	8009a64 <_vfprintf_r+0x348>
 8009a62:	e77e      	b.n	8009962 <_vfprintf_r+0x246>
 8009a64:	2301      	movs	r3, #1
 8009a66:	2220      	movs	r2, #32
 8009a68:	e77b      	b.n	8009962 <_vfprintf_r+0x246>
 8009a6a:	2101      	movs	r1, #1
 8009a6c:	9807      	ldr	r0, [sp, #28]
 8009a6e:	4308      	orrs	r0, r1
 8009a70:	9007      	str	r0, [sp, #28]
 8009a72:	e776      	b.n	8009962 <_vfprintf_r+0x246>
 8009a74:	6821      	ldr	r1, [r4, #0]
 8009a76:	3404      	adds	r4, #4
 8009a78:	9114      	str	r1, [sp, #80]	; 0x50
 8009a7a:	2900      	cmp	r1, #0
 8009a7c:	db00      	blt.n	8009a80 <_vfprintf_r+0x364>
 8009a7e:	e770      	b.n	8009962 <_vfprintf_r+0x246>
 8009a80:	4249      	negs	r1, r1
 8009a82:	9114      	str	r1, [sp, #80]	; 0x50
 8009a84:	2104      	movs	r1, #4
 8009a86:	e7f1      	b.n	8009a6c <_vfprintf_r+0x350>
 8009a88:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009a8a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009a8c:	7800      	ldrb	r0, [r0, #0]
 8009a8e:	3101      	adds	r1, #1
 8009a90:	900d      	str	r0, [sp, #52]	; 0x34
 8009a92:	282a      	cmp	r0, #42	; 0x2a
 8009a94:	d009      	beq.n	8009aaa <_vfprintf_r+0x38e>
 8009a96:	2000      	movs	r0, #0
 8009a98:	900b      	str	r0, [sp, #44]	; 0x2c
 8009a9a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8009a9c:	0008      	movs	r0, r1
 8009a9e:	3d30      	subs	r5, #48	; 0x30
 8009aa0:	46ac      	mov	ip, r5
 8009aa2:	2d09      	cmp	r5, #9
 8009aa4:	d90c      	bls.n	8009ac0 <_vfprintf_r+0x3a4>
 8009aa6:	9011      	str	r0, [sp, #68]	; 0x44
 8009aa8:	e6f6      	b.n	8009898 <_vfprintf_r+0x17c>
 8009aaa:	1d20      	adds	r0, r4, #4
 8009aac:	6824      	ldr	r4, [r4, #0]
 8009aae:	940b      	str	r4, [sp, #44]	; 0x2c
 8009ab0:	2c00      	cmp	r4, #0
 8009ab2:	da02      	bge.n	8009aba <_vfprintf_r+0x39e>
 8009ab4:	2401      	movs	r4, #1
 8009ab6:	4264      	negs	r4, r4
 8009ab8:	940b      	str	r4, [sp, #44]	; 0x2c
 8009aba:	0004      	movs	r4, r0
 8009abc:	9111      	str	r1, [sp, #68]	; 0x44
 8009abe:	e750      	b.n	8009962 <_vfprintf_r+0x246>
 8009ac0:	250a      	movs	r5, #10
 8009ac2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009ac4:	4368      	muls	r0, r5
 8009ac6:	4460      	add	r0, ip
 8009ac8:	900b      	str	r0, [sp, #44]	; 0x2c
 8009aca:	7808      	ldrb	r0, [r1, #0]
 8009acc:	3101      	adds	r1, #1
 8009ace:	900d      	str	r0, [sp, #52]	; 0x34
 8009ad0:	e7e3      	b.n	8009a9a <_vfprintf_r+0x37e>
 8009ad2:	2180      	movs	r1, #128	; 0x80
 8009ad4:	e7ca      	b.n	8009a6c <_vfprintf_r+0x350>
 8009ad6:	2100      	movs	r1, #0
 8009ad8:	9114      	str	r1, [sp, #80]	; 0x50
 8009ada:	200a      	movs	r0, #10
 8009adc:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009ade:	4341      	muls	r1, r0
 8009ae0:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009ae2:	3830      	subs	r0, #48	; 0x30
 8009ae4:	1841      	adds	r1, r0, r1
 8009ae6:	9114      	str	r1, [sp, #80]	; 0x50
 8009ae8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009aea:	1c48      	adds	r0, r1, #1
 8009aec:	7809      	ldrb	r1, [r1, #0]
 8009aee:	9011      	str	r0, [sp, #68]	; 0x44
 8009af0:	910d      	str	r1, [sp, #52]	; 0x34
 8009af2:	3930      	subs	r1, #48	; 0x30
 8009af4:	2909      	cmp	r1, #9
 8009af6:	d9f0      	bls.n	8009ada <_vfprintf_r+0x3be>
 8009af8:	e7d5      	b.n	8009aa6 <_vfprintf_r+0x38a>
 8009afa:	2108      	movs	r1, #8
 8009afc:	e7b6      	b.n	8009a6c <_vfprintf_r+0x350>
 8009afe:	2140      	movs	r1, #64	; 0x40
 8009b00:	e7b4      	b.n	8009a6c <_vfprintf_r+0x350>
 8009b02:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009b04:	7809      	ldrb	r1, [r1, #0]
 8009b06:	296c      	cmp	r1, #108	; 0x6c
 8009b08:	d105      	bne.n	8009b16 <_vfprintf_r+0x3fa>
 8009b0a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009b0c:	3101      	adds	r1, #1
 8009b0e:	9111      	str	r1, [sp, #68]	; 0x44
 8009b10:	9907      	ldr	r1, [sp, #28]
 8009b12:	2020      	movs	r0, #32
 8009b14:	e001      	b.n	8009b1a <_vfprintf_r+0x3fe>
 8009b16:	2010      	movs	r0, #16
 8009b18:	9907      	ldr	r1, [sp, #28]
 8009b1a:	4301      	orrs	r1, r0
 8009b1c:	9107      	str	r1, [sp, #28]
 8009b1e:	e720      	b.n	8009962 <_vfprintf_r+0x246>
 8009b20:	1d23      	adds	r3, r4, #4
 8009b22:	6822      	ldr	r2, [r4, #0]
 8009b24:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b26:	ab2a      	add	r3, sp, #168	; 0xa8
 8009b28:	701a      	strb	r2, [r3, #0]
 8009b2a:	221f      	movs	r2, #31
 8009b2c:	2400      	movs	r4, #0
 8009b2e:	a918      	add	r1, sp, #96	; 0x60
 8009b30:	1852      	adds	r2, r2, r1
 8009b32:	7014      	strb	r4, [r2, #0]
 8009b34:	2201      	movs	r2, #1
 8009b36:	920b      	str	r2, [sp, #44]	; 0x2c
 8009b38:	9410      	str	r4, [sp, #64]	; 0x40
 8009b3a:	930c      	str	r3, [sp, #48]	; 0x30
 8009b3c:	e13e      	b.n	8009dbc <_vfprintf_r+0x6a0>
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d003      	beq.n	8009b4a <_vfprintf_r+0x42e>
 8009b42:	231f      	movs	r3, #31
 8009b44:	a918      	add	r1, sp, #96	; 0x60
 8009b46:	185b      	adds	r3, r3, r1
 8009b48:	701a      	strb	r2, [r3, #0]
 8009b4a:	2310      	movs	r3, #16
 8009b4c:	9a07      	ldr	r2, [sp, #28]
 8009b4e:	431a      	orrs	r2, r3
 8009b50:	9207      	str	r2, [sp, #28]
 8009b52:	e70e      	b.n	8009972 <_vfprintf_r+0x256>
 8009b54:	9b07      	ldr	r3, [sp, #28]
 8009b56:	1d22      	adds	r2, r4, #4
 8009b58:	06db      	lsls	r3, r3, #27
 8009b5a:	d505      	bpl.n	8009b68 <_vfprintf_r+0x44c>
 8009b5c:	6823      	ldr	r3, [r4, #0]
 8009b5e:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b60:	9308      	str	r3, [sp, #32]
 8009b62:	17db      	asrs	r3, r3, #31
 8009b64:	9309      	str	r3, [sp, #36]	; 0x24
 8009b66:	e712      	b.n	800998e <_vfprintf_r+0x272>
 8009b68:	9907      	ldr	r1, [sp, #28]
 8009b6a:	6823      	ldr	r3, [r4, #0]
 8009b6c:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b6e:	0649      	lsls	r1, r1, #25
 8009b70:	d5f6      	bpl.n	8009b60 <_vfprintf_r+0x444>
 8009b72:	b21b      	sxth	r3, r3
 8009b74:	e7f4      	b.n	8009b60 <_vfprintf_r+0x444>
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d003      	beq.n	8009b82 <_vfprintf_r+0x466>
 8009b7a:	231f      	movs	r3, #31
 8009b7c:	a918      	add	r1, sp, #96	; 0x60
 8009b7e:	185b      	adds	r3, r3, r1
 8009b80:	701a      	strb	r2, [r3, #0]
 8009b82:	2307      	movs	r3, #7
 8009b84:	3407      	adds	r4, #7
 8009b86:	439c      	bics	r4, r3
 8009b88:	0023      	movs	r3, r4
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	3308      	adds	r3, #8
 8009b8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b90:	6823      	ldr	r3, [r4, #0]
 8009b92:	4252      	negs	r2, r2
 8009b94:	9316      	str	r3, [sp, #88]	; 0x58
 8009b96:	6863      	ldr	r3, [r4, #4]
 8009b98:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8009b9a:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b9e:	0028      	movs	r0, r5
 8009ba0:	005c      	lsls	r4, r3, #1
 8009ba2:	0864      	lsrs	r4, r4, #1
 8009ba4:	4b31      	ldr	r3, [pc, #196]	; (8009c6c <_vfprintf_r+0x550>)
 8009ba6:	0021      	movs	r1, r4
 8009ba8:	f7f9 f9f0 	bl	8002f8c <__aeabi_dcmpun>
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d001      	beq.n	8009bb4 <_vfprintf_r+0x498>
 8009bb0:	f000 fe7a 	bl	800a8a8 <_vfprintf_r+0x118c>
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	4b2d      	ldr	r3, [pc, #180]	; (8009c6c <_vfprintf_r+0x550>)
 8009bb8:	4252      	negs	r2, r2
 8009bba:	0028      	movs	r0, r5
 8009bbc:	0021      	movs	r1, r4
 8009bbe:	f7f6 fc5f 	bl	8000480 <__aeabi_dcmple>
 8009bc2:	2800      	cmp	r0, #0
 8009bc4:	d001      	beq.n	8009bca <_vfprintf_r+0x4ae>
 8009bc6:	f000 fe6f 	bl	800a8a8 <_vfprintf_r+0x118c>
 8009bca:	2200      	movs	r2, #0
 8009bcc:	2300      	movs	r3, #0
 8009bce:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009bd0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8009bd2:	f7f6 fc4b 	bl	800046c <__aeabi_dcmplt>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d004      	beq.n	8009be4 <_vfprintf_r+0x4c8>
 8009bda:	231f      	movs	r3, #31
 8009bdc:	222d      	movs	r2, #45	; 0x2d
 8009bde:	a918      	add	r1, sp, #96	; 0x60
 8009be0:	185b      	adds	r3, r3, r1
 8009be2:	701a      	strb	r2, [r3, #0]
 8009be4:	4b22      	ldr	r3, [pc, #136]	; (8009c70 <_vfprintf_r+0x554>)
 8009be6:	930c      	str	r3, [sp, #48]	; 0x30
 8009be8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bea:	2b47      	cmp	r3, #71	; 0x47
 8009bec:	dc01      	bgt.n	8009bf2 <_vfprintf_r+0x4d6>
 8009bee:	4b21      	ldr	r3, [pc, #132]	; (8009c74 <_vfprintf_r+0x558>)
 8009bf0:	930c      	str	r3, [sp, #48]	; 0x30
 8009bf2:	2380      	movs	r3, #128	; 0x80
 8009bf4:	2400      	movs	r4, #0
 8009bf6:	9a07      	ldr	r2, [sp, #28]
 8009bf8:	439a      	bics	r2, r3
 8009bfa:	3b7d      	subs	r3, #125	; 0x7d
 8009bfc:	9207      	str	r2, [sp, #28]
 8009bfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c00:	9410      	str	r4, [sp, #64]	; 0x40
 8009c02:	e0db      	b.n	8009dbc <_vfprintf_r+0x6a0>
 8009c04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c06:	3301      	adds	r3, #1
 8009c08:	d025      	beq.n	8009c56 <_vfprintf_r+0x53a>
 8009c0a:	2320      	movs	r3, #32
 8009c0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c0e:	439a      	bics	r2, r3
 8009c10:	2a47      	cmp	r2, #71	; 0x47
 8009c12:	d102      	bne.n	8009c1a <_vfprintf_r+0x4fe>
 8009c14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d020      	beq.n	8009c5c <_vfprintf_r+0x540>
 8009c1a:	2380      	movs	r3, #128	; 0x80
 8009c1c:	9a07      	ldr	r2, [sp, #28]
 8009c1e:	005b      	lsls	r3, r3, #1
 8009c20:	431a      	orrs	r2, r3
 8009c22:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8009c24:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009c26:	921c      	str	r2, [sp, #112]	; 0x70
 8009c28:	9310      	str	r3, [sp, #64]	; 0x40
 8009c2a:	2c00      	cmp	r4, #0
 8009c2c:	da18      	bge.n	8009c60 <_vfprintf_r+0x544>
 8009c2e:	2280      	movs	r2, #128	; 0x80
 8009c30:	0612      	lsls	r2, r2, #24
 8009c32:	0023      	movs	r3, r4
 8009c34:	4694      	mov	ip, r2
 8009c36:	4463      	add	r3, ip
 8009c38:	9315      	str	r3, [sp, #84]	; 0x54
 8009c3a:	232d      	movs	r3, #45	; 0x2d
 8009c3c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c3e:	2320      	movs	r3, #32
 8009c40:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009c42:	439c      	bics	r4, r3
 8009c44:	2c46      	cmp	r4, #70	; 0x46
 8009c46:	d017      	beq.n	8009c78 <_vfprintf_r+0x55c>
 8009c48:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009c4a:	2c45      	cmp	r4, #69	; 0x45
 8009c4c:	d101      	bne.n	8009c52 <_vfprintf_r+0x536>
 8009c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c50:	1c5d      	adds	r5, r3, #1
 8009c52:	2302      	movs	r3, #2
 8009c54:	e012      	b.n	8009c7c <_vfprintf_r+0x560>
 8009c56:	2306      	movs	r3, #6
 8009c58:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c5a:	e7de      	b.n	8009c1a <_vfprintf_r+0x4fe>
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	e7fb      	b.n	8009c58 <_vfprintf_r+0x53c>
 8009c60:	9415      	str	r4, [sp, #84]	; 0x54
 8009c62:	2300      	movs	r3, #0
 8009c64:	e7ea      	b.n	8009c3c <_vfprintf_r+0x520>
 8009c66:	46c0      	nop			; (mov r8, r8)
 8009c68:	0800cd34 	.word	0x0800cd34
 8009c6c:	7fefffff 	.word	0x7fefffff
 8009c70:	0800cd28 	.word	0x0800cd28
 8009c74:	0800cd24 	.word	0x0800cd24
 8009c78:	2303      	movs	r3, #3
 8009c7a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009c7c:	aa25      	add	r2, sp, #148	; 0x94
 8009c7e:	9204      	str	r2, [sp, #16]
 8009c80:	aa22      	add	r2, sp, #136	; 0x88
 8009c82:	9203      	str	r2, [sp, #12]
 8009c84:	aa21      	add	r2, sp, #132	; 0x84
 8009c86:	9202      	str	r2, [sp, #8]
 8009c88:	9300      	str	r3, [sp, #0]
 8009c8a:	9501      	str	r5, [sp, #4]
 8009c8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009c8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c90:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009c92:	f001 f8b3 	bl	800adfc <_dtoa_r>
 8009c96:	900c      	str	r0, [sp, #48]	; 0x30
 8009c98:	2c47      	cmp	r4, #71	; 0x47
 8009c9a:	d104      	bne.n	8009ca6 <_vfprintf_r+0x58a>
 8009c9c:	9b07      	ldr	r3, [sp, #28]
 8009c9e:	07db      	lsls	r3, r3, #31
 8009ca0:	d401      	bmi.n	8009ca6 <_vfprintf_r+0x58a>
 8009ca2:	f000 fe15 	bl	800a8d0 <_vfprintf_r+0x11b4>
 8009ca6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ca8:	195b      	adds	r3, r3, r5
 8009caa:	930e      	str	r3, [sp, #56]	; 0x38
 8009cac:	2c46      	cmp	r4, #70	; 0x46
 8009cae:	d113      	bne.n	8009cd8 <_vfprintf_r+0x5bc>
 8009cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	2b30      	cmp	r3, #48	; 0x30
 8009cb6:	d10a      	bne.n	8009cce <_vfprintf_r+0x5b2>
 8009cb8:	2200      	movs	r2, #0
 8009cba:	2300      	movs	r3, #0
 8009cbc:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009cbe:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009cc0:	f7f6 fbce 	bl	8000460 <__aeabi_dcmpeq>
 8009cc4:	2800      	cmp	r0, #0
 8009cc6:	d102      	bne.n	8009cce <_vfprintf_r+0x5b2>
 8009cc8:	2301      	movs	r3, #1
 8009cca:	1b5d      	subs	r5, r3, r5
 8009ccc:	9521      	str	r5, [sp, #132]	; 0x84
 8009cce:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009cd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cd2:	4694      	mov	ip, r2
 8009cd4:	4463      	add	r3, ip
 8009cd6:	930e      	str	r3, [sp, #56]	; 0x38
 8009cd8:	2200      	movs	r2, #0
 8009cda:	2300      	movs	r3, #0
 8009cdc:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009cde:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009ce0:	f7f6 fbbe 	bl	8000460 <__aeabi_dcmpeq>
 8009ce4:	2230      	movs	r2, #48	; 0x30
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	d100      	bne.n	8009cec <_vfprintf_r+0x5d0>
 8009cea:	e143      	b.n	8009f74 <_vfprintf_r+0x858>
 8009cec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cee:	9325      	str	r3, [sp, #148]	; 0x94
 8009cf0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009cf2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009cf4:	1a9b      	subs	r3, r3, r2
 8009cf6:	930e      	str	r3, [sp, #56]	; 0x38
 8009cf8:	2c47      	cmp	r4, #71	; 0x47
 8009cfa:	d000      	beq.n	8009cfe <_vfprintf_r+0x5e2>
 8009cfc:	e13f      	b.n	8009f7e <_vfprintf_r+0x862>
 8009cfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d00:	1cda      	adds	r2, r3, #3
 8009d02:	db03      	blt.n	8009d0c <_vfprintf_r+0x5f0>
 8009d04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d06:	429a      	cmp	r2, r3
 8009d08:	db00      	blt.n	8009d0c <_vfprintf_r+0x5f0>
 8009d0a:	e16a      	b.n	8009fe2 <_vfprintf_r+0x8c6>
 8009d0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d0e:	3b02      	subs	r3, #2
 8009d10:	930d      	str	r3, [sp, #52]	; 0x34
 8009d12:	4669      	mov	r1, sp
 8009d14:	2034      	movs	r0, #52	; 0x34
 8009d16:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009d18:	1809      	adds	r1, r1, r0
 8009d1a:	7809      	ldrb	r1, [r1, #0]
 8009d1c:	1e54      	subs	r4, r2, #1
 8009d1e:	ab23      	add	r3, sp, #140	; 0x8c
 8009d20:	9421      	str	r4, [sp, #132]	; 0x84
 8009d22:	7019      	strb	r1, [r3, #0]
 8009d24:	2c00      	cmp	r4, #0
 8009d26:	db00      	blt.n	8009d2a <_vfprintf_r+0x60e>
 8009d28:	e141      	b.n	8009fae <_vfprintf_r+0x892>
 8009d2a:	2401      	movs	r4, #1
 8009d2c:	1aa4      	subs	r4, r4, r2
 8009d2e:	222d      	movs	r2, #45	; 0x2d
 8009d30:	705a      	strb	r2, [r3, #1]
 8009d32:	2c09      	cmp	r4, #9
 8009d34:	dc00      	bgt.n	8009d38 <_vfprintf_r+0x61c>
 8009d36:	e143      	b.n	8009fc0 <_vfprintf_r+0x8a4>
 8009d38:	253b      	movs	r5, #59	; 0x3b
 8009d3a:	ab18      	add	r3, sp, #96	; 0x60
 8009d3c:	18ed      	adds	r5, r5, r3
 8009d3e:	1e6b      	subs	r3, r5, #1
 8009d40:	0020      	movs	r0, r4
 8009d42:	210a      	movs	r1, #10
 8009d44:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d46:	f7f6 fb75 	bl	8000434 <__aeabi_idivmod>
 8009d4a:	1e6b      	subs	r3, r5, #1
 8009d4c:	3130      	adds	r1, #48	; 0x30
 8009d4e:	7019      	strb	r1, [r3, #0]
 8009d50:	0020      	movs	r0, r4
 8009d52:	210a      	movs	r1, #10
 8009d54:	f7f6 fa88 	bl	8000268 <__divsi3>
 8009d58:	0004      	movs	r4, r0
 8009d5a:	2809      	cmp	r0, #9
 8009d5c:	dd00      	ble.n	8009d60 <_vfprintf_r+0x644>
 8009d5e:	e128      	b.n	8009fb2 <_vfprintf_r+0x896>
 8009d60:	232e      	movs	r3, #46	; 0x2e
 8009d62:	213b      	movs	r1, #59	; 0x3b
 8009d64:	aa18      	add	r2, sp, #96	; 0x60
 8009d66:	3d02      	subs	r5, #2
 8009d68:	3430      	adds	r4, #48	; 0x30
 8009d6a:	702c      	strb	r4, [r5, #0]
 8009d6c:	189b      	adds	r3, r3, r2
 8009d6e:	1889      	adds	r1, r1, r2
 8009d70:	001a      	movs	r2, r3
 8009d72:	428d      	cmp	r5, r1
 8009d74:	d200      	bcs.n	8009d78 <_vfprintf_r+0x65c>
 8009d76:	e11e      	b.n	8009fb6 <_vfprintf_r+0x89a>
 8009d78:	ab23      	add	r3, sp, #140	; 0x8c
 8009d7a:	1ad3      	subs	r3, r2, r3
 8009d7c:	9319      	str	r3, [sp, #100]	; 0x64
 8009d7e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009d80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d82:	4694      	mov	ip, r2
 8009d84:	4463      	add	r3, ip
 8009d86:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	dc04      	bgt.n	8009d98 <_vfprintf_r+0x67c>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	9a07      	ldr	r2, [sp, #28]
 8009d92:	401a      	ands	r2, r3
 8009d94:	9210      	str	r2, [sp, #64]	; 0x40
 8009d96:	d006      	beq.n	8009da6 <_vfprintf_r+0x68a>
 8009d98:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d9c:	4694      	mov	ip, r2
 8009d9e:	4463      	add	r3, ip
 8009da0:	930b      	str	r3, [sp, #44]	; 0x2c
 8009da2:	2300      	movs	r3, #0
 8009da4:	9310      	str	r3, [sp, #64]	; 0x40
 8009da6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d004      	beq.n	8009db6 <_vfprintf_r+0x69a>
 8009dac:	231f      	movs	r3, #31
 8009dae:	222d      	movs	r2, #45	; 0x2d
 8009db0:	a918      	add	r1, sp, #96	; 0x60
 8009db2:	185b      	adds	r3, r3, r1
 8009db4:	701a      	strb	r2, [r3, #0]
 8009db6:	2400      	movs	r4, #0
 8009db8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009dba:	9307      	str	r3, [sp, #28]
 8009dbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dbe:	9415      	str	r4, [sp, #84]	; 0x54
 8009dc0:	429c      	cmp	r4, r3
 8009dc2:	da00      	bge.n	8009dc6 <_vfprintf_r+0x6aa>
 8009dc4:	9315      	str	r3, [sp, #84]	; 0x54
 8009dc6:	231f      	movs	r3, #31
 8009dc8:	aa18      	add	r2, sp, #96	; 0x60
 8009dca:	189b      	adds	r3, r3, r2
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	1e5a      	subs	r2, r3, #1
 8009dd0:	4193      	sbcs	r3, r2
 8009dd2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009dd4:	18d3      	adds	r3, r2, r3
 8009dd6:	9315      	str	r3, [sp, #84]	; 0x54
 8009dd8:	2302      	movs	r3, #2
 8009dda:	9a07      	ldr	r2, [sp, #28]
 8009ddc:	401a      	ands	r2, r3
 8009dde:	921b      	str	r2, [sp, #108]	; 0x6c
 8009de0:	d002      	beq.n	8009de8 <_vfprintf_r+0x6cc>
 8009de2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009de4:	3302      	adds	r3, #2
 8009de6:	9315      	str	r3, [sp, #84]	; 0x54
 8009de8:	2384      	movs	r3, #132	; 0x84
 8009dea:	9a07      	ldr	r2, [sp, #28]
 8009dec:	401a      	ands	r2, r3
 8009dee:	921c      	str	r2, [sp, #112]	; 0x70
 8009df0:	d11e      	bne.n	8009e30 <_vfprintf_r+0x714>
 8009df2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009df4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009df6:	1a9d      	subs	r5, r3, r2
 8009df8:	2d00      	cmp	r5, #0
 8009dfa:	dd19      	ble.n	8009e30 <_vfprintf_r+0x714>
 8009dfc:	4bc7      	ldr	r3, [pc, #796]	; (800a11c <_vfprintf_r+0xa00>)
 8009dfe:	603b      	str	r3, [r7, #0]
 8009e00:	2d10      	cmp	r5, #16
 8009e02:	dd00      	ble.n	8009e06 <_vfprintf_r+0x6ea>
 8009e04:	e24e      	b.n	800a2a4 <_vfprintf_r+0xb88>
 8009e06:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009e08:	607d      	str	r5, [r7, #4]
 8009e0a:	195d      	adds	r5, r3, r5
 8009e0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e0e:	9529      	str	r5, [sp, #164]	; 0xa4
 8009e10:	931d      	str	r3, [sp, #116]	; 0x74
 8009e12:	3301      	adds	r3, #1
 8009e14:	9328      	str	r3, [sp, #160]	; 0xa0
 8009e16:	3708      	adds	r7, #8
 8009e18:	2b07      	cmp	r3, #7
 8009e1a:	dd09      	ble.n	8009e30 <_vfprintf_r+0x714>
 8009e1c:	aa27      	add	r2, sp, #156	; 0x9c
 8009e1e:	0031      	movs	r1, r6
 8009e20:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009e22:	f002 f955 	bl	800c0d0 <__sprint_r>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	d001      	beq.n	8009e2e <_vfprintf_r+0x712>
 8009e2a:	f000 fd09 	bl	800a840 <_vfprintf_r+0x1124>
 8009e2e:	af34      	add	r7, sp, #208	; 0xd0
 8009e30:	231f      	movs	r3, #31
 8009e32:	aa18      	add	r2, sp, #96	; 0x60
 8009e34:	189b      	adds	r3, r3, r2
 8009e36:	781a      	ldrb	r2, [r3, #0]
 8009e38:	2a00      	cmp	r2, #0
 8009e3a:	d016      	beq.n	8009e6a <_vfprintf_r+0x74e>
 8009e3c:	603b      	str	r3, [r7, #0]
 8009e3e:	2301      	movs	r3, #1
 8009e40:	607b      	str	r3, [r7, #4]
 8009e42:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009e44:	3708      	adds	r7, #8
 8009e46:	3301      	adds	r3, #1
 8009e48:	9329      	str	r3, [sp, #164]	; 0xa4
 8009e4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e4c:	931d      	str	r3, [sp, #116]	; 0x74
 8009e4e:	3301      	adds	r3, #1
 8009e50:	9328      	str	r3, [sp, #160]	; 0xa0
 8009e52:	2b07      	cmp	r3, #7
 8009e54:	dd09      	ble.n	8009e6a <_vfprintf_r+0x74e>
 8009e56:	aa27      	add	r2, sp, #156	; 0x9c
 8009e58:	0031      	movs	r1, r6
 8009e5a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009e5c:	f002 f938 	bl	800c0d0 <__sprint_r>
 8009e60:	2800      	cmp	r0, #0
 8009e62:	d001      	beq.n	8009e68 <_vfprintf_r+0x74c>
 8009e64:	f000 fcec 	bl	800a840 <_vfprintf_r+0x1124>
 8009e68:	af34      	add	r7, sp, #208	; 0xd0
 8009e6a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d017      	beq.n	8009ea0 <_vfprintf_r+0x784>
 8009e70:	ab20      	add	r3, sp, #128	; 0x80
 8009e72:	603b      	str	r3, [r7, #0]
 8009e74:	2302      	movs	r3, #2
 8009e76:	607b      	str	r3, [r7, #4]
 8009e78:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009e7a:	3708      	adds	r7, #8
 8009e7c:	3302      	adds	r3, #2
 8009e7e:	9329      	str	r3, [sp, #164]	; 0xa4
 8009e80:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e82:	931b      	str	r3, [sp, #108]	; 0x6c
 8009e84:	3301      	adds	r3, #1
 8009e86:	9328      	str	r3, [sp, #160]	; 0xa0
 8009e88:	2b07      	cmp	r3, #7
 8009e8a:	dd09      	ble.n	8009ea0 <_vfprintf_r+0x784>
 8009e8c:	aa27      	add	r2, sp, #156	; 0x9c
 8009e8e:	0031      	movs	r1, r6
 8009e90:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009e92:	f002 f91d 	bl	800c0d0 <__sprint_r>
 8009e96:	2800      	cmp	r0, #0
 8009e98:	d001      	beq.n	8009e9e <_vfprintf_r+0x782>
 8009e9a:	f000 fcd1 	bl	800a840 <_vfprintf_r+0x1124>
 8009e9e:	af34      	add	r7, sp, #208	; 0xd0
 8009ea0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009ea2:	2b80      	cmp	r3, #128	; 0x80
 8009ea4:	d11e      	bne.n	8009ee4 <_vfprintf_r+0x7c8>
 8009ea6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ea8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009eaa:	1a9d      	subs	r5, r3, r2
 8009eac:	2d00      	cmp	r5, #0
 8009eae:	dd19      	ble.n	8009ee4 <_vfprintf_r+0x7c8>
 8009eb0:	4b9b      	ldr	r3, [pc, #620]	; (800a120 <_vfprintf_r+0xa04>)
 8009eb2:	603b      	str	r3, [r7, #0]
 8009eb4:	2d10      	cmp	r5, #16
 8009eb6:	dd00      	ble.n	8009eba <_vfprintf_r+0x79e>
 8009eb8:	e20b      	b.n	800a2d2 <_vfprintf_r+0xbb6>
 8009eba:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009ebc:	607d      	str	r5, [r7, #4]
 8009ebe:	195d      	adds	r5, r3, r5
 8009ec0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ec2:	9529      	str	r5, [sp, #164]	; 0xa4
 8009ec4:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	9328      	str	r3, [sp, #160]	; 0xa0
 8009eca:	3708      	adds	r7, #8
 8009ecc:	2b07      	cmp	r3, #7
 8009ece:	dd09      	ble.n	8009ee4 <_vfprintf_r+0x7c8>
 8009ed0:	aa27      	add	r2, sp, #156	; 0x9c
 8009ed2:	0031      	movs	r1, r6
 8009ed4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009ed6:	f002 f8fb 	bl	800c0d0 <__sprint_r>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d001      	beq.n	8009ee2 <_vfprintf_r+0x7c6>
 8009ede:	f000 fcaf 	bl	800a840 <_vfprintf_r+0x1124>
 8009ee2:	af34      	add	r7, sp, #208	; 0xd0
 8009ee4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ee6:	2510      	movs	r5, #16
 8009ee8:	1ae4      	subs	r4, r4, r3
 8009eea:	2c00      	cmp	r4, #0
 8009eec:	dd00      	ble.n	8009ef0 <_vfprintf_r+0x7d4>
 8009eee:	e21c      	b.n	800a32a <_vfprintf_r+0xc0e>
 8009ef0:	9b07      	ldr	r3, [sp, #28]
 8009ef2:	05db      	lsls	r3, r3, #23
 8009ef4:	d500      	bpl.n	8009ef8 <_vfprintf_r+0x7dc>
 8009ef6:	e232      	b.n	800a35e <_vfprintf_r+0xc42>
 8009ef8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009efa:	603b      	str	r3, [r7, #0]
 8009efc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009efe:	607b      	str	r3, [r7, #4]
 8009f00:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009f02:	3708      	adds	r7, #8
 8009f04:	930c      	str	r3, [sp, #48]	; 0x30
 8009f06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f0a:	4694      	mov	ip, r2
 8009f0c:	4463      	add	r3, ip
 8009f0e:	9329      	str	r3, [sp, #164]	; 0xa4
 8009f10:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009f12:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f14:	3301      	adds	r3, #1
 8009f16:	9328      	str	r3, [sp, #160]	; 0xa0
 8009f18:	2b07      	cmp	r3, #7
 8009f1a:	dd09      	ble.n	8009f30 <_vfprintf_r+0x814>
 8009f1c:	aa27      	add	r2, sp, #156	; 0x9c
 8009f1e:	0031      	movs	r1, r6
 8009f20:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009f22:	f002 f8d5 	bl	800c0d0 <__sprint_r>
 8009f26:	2800      	cmp	r0, #0
 8009f28:	d001      	beq.n	8009f2e <_vfprintf_r+0x812>
 8009f2a:	f000 fc89 	bl	800a840 <_vfprintf_r+0x1124>
 8009f2e:	af34      	add	r7, sp, #208	; 0xd0
 8009f30:	9b07      	ldr	r3, [sp, #28]
 8009f32:	075b      	lsls	r3, r3, #29
 8009f34:	d501      	bpl.n	8009f3a <_vfprintf_r+0x81e>
 8009f36:	f000 fc62 	bl	800a7fe <_vfprintf_r+0x10e2>
 8009f3a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009f3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f3e:	4299      	cmp	r1, r3
 8009f40:	da00      	bge.n	8009f44 <_vfprintf_r+0x828>
 8009f42:	0019      	movs	r1, r3
 8009f44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f46:	185b      	adds	r3, r3, r1
 8009f48:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f4a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009f4c:	9307      	str	r3, [sp, #28]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d008      	beq.n	8009f64 <_vfprintf_r+0x848>
 8009f52:	aa27      	add	r2, sp, #156	; 0x9c
 8009f54:	0031      	movs	r1, r6
 8009f56:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009f58:	f002 f8ba 	bl	800c0d0 <__sprint_r>
 8009f5c:	2800      	cmp	r0, #0
 8009f5e:	d001      	beq.n	8009f64 <_vfprintf_r+0x848>
 8009f60:	f000 fc6e 	bl	800a840 <_vfprintf_r+0x1124>
 8009f64:	2300      	movs	r3, #0
 8009f66:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8009f68:	9328      	str	r3, [sp, #160]	; 0xa0
 8009f6a:	af34      	add	r7, sp, #208	; 0xd0
 8009f6c:	e455      	b.n	800981a <_vfprintf_r+0xfe>
 8009f6e:	1c59      	adds	r1, r3, #1
 8009f70:	9125      	str	r1, [sp, #148]	; 0x94
 8009f72:	701a      	strb	r2, [r3, #0]
 8009f74:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009f76:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009f78:	4299      	cmp	r1, r3
 8009f7a:	d8f8      	bhi.n	8009f6e <_vfprintf_r+0x852>
 8009f7c:	e6b8      	b.n	8009cf0 <_vfprintf_r+0x5d4>
 8009f7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f80:	2b65      	cmp	r3, #101	; 0x65
 8009f82:	dc00      	bgt.n	8009f86 <_vfprintf_r+0x86a>
 8009f84:	e6c5      	b.n	8009d12 <_vfprintf_r+0x5f6>
 8009f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f88:	2b66      	cmp	r3, #102	; 0x66
 8009f8a:	d12a      	bne.n	8009fe2 <_vfprintf_r+0x8c6>
 8009f8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	dd1d      	ble.n	8009fce <_vfprintf_r+0x8b2>
 8009f92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f94:	2a00      	cmp	r2, #0
 8009f96:	d102      	bne.n	8009f9e <_vfprintf_r+0x882>
 8009f98:	9a07      	ldr	r2, [sp, #28]
 8009f9a:	07d2      	lsls	r2, r2, #31
 8009f9c:	d503      	bpl.n	8009fa6 <_vfprintf_r+0x88a>
 8009f9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009fa0:	189b      	adds	r3, r3, r2
 8009fa2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009fa4:	189b      	adds	r3, r3, r2
 8009fa6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009fa8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009faa:	9210      	str	r2, [sp, #64]	; 0x40
 8009fac:	e6fb      	b.n	8009da6 <_vfprintf_r+0x68a>
 8009fae:	222b      	movs	r2, #43	; 0x2b
 8009fb0:	e6be      	b.n	8009d30 <_vfprintf_r+0x614>
 8009fb2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009fb4:	e6c3      	b.n	8009d3e <_vfprintf_r+0x622>
 8009fb6:	782a      	ldrb	r2, [r5, #0]
 8009fb8:	3501      	adds	r5, #1
 8009fba:	701a      	strb	r2, [r3, #0]
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	e6d7      	b.n	8009d70 <_vfprintf_r+0x654>
 8009fc0:	2230      	movs	r2, #48	; 0x30
 8009fc2:	ab23      	add	r3, sp, #140	; 0x8c
 8009fc4:	18a4      	adds	r4, r4, r2
 8009fc6:	709a      	strb	r2, [r3, #2]
 8009fc8:	70dc      	strb	r4, [r3, #3]
 8009fca:	aa24      	add	r2, sp, #144	; 0x90
 8009fcc:	e6d4      	b.n	8009d78 <_vfprintf_r+0x65c>
 8009fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d103      	bne.n	8009fdc <_vfprintf_r+0x8c0>
 8009fd4:	9a07      	ldr	r2, [sp, #28]
 8009fd6:	3301      	adds	r3, #1
 8009fd8:	421a      	tst	r2, r3
 8009fda:	d0e4      	beq.n	8009fa6 <_vfprintf_r+0x88a>
 8009fdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009fde:	3301      	adds	r3, #1
 8009fe0:	e7df      	b.n	8009fa2 <_vfprintf_r+0x886>
 8009fe2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009fe4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fe6:	429a      	cmp	r2, r3
 8009fe8:	db07      	blt.n	8009ffa <_vfprintf_r+0x8de>
 8009fea:	9b07      	ldr	r3, [sp, #28]
 8009fec:	07db      	lsls	r3, r3, #31
 8009fee:	d50e      	bpl.n	800a00e <_vfprintf_r+0x8f2>
 8009ff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ff2:	18d3      	adds	r3, r2, r3
 8009ff4:	2267      	movs	r2, #103	; 0x67
 8009ff6:	920d      	str	r2, [sp, #52]	; 0x34
 8009ff8:	e7d5      	b.n	8009fa6 <_vfprintf_r+0x88a>
 8009ffa:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009ffc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ffe:	185b      	adds	r3, r3, r1
 800a000:	2167      	movs	r1, #103	; 0x67
 800a002:	910d      	str	r1, [sp, #52]	; 0x34
 800a004:	2a00      	cmp	r2, #0
 800a006:	dcce      	bgt.n	8009fa6 <_vfprintf_r+0x88a>
 800a008:	1a9b      	subs	r3, r3, r2
 800a00a:	3301      	adds	r3, #1
 800a00c:	e7cb      	b.n	8009fa6 <_vfprintf_r+0x88a>
 800a00e:	0013      	movs	r3, r2
 800a010:	e7f0      	b.n	8009ff4 <_vfprintf_r+0x8d8>
 800a012:	2b00      	cmp	r3, #0
 800a014:	d003      	beq.n	800a01e <_vfprintf_r+0x902>
 800a016:	231f      	movs	r3, #31
 800a018:	a918      	add	r1, sp, #96	; 0x60
 800a01a:	185b      	adds	r3, r3, r1
 800a01c:	701a      	strb	r2, [r3, #0]
 800a01e:	9a07      	ldr	r2, [sp, #28]
 800a020:	1d23      	adds	r3, r4, #4
 800a022:	0692      	lsls	r2, r2, #26
 800a024:	d507      	bpl.n	800a036 <_vfprintf_r+0x91a>
 800a026:	6822      	ldr	r2, [r4, #0]
 800a028:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a02a:	6011      	str	r1, [r2, #0]
 800a02c:	17c9      	asrs	r1, r1, #31
 800a02e:	6051      	str	r1, [r2, #4]
 800a030:	001c      	movs	r4, r3
 800a032:	f7ff fbf2 	bl	800981a <_vfprintf_r+0xfe>
 800a036:	9a07      	ldr	r2, [sp, #28]
 800a038:	06d2      	lsls	r2, r2, #27
 800a03a:	d503      	bpl.n	800a044 <_vfprintf_r+0x928>
 800a03c:	6822      	ldr	r2, [r4, #0]
 800a03e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a040:	6011      	str	r1, [r2, #0]
 800a042:	e7f5      	b.n	800a030 <_vfprintf_r+0x914>
 800a044:	9a07      	ldr	r2, [sp, #28]
 800a046:	0652      	lsls	r2, r2, #25
 800a048:	d5f8      	bpl.n	800a03c <_vfprintf_r+0x920>
 800a04a:	4669      	mov	r1, sp
 800a04c:	204c      	movs	r0, #76	; 0x4c
 800a04e:	1809      	adds	r1, r1, r0
 800a050:	6822      	ldr	r2, [r4, #0]
 800a052:	8809      	ldrh	r1, [r1, #0]
 800a054:	8011      	strh	r1, [r2, #0]
 800a056:	e7eb      	b.n	800a030 <_vfprintf_r+0x914>
 800a058:	2310      	movs	r3, #16
 800a05a:	9a07      	ldr	r2, [sp, #28]
 800a05c:	431a      	orrs	r2, r3
 800a05e:	9207      	str	r2, [sp, #28]
 800a060:	2120      	movs	r1, #32
 800a062:	9b07      	ldr	r3, [sp, #28]
 800a064:	4019      	ands	r1, r3
 800a066:	d010      	beq.n	800a08a <_vfprintf_r+0x96e>
 800a068:	2307      	movs	r3, #7
 800a06a:	3407      	adds	r4, #7
 800a06c:	439c      	bics	r4, r3
 800a06e:	0023      	movs	r3, r4
 800a070:	3308      	adds	r3, #8
 800a072:	930f      	str	r3, [sp, #60]	; 0x3c
 800a074:	6823      	ldr	r3, [r4, #0]
 800a076:	6864      	ldr	r4, [r4, #4]
 800a078:	9308      	str	r3, [sp, #32]
 800a07a:	9409      	str	r4, [sp, #36]	; 0x24
 800a07c:	2300      	movs	r3, #0
 800a07e:	221f      	movs	r2, #31
 800a080:	2100      	movs	r1, #0
 800a082:	a818      	add	r0, sp, #96	; 0x60
 800a084:	1812      	adds	r2, r2, r0
 800a086:	7011      	strb	r1, [r2, #0]
 800a088:	e492      	b.n	80099b0 <_vfprintf_r+0x294>
 800a08a:	2210      	movs	r2, #16
 800a08c:	9b07      	ldr	r3, [sp, #28]
 800a08e:	1d20      	adds	r0, r4, #4
 800a090:	401a      	ands	r2, r3
 800a092:	d004      	beq.n	800a09e <_vfprintf_r+0x982>
 800a094:	6823      	ldr	r3, [r4, #0]
 800a096:	900f      	str	r0, [sp, #60]	; 0x3c
 800a098:	9308      	str	r3, [sp, #32]
 800a09a:	9109      	str	r1, [sp, #36]	; 0x24
 800a09c:	e7ee      	b.n	800a07c <_vfprintf_r+0x960>
 800a09e:	2340      	movs	r3, #64	; 0x40
 800a0a0:	9907      	ldr	r1, [sp, #28]
 800a0a2:	900f      	str	r0, [sp, #60]	; 0x3c
 800a0a4:	400b      	ands	r3, r1
 800a0a6:	d004      	beq.n	800a0b2 <_vfprintf_r+0x996>
 800a0a8:	6823      	ldr	r3, [r4, #0]
 800a0aa:	9209      	str	r2, [sp, #36]	; 0x24
 800a0ac:	b29b      	uxth	r3, r3
 800a0ae:	9308      	str	r3, [sp, #32]
 800a0b0:	e7e4      	b.n	800a07c <_vfprintf_r+0x960>
 800a0b2:	6822      	ldr	r2, [r4, #0]
 800a0b4:	9309      	str	r3, [sp, #36]	; 0x24
 800a0b6:	9208      	str	r2, [sp, #32]
 800a0b8:	e7e1      	b.n	800a07e <_vfprintf_r+0x962>
 800a0ba:	1d23      	adds	r3, r4, #4
 800a0bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0be:	6823      	ldr	r3, [r4, #0]
 800a0c0:	2078      	movs	r0, #120	; 0x78
 800a0c2:	9308      	str	r3, [sp, #32]
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	2130      	movs	r1, #48	; 0x30
 800a0c8:	9a07      	ldr	r2, [sp, #28]
 800a0ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a0cc:	3302      	adds	r3, #2
 800a0ce:	431a      	orrs	r2, r3
 800a0d0:	9207      	str	r2, [sp, #28]
 800a0d2:	aa20      	add	r2, sp, #128	; 0x80
 800a0d4:	7011      	strb	r1, [r2, #0]
 800a0d6:	7050      	strb	r0, [r2, #1]
 800a0d8:	4a12      	ldr	r2, [pc, #72]	; (800a124 <_vfprintf_r+0xa08>)
 800a0da:	900d      	str	r0, [sp, #52]	; 0x34
 800a0dc:	921a      	str	r2, [sp, #104]	; 0x68
 800a0de:	e7ce      	b.n	800a07e <_vfprintf_r+0x962>
 800a0e0:	1d23      	adds	r3, r4, #4
 800a0e2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	2400      	movs	r4, #0
 800a0e8:	930c      	str	r3, [sp, #48]	; 0x30
 800a0ea:	231f      	movs	r3, #31
 800a0ec:	aa18      	add	r2, sp, #96	; 0x60
 800a0ee:	189b      	adds	r3, r3, r2
 800a0f0:	701c      	strb	r4, [r3, #0]
 800a0f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	d00b      	beq.n	800a110 <_vfprintf_r+0x9f4>
 800a0f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a0fa:	0021      	movs	r1, r4
 800a0fc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a0fe:	f7fe ff1d 	bl	8008f3c <memchr>
 800a102:	42a0      	cmp	r0, r4
 800a104:	d100      	bne.n	800a108 <_vfprintf_r+0x9ec>
 800a106:	e0cb      	b.n	800a2a0 <_vfprintf_r+0xb84>
 800a108:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a10a:	1ac3      	subs	r3, r0, r3
 800a10c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a10e:	e577      	b.n	8009c00 <_vfprintf_r+0x4e4>
 800a110:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a112:	f7f6 f803 	bl	800011c <strlen>
 800a116:	900b      	str	r0, [sp, #44]	; 0x2c
 800a118:	e572      	b.n	8009c00 <_vfprintf_r+0x4e4>
 800a11a:	46c0      	nop			; (mov r8, r8)
 800a11c:	0800cd58 	.word	0x0800cd58
 800a120:	0800cd68 	.word	0x0800cd68
 800a124:	0800cd45 	.word	0x0800cd45
 800a128:	2310      	movs	r3, #16
 800a12a:	9a07      	ldr	r2, [sp, #28]
 800a12c:	431a      	orrs	r2, r3
 800a12e:	9207      	str	r2, [sp, #28]
 800a130:	2320      	movs	r3, #32
 800a132:	9a07      	ldr	r2, [sp, #28]
 800a134:	4013      	ands	r3, r2
 800a136:	d00b      	beq.n	800a150 <_vfprintf_r+0xa34>
 800a138:	2307      	movs	r3, #7
 800a13a:	3407      	adds	r4, #7
 800a13c:	439c      	bics	r4, r3
 800a13e:	0023      	movs	r3, r4
 800a140:	3308      	adds	r3, #8
 800a142:	930f      	str	r3, [sp, #60]	; 0x3c
 800a144:	6823      	ldr	r3, [r4, #0]
 800a146:	6864      	ldr	r4, [r4, #4]
 800a148:	9308      	str	r3, [sp, #32]
 800a14a:	9409      	str	r4, [sp, #36]	; 0x24
 800a14c:	2301      	movs	r3, #1
 800a14e:	e796      	b.n	800a07e <_vfprintf_r+0x962>
 800a150:	2210      	movs	r2, #16
 800a152:	9907      	ldr	r1, [sp, #28]
 800a154:	400a      	ands	r2, r1
 800a156:	1d21      	adds	r1, r4, #4
 800a158:	2a00      	cmp	r2, #0
 800a15a:	d004      	beq.n	800a166 <_vfprintf_r+0xa4a>
 800a15c:	910f      	str	r1, [sp, #60]	; 0x3c
 800a15e:	6822      	ldr	r2, [r4, #0]
 800a160:	9309      	str	r3, [sp, #36]	; 0x24
 800a162:	9208      	str	r2, [sp, #32]
 800a164:	e7f2      	b.n	800a14c <_vfprintf_r+0xa30>
 800a166:	2340      	movs	r3, #64	; 0x40
 800a168:	9807      	ldr	r0, [sp, #28]
 800a16a:	910f      	str	r1, [sp, #60]	; 0x3c
 800a16c:	4003      	ands	r3, r0
 800a16e:	d0f6      	beq.n	800a15e <_vfprintf_r+0xa42>
 800a170:	6823      	ldr	r3, [r4, #0]
 800a172:	9209      	str	r2, [sp, #36]	; 0x24
 800a174:	b29b      	uxth	r3, r3
 800a176:	9308      	str	r3, [sp, #32]
 800a178:	e7e8      	b.n	800a14c <_vfprintf_r+0xa30>
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d003      	beq.n	800a186 <_vfprintf_r+0xa6a>
 800a17e:	231f      	movs	r3, #31
 800a180:	a918      	add	r1, sp, #96	; 0x60
 800a182:	185b      	adds	r3, r3, r1
 800a184:	701a      	strb	r2, [r3, #0]
 800a186:	4bae      	ldr	r3, [pc, #696]	; (800a440 <_vfprintf_r+0xd24>)
 800a188:	e443      	b.n	8009a12 <_vfprintf_r+0x2f6>
 800a18a:	2210      	movs	r2, #16
 800a18c:	9907      	ldr	r1, [sp, #28]
 800a18e:	400a      	ands	r2, r1
 800a190:	1d21      	adds	r1, r4, #4
 800a192:	2a00      	cmp	r2, #0
 800a194:	d004      	beq.n	800a1a0 <_vfprintf_r+0xa84>
 800a196:	910f      	str	r1, [sp, #60]	; 0x3c
 800a198:	6822      	ldr	r2, [r4, #0]
 800a19a:	9309      	str	r3, [sp, #36]	; 0x24
 800a19c:	9208      	str	r2, [sp, #32]
 800a19e:	e448      	b.n	8009a32 <_vfprintf_r+0x316>
 800a1a0:	2340      	movs	r3, #64	; 0x40
 800a1a2:	9807      	ldr	r0, [sp, #28]
 800a1a4:	910f      	str	r1, [sp, #60]	; 0x3c
 800a1a6:	4003      	ands	r3, r0
 800a1a8:	d0f6      	beq.n	800a198 <_vfprintf_r+0xa7c>
 800a1aa:	6823      	ldr	r3, [r4, #0]
 800a1ac:	9209      	str	r2, [sp, #36]	; 0x24
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	9308      	str	r3, [sp, #32]
 800a1b2:	e43e      	b.n	8009a32 <_vfprintf_r+0x316>
 800a1b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1b6:	e39f      	b.n	800a8f8 <_vfprintf_r+0x11dc>
 800a1b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d10a      	bne.n	800a1d4 <_vfprintf_r+0xab8>
 800a1be:	9b08      	ldr	r3, [sp, #32]
 800a1c0:	2b09      	cmp	r3, #9
 800a1c2:	d807      	bhi.n	800a1d4 <_vfprintf_r+0xab8>
 800a1c4:	9b08      	ldr	r3, [sp, #32]
 800a1c6:	aa2c      	add	r2, sp, #176	; 0xb0
 800a1c8:	3330      	adds	r3, #48	; 0x30
 800a1ca:	77d3      	strb	r3, [r2, #31]
 800a1cc:	236f      	movs	r3, #111	; 0x6f
 800a1ce:	aa18      	add	r2, sp, #96	; 0x60
 800a1d0:	189b      	adds	r3, r3, r2
 800a1d2:	e3b0      	b.n	800a936 <_vfprintf_r+0x121a>
 800a1d4:	ab34      	add	r3, sp, #208	; 0xd0
 800a1d6:	930c      	str	r3, [sp, #48]	; 0x30
 800a1d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1da:	9808      	ldr	r0, [sp, #32]
 800a1dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1de:	3b01      	subs	r3, #1
 800a1e0:	930c      	str	r3, [sp, #48]	; 0x30
 800a1e2:	220a      	movs	r2, #10
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	f7f6 f9a3 	bl	8000530 <__aeabi_uldivmod>
 800a1ea:	9808      	ldr	r0, [sp, #32]
 800a1ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1f0:	3230      	adds	r2, #48	; 0x30
 800a1f2:	701a      	strb	r2, [r3, #0]
 800a1f4:	220a      	movs	r2, #10
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	f7f6 f99a 	bl	8000530 <__aeabi_uldivmod>
 800a1fc:	9008      	str	r0, [sp, #32]
 800a1fe:	9109      	str	r1, [sp, #36]	; 0x24
 800a200:	9b08      	ldr	r3, [sp, #32]
 800a202:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a204:	4313      	orrs	r3, r2
 800a206:	d1e7      	bne.n	800a1d8 <_vfprintf_r+0xabc>
 800a208:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a20a:	ab34      	add	r3, sp, #208	; 0xd0
 800a20c:	1a9b      	subs	r3, r3, r2
 800a20e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a210:	930b      	str	r3, [sp, #44]	; 0x2c
 800a212:	2300      	movs	r3, #0
 800a214:	9507      	str	r5, [sp, #28]
 800a216:	9310      	str	r3, [sp, #64]	; 0x40
 800a218:	e5d0      	b.n	8009dbc <_vfprintf_r+0x6a0>
 800a21a:	2300      	movs	r3, #0
 800a21c:	2400      	movs	r4, #0
 800a21e:	9308      	str	r3, [sp, #32]
 800a220:	9409      	str	r4, [sp, #36]	; 0x24
 800a222:	200f      	movs	r0, #15
 800a224:	ab34      	add	r3, sp, #208	; 0xd0
 800a226:	930c      	str	r3, [sp, #48]	; 0x30
 800a228:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a22a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a22c:	3b01      	subs	r3, #1
 800a22e:	930c      	str	r3, [sp, #48]	; 0x30
 800a230:	9b08      	ldr	r3, [sp, #32]
 800a232:	4003      	ands	r3, r0
 800a234:	5cd3      	ldrb	r3, [r2, r3]
 800a236:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a238:	7013      	strb	r3, [r2, #0]
 800a23a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a23c:	0719      	lsls	r1, r3, #28
 800a23e:	9b08      	ldr	r3, [sp, #32]
 800a240:	091a      	lsrs	r2, r3, #4
 800a242:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a244:	4311      	orrs	r1, r2
 800a246:	091b      	lsrs	r3, r3, #4
 800a248:	9309      	str	r3, [sp, #36]	; 0x24
 800a24a:	000b      	movs	r3, r1
 800a24c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a24e:	9108      	str	r1, [sp, #32]
 800a250:	4313      	orrs	r3, r2
 800a252:	d1e9      	bne.n	800a228 <_vfprintf_r+0xb0c>
 800a254:	e7d8      	b.n	800a208 <_vfprintf_r+0xaec>
 800a256:	aa34      	add	r2, sp, #208	; 0xd0
 800a258:	920c      	str	r2, [sp, #48]	; 0x30
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d1d4      	bne.n	800a208 <_vfprintf_r+0xaec>
 800a25e:	9b07      	ldr	r3, [sp, #28]
 800a260:	07db      	lsls	r3, r3, #31
 800a262:	d5d1      	bpl.n	800a208 <_vfprintf_r+0xaec>
 800a264:	2230      	movs	r2, #48	; 0x30
 800a266:	ab2c      	add	r3, sp, #176	; 0xb0
 800a268:	77da      	strb	r2, [r3, #31]
 800a26a:	e7af      	b.n	800a1cc <_vfprintf_r+0xab0>
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d003      	beq.n	800a278 <_vfprintf_r+0xb5c>
 800a270:	231f      	movs	r3, #31
 800a272:	a918      	add	r1, sp, #96	; 0x60
 800a274:	185b      	adds	r3, r3, r1
 800a276:	701a      	strb	r2, [r3, #0]
 800a278:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d100      	bne.n	800a280 <_vfprintf_r+0xb64>
 800a27e:	e304      	b.n	800a88a <_vfprintf_r+0x116e>
 800a280:	2134      	movs	r1, #52	; 0x34
 800a282:	466a      	mov	r2, sp
 800a284:	1852      	adds	r2, r2, r1
 800a286:	7812      	ldrb	r2, [r2, #0]
 800a288:	ab2a      	add	r3, sp, #168	; 0xa8
 800a28a:	701a      	strb	r2, [r3, #0]
 800a28c:	221f      	movs	r2, #31
 800a28e:	2000      	movs	r0, #0
 800a290:	a918      	add	r1, sp, #96	; 0x60
 800a292:	1852      	adds	r2, r2, r1
 800a294:	7010      	strb	r0, [r2, #0]
 800a296:	2201      	movs	r2, #1
 800a298:	940f      	str	r4, [sp, #60]	; 0x3c
 800a29a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a29c:	0004      	movs	r4, r0
 800a29e:	e44b      	b.n	8009b38 <_vfprintf_r+0x41c>
 800a2a0:	0004      	movs	r4, r0
 800a2a2:	e4ad      	b.n	8009c00 <_vfprintf_r+0x4e4>
 800a2a4:	2310      	movs	r3, #16
 800a2a6:	607b      	str	r3, [r7, #4]
 800a2a8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a2aa:	3708      	adds	r7, #8
 800a2ac:	3310      	adds	r3, #16
 800a2ae:	9329      	str	r3, [sp, #164]	; 0xa4
 800a2b0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2b2:	931d      	str	r3, [sp, #116]	; 0x74
 800a2b4:	3301      	adds	r3, #1
 800a2b6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a2b8:	2b07      	cmp	r3, #7
 800a2ba:	dd08      	ble.n	800a2ce <_vfprintf_r+0xbb2>
 800a2bc:	aa27      	add	r2, sp, #156	; 0x9c
 800a2be:	0031      	movs	r1, r6
 800a2c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a2c2:	f001 ff05 	bl	800c0d0 <__sprint_r>
 800a2c6:	2800      	cmp	r0, #0
 800a2c8:	d000      	beq.n	800a2cc <_vfprintf_r+0xbb0>
 800a2ca:	e2b9      	b.n	800a840 <_vfprintf_r+0x1124>
 800a2cc:	af34      	add	r7, sp, #208	; 0xd0
 800a2ce:	3d10      	subs	r5, #16
 800a2d0:	e594      	b.n	8009dfc <_vfprintf_r+0x6e0>
 800a2d2:	2310      	movs	r3, #16
 800a2d4:	607b      	str	r3, [r7, #4]
 800a2d6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a2d8:	3708      	adds	r7, #8
 800a2da:	3310      	adds	r3, #16
 800a2dc:	9329      	str	r3, [sp, #164]	; 0xa4
 800a2de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2e0:	931b      	str	r3, [sp, #108]	; 0x6c
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a2e6:	2b07      	cmp	r3, #7
 800a2e8:	dd08      	ble.n	800a2fc <_vfprintf_r+0xbe0>
 800a2ea:	aa27      	add	r2, sp, #156	; 0x9c
 800a2ec:	0031      	movs	r1, r6
 800a2ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a2f0:	f001 feee 	bl	800c0d0 <__sprint_r>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	d000      	beq.n	800a2fa <_vfprintf_r+0xbde>
 800a2f8:	e2a2      	b.n	800a840 <_vfprintf_r+0x1124>
 800a2fa:	af34      	add	r7, sp, #208	; 0xd0
 800a2fc:	3d10      	subs	r5, #16
 800a2fe:	e5d7      	b.n	8009eb0 <_vfprintf_r+0x794>
 800a300:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a302:	607d      	str	r5, [r7, #4]
 800a304:	3310      	adds	r3, #16
 800a306:	9329      	str	r3, [sp, #164]	; 0xa4
 800a308:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a30a:	3708      	adds	r7, #8
 800a30c:	931b      	str	r3, [sp, #108]	; 0x6c
 800a30e:	3301      	adds	r3, #1
 800a310:	9328      	str	r3, [sp, #160]	; 0xa0
 800a312:	2b07      	cmp	r3, #7
 800a314:	dd08      	ble.n	800a328 <_vfprintf_r+0xc0c>
 800a316:	aa27      	add	r2, sp, #156	; 0x9c
 800a318:	0031      	movs	r1, r6
 800a31a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a31c:	f001 fed8 	bl	800c0d0 <__sprint_r>
 800a320:	2800      	cmp	r0, #0
 800a322:	d000      	beq.n	800a326 <_vfprintf_r+0xc0a>
 800a324:	e28c      	b.n	800a840 <_vfprintf_r+0x1124>
 800a326:	af34      	add	r7, sp, #208	; 0xd0
 800a328:	3c10      	subs	r4, #16
 800a32a:	4b46      	ldr	r3, [pc, #280]	; (800a444 <_vfprintf_r+0xd28>)
 800a32c:	603b      	str	r3, [r7, #0]
 800a32e:	2c10      	cmp	r4, #16
 800a330:	dce6      	bgt.n	800a300 <_vfprintf_r+0xbe4>
 800a332:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a334:	607c      	str	r4, [r7, #4]
 800a336:	191c      	adds	r4, r3, r4
 800a338:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a33a:	9429      	str	r4, [sp, #164]	; 0xa4
 800a33c:	931b      	str	r3, [sp, #108]	; 0x6c
 800a33e:	3301      	adds	r3, #1
 800a340:	9328      	str	r3, [sp, #160]	; 0xa0
 800a342:	3708      	adds	r7, #8
 800a344:	2b07      	cmp	r3, #7
 800a346:	dc00      	bgt.n	800a34a <_vfprintf_r+0xc2e>
 800a348:	e5d2      	b.n	8009ef0 <_vfprintf_r+0x7d4>
 800a34a:	aa27      	add	r2, sp, #156	; 0x9c
 800a34c:	0031      	movs	r1, r6
 800a34e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a350:	f001 febe 	bl	800c0d0 <__sprint_r>
 800a354:	2800      	cmp	r0, #0
 800a356:	d000      	beq.n	800a35a <_vfprintf_r+0xc3e>
 800a358:	e272      	b.n	800a840 <_vfprintf_r+0x1124>
 800a35a:	af34      	add	r7, sp, #208	; 0xd0
 800a35c:	e5c8      	b.n	8009ef0 <_vfprintf_r+0x7d4>
 800a35e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a360:	2b65      	cmp	r3, #101	; 0x65
 800a362:	dc00      	bgt.n	800a366 <_vfprintf_r+0xc4a>
 800a364:	e1b3      	b.n	800a6ce <_vfprintf_r+0xfb2>
 800a366:	2200      	movs	r2, #0
 800a368:	2300      	movs	r3, #0
 800a36a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a36c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800a36e:	f7f6 f877 	bl	8000460 <__aeabi_dcmpeq>
 800a372:	2800      	cmp	r0, #0
 800a374:	d06a      	beq.n	800a44c <_vfprintf_r+0xd30>
 800a376:	4b34      	ldr	r3, [pc, #208]	; (800a448 <_vfprintf_r+0xd2c>)
 800a378:	603b      	str	r3, [r7, #0]
 800a37a:	2301      	movs	r3, #1
 800a37c:	607b      	str	r3, [r7, #4]
 800a37e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a380:	3708      	adds	r7, #8
 800a382:	3301      	adds	r3, #1
 800a384:	9329      	str	r3, [sp, #164]	; 0xa4
 800a386:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a388:	930b      	str	r3, [sp, #44]	; 0x2c
 800a38a:	3301      	adds	r3, #1
 800a38c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a38e:	2b07      	cmp	r3, #7
 800a390:	dd08      	ble.n	800a3a4 <_vfprintf_r+0xc88>
 800a392:	aa27      	add	r2, sp, #156	; 0x9c
 800a394:	0031      	movs	r1, r6
 800a396:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a398:	f001 fe9a 	bl	800c0d0 <__sprint_r>
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d000      	beq.n	800a3a2 <_vfprintf_r+0xc86>
 800a3a0:	e24e      	b.n	800a840 <_vfprintf_r+0x1124>
 800a3a2:	af34      	add	r7, sp, #208	; 0xd0
 800a3a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	db03      	blt.n	800a3b4 <_vfprintf_r+0xc98>
 800a3ac:	9b07      	ldr	r3, [sp, #28]
 800a3ae:	07db      	lsls	r3, r3, #31
 800a3b0:	d400      	bmi.n	800a3b4 <_vfprintf_r+0xc98>
 800a3b2:	e5bd      	b.n	8009f30 <_vfprintf_r+0x814>
 800a3b4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3b6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a3b8:	4694      	mov	ip, r2
 800a3ba:	603b      	str	r3, [r7, #0]
 800a3bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3be:	607b      	str	r3, [r7, #4]
 800a3c0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a3c2:	3708      	adds	r7, #8
 800a3c4:	4463      	add	r3, ip
 800a3c6:	9329      	str	r3, [sp, #164]	; 0xa4
 800a3c8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a3ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	9328      	str	r3, [sp, #160]	; 0xa0
 800a3d0:	2b07      	cmp	r3, #7
 800a3d2:	dd08      	ble.n	800a3e6 <_vfprintf_r+0xcca>
 800a3d4:	aa27      	add	r2, sp, #156	; 0x9c
 800a3d6:	0031      	movs	r1, r6
 800a3d8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a3da:	f001 fe79 	bl	800c0d0 <__sprint_r>
 800a3de:	2800      	cmp	r0, #0
 800a3e0:	d000      	beq.n	800a3e4 <_vfprintf_r+0xcc8>
 800a3e2:	e22d      	b.n	800a840 <_vfprintf_r+0x1124>
 800a3e4:	af34      	add	r7, sp, #208	; 0xd0
 800a3e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3e8:	2510      	movs	r5, #16
 800a3ea:	1e5c      	subs	r4, r3, #1
 800a3ec:	2c00      	cmp	r4, #0
 800a3ee:	dc00      	bgt.n	800a3f2 <_vfprintf_r+0xcd6>
 800a3f0:	e59e      	b.n	8009f30 <_vfprintf_r+0x814>
 800a3f2:	4b14      	ldr	r3, [pc, #80]	; (800a444 <_vfprintf_r+0xd28>)
 800a3f4:	603b      	str	r3, [r7, #0]
 800a3f6:	2c10      	cmp	r4, #16
 800a3f8:	dc0b      	bgt.n	800a412 <_vfprintf_r+0xcf6>
 800a3fa:	607c      	str	r4, [r7, #4]
 800a3fc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a3fe:	191c      	adds	r4, r3, r4
 800a400:	9429      	str	r4, [sp, #164]	; 0xa4
 800a402:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a404:	930b      	str	r3, [sp, #44]	; 0x2c
 800a406:	3301      	adds	r3, #1
 800a408:	9328      	str	r3, [sp, #160]	; 0xa0
 800a40a:	2b07      	cmp	r3, #7
 800a40c:	dc00      	bgt.n	800a410 <_vfprintf_r+0xcf4>
 800a40e:	e087      	b.n	800a520 <_vfprintf_r+0xe04>
 800a410:	e584      	b.n	8009f1c <_vfprintf_r+0x800>
 800a412:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a414:	607d      	str	r5, [r7, #4]
 800a416:	3310      	adds	r3, #16
 800a418:	9329      	str	r3, [sp, #164]	; 0xa4
 800a41a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a41c:	3708      	adds	r7, #8
 800a41e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a420:	3301      	adds	r3, #1
 800a422:	9328      	str	r3, [sp, #160]	; 0xa0
 800a424:	2b07      	cmp	r3, #7
 800a426:	dd08      	ble.n	800a43a <_vfprintf_r+0xd1e>
 800a428:	aa27      	add	r2, sp, #156	; 0x9c
 800a42a:	0031      	movs	r1, r6
 800a42c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a42e:	f001 fe4f 	bl	800c0d0 <__sprint_r>
 800a432:	2800      	cmp	r0, #0
 800a434:	d000      	beq.n	800a438 <_vfprintf_r+0xd1c>
 800a436:	e203      	b.n	800a840 <_vfprintf_r+0x1124>
 800a438:	af34      	add	r7, sp, #208	; 0xd0
 800a43a:	3c10      	subs	r4, #16
 800a43c:	e7d9      	b.n	800a3f2 <_vfprintf_r+0xcd6>
 800a43e:	46c0      	nop			; (mov r8, r8)
 800a440:	0800cd45 	.word	0x0800cd45
 800a444:	0800cd68 	.word	0x0800cd68
 800a448:	0800cd56 	.word	0x0800cd56
 800a44c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a44e:	2b00      	cmp	r3, #0
 800a450:	dc7f      	bgt.n	800a552 <_vfprintf_r+0xe36>
 800a452:	4bd1      	ldr	r3, [pc, #836]	; (800a798 <_vfprintf_r+0x107c>)
 800a454:	603b      	str	r3, [r7, #0]
 800a456:	2301      	movs	r3, #1
 800a458:	607b      	str	r3, [r7, #4]
 800a45a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a45c:	3708      	adds	r7, #8
 800a45e:	3301      	adds	r3, #1
 800a460:	9329      	str	r3, [sp, #164]	; 0xa4
 800a462:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a464:	930b      	str	r3, [sp, #44]	; 0x2c
 800a466:	3301      	adds	r3, #1
 800a468:	9328      	str	r3, [sp, #160]	; 0xa0
 800a46a:	2b07      	cmp	r3, #7
 800a46c:	dd08      	ble.n	800a480 <_vfprintf_r+0xd64>
 800a46e:	aa27      	add	r2, sp, #156	; 0x9c
 800a470:	0031      	movs	r1, r6
 800a472:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a474:	f001 fe2c 	bl	800c0d0 <__sprint_r>
 800a478:	2800      	cmp	r0, #0
 800a47a:	d000      	beq.n	800a47e <_vfprintf_r+0xd62>
 800a47c:	e1e0      	b.n	800a840 <_vfprintf_r+0x1124>
 800a47e:	af34      	add	r7, sp, #208	; 0xd0
 800a480:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a482:	2b00      	cmp	r3, #0
 800a484:	d106      	bne.n	800a494 <_vfprintf_r+0xd78>
 800a486:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d103      	bne.n	800a494 <_vfprintf_r+0xd78>
 800a48c:	9b07      	ldr	r3, [sp, #28]
 800a48e:	07db      	lsls	r3, r3, #31
 800a490:	d400      	bmi.n	800a494 <_vfprintf_r+0xd78>
 800a492:	e54d      	b.n	8009f30 <_vfprintf_r+0x814>
 800a494:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a496:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a498:	4694      	mov	ip, r2
 800a49a:	603b      	str	r3, [r7, #0]
 800a49c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a49e:	607b      	str	r3, [r7, #4]
 800a4a0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a4a2:	3708      	adds	r7, #8
 800a4a4:	4463      	add	r3, ip
 800a4a6:	9329      	str	r3, [sp, #164]	; 0xa4
 800a4a8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a4aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4ac:	3301      	adds	r3, #1
 800a4ae:	9328      	str	r3, [sp, #160]	; 0xa0
 800a4b0:	2b07      	cmp	r3, #7
 800a4b2:	dd08      	ble.n	800a4c6 <_vfprintf_r+0xdaa>
 800a4b4:	aa27      	add	r2, sp, #156	; 0x9c
 800a4b6:	0031      	movs	r1, r6
 800a4b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a4ba:	f001 fe09 	bl	800c0d0 <__sprint_r>
 800a4be:	2800      	cmp	r0, #0
 800a4c0:	d000      	beq.n	800a4c4 <_vfprintf_r+0xda8>
 800a4c2:	e1bd      	b.n	800a840 <_vfprintf_r+0x1124>
 800a4c4:	af34      	add	r7, sp, #208	; 0xd0
 800a4c6:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800a4c8:	2c00      	cmp	r4, #0
 800a4ca:	da19      	bge.n	800a500 <_vfprintf_r+0xde4>
 800a4cc:	2510      	movs	r5, #16
 800a4ce:	4264      	negs	r4, r4
 800a4d0:	4ab2      	ldr	r2, [pc, #712]	; (800a79c <_vfprintf_r+0x1080>)
 800a4d2:	603a      	str	r2, [r7, #0]
 800a4d4:	2c10      	cmp	r4, #16
 800a4d6:	dc25      	bgt.n	800a524 <_vfprintf_r+0xe08>
 800a4d8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a4da:	607c      	str	r4, [r7, #4]
 800a4dc:	191c      	adds	r4, r3, r4
 800a4de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a4e0:	9429      	str	r4, [sp, #164]	; 0xa4
 800a4e2:	1c5a      	adds	r2, r3, #1
 800a4e4:	3708      	adds	r7, #8
 800a4e6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4e8:	9228      	str	r2, [sp, #160]	; 0xa0
 800a4ea:	2a07      	cmp	r2, #7
 800a4ec:	dd08      	ble.n	800a500 <_vfprintf_r+0xde4>
 800a4ee:	aa27      	add	r2, sp, #156	; 0x9c
 800a4f0:	0031      	movs	r1, r6
 800a4f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a4f4:	f001 fdec 	bl	800c0d0 <__sprint_r>
 800a4f8:	2800      	cmp	r0, #0
 800a4fa:	d000      	beq.n	800a4fe <_vfprintf_r+0xde2>
 800a4fc:	e1a0      	b.n	800a840 <_vfprintf_r+0x1124>
 800a4fe:	af34      	add	r7, sp, #208	; 0xd0
 800a500:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a504:	468c      	mov	ip, r1
 800a506:	603b      	str	r3, [r7, #0]
 800a508:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a50a:	607b      	str	r3, [r7, #4]
 800a50c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a50e:	4463      	add	r3, ip
 800a510:	9329      	str	r3, [sp, #164]	; 0xa4
 800a512:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a514:	1c5a      	adds	r2, r3, #1
 800a516:	930b      	str	r3, [sp, #44]	; 0x2c
 800a518:	9228      	str	r2, [sp, #160]	; 0xa0
 800a51a:	2a07      	cmp	r2, #7
 800a51c:	dd00      	ble.n	800a520 <_vfprintf_r+0xe04>
 800a51e:	e4fd      	b.n	8009f1c <_vfprintf_r+0x800>
 800a520:	3708      	adds	r7, #8
 800a522:	e505      	b.n	8009f30 <_vfprintf_r+0x814>
 800a524:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a526:	607d      	str	r5, [r7, #4]
 800a528:	001a      	movs	r2, r3
 800a52a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a52c:	3210      	adds	r2, #16
 800a52e:	9229      	str	r2, [sp, #164]	; 0xa4
 800a530:	1c5a      	adds	r2, r3, #1
 800a532:	930b      	str	r3, [sp, #44]	; 0x2c
 800a534:	9228      	str	r2, [sp, #160]	; 0xa0
 800a536:	3708      	adds	r7, #8
 800a538:	2a07      	cmp	r2, #7
 800a53a:	dd08      	ble.n	800a54e <_vfprintf_r+0xe32>
 800a53c:	aa27      	add	r2, sp, #156	; 0x9c
 800a53e:	0031      	movs	r1, r6
 800a540:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a542:	f001 fdc5 	bl	800c0d0 <__sprint_r>
 800a546:	2800      	cmp	r0, #0
 800a548:	d000      	beq.n	800a54c <_vfprintf_r+0xe30>
 800a54a:	e179      	b.n	800a840 <_vfprintf_r+0x1124>
 800a54c:	af34      	add	r7, sp, #208	; 0xd0
 800a54e:	3c10      	subs	r4, #16
 800a550:	e7be      	b.n	800a4d0 <_vfprintf_r+0xdb4>
 800a552:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800a554:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a556:	4294      	cmp	r4, r2
 800a558:	dd00      	ble.n	800a55c <_vfprintf_r+0xe40>
 800a55a:	0014      	movs	r4, r2
 800a55c:	2c00      	cmp	r4, #0
 800a55e:	dd15      	ble.n	800a58c <_vfprintf_r+0xe70>
 800a560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a562:	607c      	str	r4, [r7, #4]
 800a564:	603b      	str	r3, [r7, #0]
 800a566:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a568:	3708      	adds	r7, #8
 800a56a:	191b      	adds	r3, r3, r4
 800a56c:	9329      	str	r3, [sp, #164]	; 0xa4
 800a56e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a570:	930b      	str	r3, [sp, #44]	; 0x2c
 800a572:	3301      	adds	r3, #1
 800a574:	9328      	str	r3, [sp, #160]	; 0xa0
 800a576:	2b07      	cmp	r3, #7
 800a578:	dd08      	ble.n	800a58c <_vfprintf_r+0xe70>
 800a57a:	aa27      	add	r2, sp, #156	; 0x9c
 800a57c:	0031      	movs	r1, r6
 800a57e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a580:	f001 fda6 	bl	800c0d0 <__sprint_r>
 800a584:	2800      	cmp	r0, #0
 800a586:	d000      	beq.n	800a58a <_vfprintf_r+0xe6e>
 800a588:	e15a      	b.n	800a840 <_vfprintf_r+0x1124>
 800a58a:	af34      	add	r7, sp, #208	; 0xd0
 800a58c:	43e3      	mvns	r3, r4
 800a58e:	17db      	asrs	r3, r3, #31
 800a590:	401c      	ands	r4, r3
 800a592:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a594:	2510      	movs	r5, #16
 800a596:	1b1c      	subs	r4, r3, r4
 800a598:	2c00      	cmp	r4, #0
 800a59a:	dc7e      	bgt.n	800a69a <_vfprintf_r+0xf7e>
 800a59c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a59e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	db02      	blt.n	800a5aa <_vfprintf_r+0xe8e>
 800a5a4:	9b07      	ldr	r3, [sp, #28]
 800a5a6:	07db      	lsls	r3, r3, #31
 800a5a8:	d518      	bpl.n	800a5dc <_vfprintf_r+0xec0>
 800a5aa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a5ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a5ae:	4694      	mov	ip, r2
 800a5b0:	603b      	str	r3, [r7, #0]
 800a5b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a5b4:	607b      	str	r3, [r7, #4]
 800a5b6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a5b8:	3708      	adds	r7, #8
 800a5ba:	4463      	add	r3, ip
 800a5bc:	9329      	str	r3, [sp, #164]	; 0xa4
 800a5be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a5c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a5c6:	2b07      	cmp	r3, #7
 800a5c8:	dd08      	ble.n	800a5dc <_vfprintf_r+0xec0>
 800a5ca:	aa27      	add	r2, sp, #156	; 0x9c
 800a5cc:	0031      	movs	r1, r6
 800a5ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a5d0:	f001 fd7e 	bl	800c0d0 <__sprint_r>
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	d000      	beq.n	800a5da <_vfprintf_r+0xebe>
 800a5d8:	e132      	b.n	800a840 <_vfprintf_r+0x1124>
 800a5da:	af34      	add	r7, sp, #208	; 0xd0
 800a5dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5e0:	9921      	ldr	r1, [sp, #132]	; 0x84
 800a5e2:	1a9b      	subs	r3, r3, r2
 800a5e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5e6:	1a54      	subs	r4, r2, r1
 800a5e8:	429c      	cmp	r4, r3
 800a5ea:	dd00      	ble.n	800a5ee <_vfprintf_r+0xed2>
 800a5ec:	001c      	movs	r4, r3
 800a5ee:	2c00      	cmp	r4, #0
 800a5f0:	dd18      	ble.n	800a624 <_vfprintf_r+0xf08>
 800a5f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a5f6:	4694      	mov	ip, r2
 800a5f8:	4463      	add	r3, ip
 800a5fa:	603b      	str	r3, [r7, #0]
 800a5fc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a5fe:	607c      	str	r4, [r7, #4]
 800a600:	191b      	adds	r3, r3, r4
 800a602:	9329      	str	r3, [sp, #164]	; 0xa4
 800a604:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a606:	3708      	adds	r7, #8
 800a608:	930b      	str	r3, [sp, #44]	; 0x2c
 800a60a:	3301      	adds	r3, #1
 800a60c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a60e:	2b07      	cmp	r3, #7
 800a610:	dd08      	ble.n	800a624 <_vfprintf_r+0xf08>
 800a612:	aa27      	add	r2, sp, #156	; 0x9c
 800a614:	0031      	movs	r1, r6
 800a616:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a618:	f001 fd5a 	bl	800c0d0 <__sprint_r>
 800a61c:	2800      	cmp	r0, #0
 800a61e:	d000      	beq.n	800a622 <_vfprintf_r+0xf06>
 800a620:	e10e      	b.n	800a840 <_vfprintf_r+0x1124>
 800a622:	af34      	add	r7, sp, #208	; 0xd0
 800a624:	43e3      	mvns	r3, r4
 800a626:	17db      	asrs	r3, r3, #31
 800a628:	401c      	ands	r4, r3
 800a62a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a62c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a62e:	2510      	movs	r5, #16
 800a630:	1a9b      	subs	r3, r3, r2
 800a632:	1b1c      	subs	r4, r3, r4
 800a634:	2c00      	cmp	r4, #0
 800a636:	dc00      	bgt.n	800a63a <_vfprintf_r+0xf1e>
 800a638:	e47a      	b.n	8009f30 <_vfprintf_r+0x814>
 800a63a:	4b58      	ldr	r3, [pc, #352]	; (800a79c <_vfprintf_r+0x1080>)
 800a63c:	603b      	str	r3, [r7, #0]
 800a63e:	2c10      	cmp	r4, #16
 800a640:	dc00      	bgt.n	800a644 <_vfprintf_r+0xf28>
 800a642:	e6da      	b.n	800a3fa <_vfprintf_r+0xcde>
 800a644:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a646:	607d      	str	r5, [r7, #4]
 800a648:	3310      	adds	r3, #16
 800a64a:	9329      	str	r3, [sp, #164]	; 0xa4
 800a64c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a64e:	3708      	adds	r7, #8
 800a650:	930b      	str	r3, [sp, #44]	; 0x2c
 800a652:	3301      	adds	r3, #1
 800a654:	9328      	str	r3, [sp, #160]	; 0xa0
 800a656:	2b07      	cmp	r3, #7
 800a658:	dd08      	ble.n	800a66c <_vfprintf_r+0xf50>
 800a65a:	aa27      	add	r2, sp, #156	; 0x9c
 800a65c:	0031      	movs	r1, r6
 800a65e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a660:	f001 fd36 	bl	800c0d0 <__sprint_r>
 800a664:	2800      	cmp	r0, #0
 800a666:	d000      	beq.n	800a66a <_vfprintf_r+0xf4e>
 800a668:	e0ea      	b.n	800a840 <_vfprintf_r+0x1124>
 800a66a:	af34      	add	r7, sp, #208	; 0xd0
 800a66c:	3c10      	subs	r4, #16
 800a66e:	e7e4      	b.n	800a63a <_vfprintf_r+0xf1e>
 800a670:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a672:	607d      	str	r5, [r7, #4]
 800a674:	3310      	adds	r3, #16
 800a676:	9329      	str	r3, [sp, #164]	; 0xa4
 800a678:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a67a:	3708      	adds	r7, #8
 800a67c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a67e:	3301      	adds	r3, #1
 800a680:	9328      	str	r3, [sp, #160]	; 0xa0
 800a682:	2b07      	cmp	r3, #7
 800a684:	dd08      	ble.n	800a698 <_vfprintf_r+0xf7c>
 800a686:	aa27      	add	r2, sp, #156	; 0x9c
 800a688:	0031      	movs	r1, r6
 800a68a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a68c:	f001 fd20 	bl	800c0d0 <__sprint_r>
 800a690:	2800      	cmp	r0, #0
 800a692:	d000      	beq.n	800a696 <_vfprintf_r+0xf7a>
 800a694:	e0d4      	b.n	800a840 <_vfprintf_r+0x1124>
 800a696:	af34      	add	r7, sp, #208	; 0xd0
 800a698:	3c10      	subs	r4, #16
 800a69a:	4b40      	ldr	r3, [pc, #256]	; (800a79c <_vfprintf_r+0x1080>)
 800a69c:	603b      	str	r3, [r7, #0]
 800a69e:	2c10      	cmp	r4, #16
 800a6a0:	dce6      	bgt.n	800a670 <_vfprintf_r+0xf54>
 800a6a2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a6a4:	607c      	str	r4, [r7, #4]
 800a6a6:	191c      	adds	r4, r3, r4
 800a6a8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a6aa:	9429      	str	r4, [sp, #164]	; 0xa4
 800a6ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	9328      	str	r3, [sp, #160]	; 0xa0
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	2b07      	cmp	r3, #7
 800a6b6:	dc00      	bgt.n	800a6ba <_vfprintf_r+0xf9e>
 800a6b8:	e770      	b.n	800a59c <_vfprintf_r+0xe80>
 800a6ba:	aa27      	add	r2, sp, #156	; 0x9c
 800a6bc:	0031      	movs	r1, r6
 800a6be:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a6c0:	f001 fd06 	bl	800c0d0 <__sprint_r>
 800a6c4:	2800      	cmp	r0, #0
 800a6c6:	d000      	beq.n	800a6ca <_vfprintf_r+0xfae>
 800a6c8:	e0ba      	b.n	800a840 <_vfprintf_r+0x1124>
 800a6ca:	af34      	add	r7, sp, #208	; 0xd0
 800a6cc:	e766      	b.n	800a59c <_vfprintf_r+0xe80>
 800a6ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6d0:	2b01      	cmp	r3, #1
 800a6d2:	dc04      	bgt.n	800a6de <_vfprintf_r+0xfc2>
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	9a07      	ldr	r2, [sp, #28]
 800a6d8:	421a      	tst	r2, r3
 800a6da:	d100      	bne.n	800a6de <_vfprintf_r+0xfc2>
 800a6dc:	e088      	b.n	800a7f0 <_vfprintf_r+0x10d4>
 800a6de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6e0:	603b      	str	r3, [r7, #0]
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	607b      	str	r3, [r7, #4]
 800a6e6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a6e8:	3708      	adds	r7, #8
 800a6ea:	3301      	adds	r3, #1
 800a6ec:	9329      	str	r3, [sp, #164]	; 0xa4
 800a6ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a6f0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6f2:	3301      	adds	r3, #1
 800a6f4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a6f6:	2b07      	cmp	r3, #7
 800a6f8:	dd08      	ble.n	800a70c <_vfprintf_r+0xff0>
 800a6fa:	aa27      	add	r2, sp, #156	; 0x9c
 800a6fc:	0031      	movs	r1, r6
 800a6fe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a700:	f001 fce6 	bl	800c0d0 <__sprint_r>
 800a704:	2800      	cmp	r0, #0
 800a706:	d000      	beq.n	800a70a <_vfprintf_r+0xfee>
 800a708:	e09a      	b.n	800a840 <_vfprintf_r+0x1124>
 800a70a:	af34      	add	r7, sp, #208	; 0xd0
 800a70c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a70e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a710:	4694      	mov	ip, r2
 800a712:	603b      	str	r3, [r7, #0]
 800a714:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a716:	607b      	str	r3, [r7, #4]
 800a718:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a71a:	3708      	adds	r7, #8
 800a71c:	4463      	add	r3, ip
 800a71e:	9329      	str	r3, [sp, #164]	; 0xa4
 800a720:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a722:	930b      	str	r3, [sp, #44]	; 0x2c
 800a724:	3301      	adds	r3, #1
 800a726:	9328      	str	r3, [sp, #160]	; 0xa0
 800a728:	2b07      	cmp	r3, #7
 800a72a:	dd08      	ble.n	800a73e <_vfprintf_r+0x1022>
 800a72c:	aa27      	add	r2, sp, #156	; 0x9c
 800a72e:	0031      	movs	r1, r6
 800a730:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a732:	f001 fccd 	bl	800c0d0 <__sprint_r>
 800a736:	2800      	cmp	r0, #0
 800a738:	d000      	beq.n	800a73c <_vfprintf_r+0x1020>
 800a73a:	e081      	b.n	800a840 <_vfprintf_r+0x1124>
 800a73c:	af34      	add	r7, sp, #208	; 0xd0
 800a73e:	2300      	movs	r3, #0
 800a740:	2200      	movs	r2, #0
 800a742:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a744:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800a746:	f7f5 fe8b 	bl	8000460 <__aeabi_dcmpeq>
 800a74a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a74c:	1e5d      	subs	r5, r3, #1
 800a74e:	2800      	cmp	r0, #0
 800a750:	d126      	bne.n	800a7a0 <_vfprintf_r+0x1084>
 800a752:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a754:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a756:	3301      	adds	r3, #1
 800a758:	603b      	str	r3, [r7, #0]
 800a75a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a75c:	607d      	str	r5, [r7, #4]
 800a75e:	3b01      	subs	r3, #1
 800a760:	189b      	adds	r3, r3, r2
 800a762:	9329      	str	r3, [sp, #164]	; 0xa4
 800a764:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a766:	3708      	adds	r7, #8
 800a768:	930b      	str	r3, [sp, #44]	; 0x2c
 800a76a:	3301      	adds	r3, #1
 800a76c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a76e:	2b07      	cmp	r3, #7
 800a770:	dd07      	ble.n	800a782 <_vfprintf_r+0x1066>
 800a772:	aa27      	add	r2, sp, #156	; 0x9c
 800a774:	0031      	movs	r1, r6
 800a776:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a778:	f001 fcaa 	bl	800c0d0 <__sprint_r>
 800a77c:	2800      	cmp	r0, #0
 800a77e:	d15f      	bne.n	800a840 <_vfprintf_r+0x1124>
 800a780:	af34      	add	r7, sp, #208	; 0xd0
 800a782:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a784:	ab23      	add	r3, sp, #140	; 0x8c
 800a786:	4694      	mov	ip, r2
 800a788:	603b      	str	r3, [r7, #0]
 800a78a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a78c:	607b      	str	r3, [r7, #4]
 800a78e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a790:	4463      	add	r3, ip
 800a792:	9329      	str	r3, [sp, #164]	; 0xa4
 800a794:	e635      	b.n	800a402 <_vfprintf_r+0xce6>
 800a796:	46c0      	nop			; (mov r8, r8)
 800a798:	0800cd56 	.word	0x0800cd56
 800a79c:	0800cd68 	.word	0x0800cd68
 800a7a0:	2410      	movs	r4, #16
 800a7a2:	2d00      	cmp	r5, #0
 800a7a4:	dded      	ble.n	800a782 <_vfprintf_r+0x1066>
 800a7a6:	4b65      	ldr	r3, [pc, #404]	; (800a93c <_vfprintf_r+0x1220>)
 800a7a8:	603b      	str	r3, [r7, #0]
 800a7aa:	2d10      	cmp	r5, #16
 800a7ac:	dc0b      	bgt.n	800a7c6 <_vfprintf_r+0x10aa>
 800a7ae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a7b0:	607d      	str	r5, [r7, #4]
 800a7b2:	195d      	adds	r5, r3, r5
 800a7b4:	9529      	str	r5, [sp, #164]	; 0xa4
 800a7b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a7b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7ba:	3301      	adds	r3, #1
 800a7bc:	9328      	str	r3, [sp, #160]	; 0xa0
 800a7be:	2b07      	cmp	r3, #7
 800a7c0:	dcd7      	bgt.n	800a772 <_vfprintf_r+0x1056>
 800a7c2:	3708      	adds	r7, #8
 800a7c4:	e7dd      	b.n	800a782 <_vfprintf_r+0x1066>
 800a7c6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a7c8:	607c      	str	r4, [r7, #4]
 800a7ca:	3310      	adds	r3, #16
 800a7cc:	9329      	str	r3, [sp, #164]	; 0xa4
 800a7ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a7d0:	3708      	adds	r7, #8
 800a7d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7d4:	3301      	adds	r3, #1
 800a7d6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a7d8:	2b07      	cmp	r3, #7
 800a7da:	dd07      	ble.n	800a7ec <_vfprintf_r+0x10d0>
 800a7dc:	aa27      	add	r2, sp, #156	; 0x9c
 800a7de:	0031      	movs	r1, r6
 800a7e0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a7e2:	f001 fc75 	bl	800c0d0 <__sprint_r>
 800a7e6:	2800      	cmp	r0, #0
 800a7e8:	d12a      	bne.n	800a840 <_vfprintf_r+0x1124>
 800a7ea:	af34      	add	r7, sp, #208	; 0xd0
 800a7ec:	3d10      	subs	r5, #16
 800a7ee:	e7da      	b.n	800a7a6 <_vfprintf_r+0x108a>
 800a7f0:	607b      	str	r3, [r7, #4]
 800a7f2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a7f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	603a      	str	r2, [r7, #0]
 800a7fa:	9329      	str	r3, [sp, #164]	; 0xa4
 800a7fc:	e7db      	b.n	800a7b6 <_vfprintf_r+0x109a>
 800a7fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a800:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a802:	2510      	movs	r5, #16
 800a804:	1a9c      	subs	r4, r3, r2
 800a806:	2c00      	cmp	r4, #0
 800a808:	dc01      	bgt.n	800a80e <_vfprintf_r+0x10f2>
 800a80a:	f7ff fb96 	bl	8009f3a <_vfprintf_r+0x81e>
 800a80e:	4b4c      	ldr	r3, [pc, #304]	; (800a940 <_vfprintf_r+0x1224>)
 800a810:	603b      	str	r3, [r7, #0]
 800a812:	2c10      	cmp	r4, #16
 800a814:	dc24      	bgt.n	800a860 <_vfprintf_r+0x1144>
 800a816:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a818:	607c      	str	r4, [r7, #4]
 800a81a:	191c      	adds	r4, r3, r4
 800a81c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a81e:	9429      	str	r4, [sp, #164]	; 0xa4
 800a820:	9307      	str	r3, [sp, #28]
 800a822:	3301      	adds	r3, #1
 800a824:	9328      	str	r3, [sp, #160]	; 0xa0
 800a826:	2b07      	cmp	r3, #7
 800a828:	dc01      	bgt.n	800a82e <_vfprintf_r+0x1112>
 800a82a:	f7ff fb86 	bl	8009f3a <_vfprintf_r+0x81e>
 800a82e:	aa27      	add	r2, sp, #156	; 0x9c
 800a830:	0031      	movs	r1, r6
 800a832:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a834:	f001 fc4c 	bl	800c0d0 <__sprint_r>
 800a838:	2800      	cmp	r0, #0
 800a83a:	d101      	bne.n	800a840 <_vfprintf_r+0x1124>
 800a83c:	f7ff fb7d 	bl	8009f3a <_vfprintf_r+0x81e>
 800a840:	6e73      	ldr	r3, [r6, #100]	; 0x64
 800a842:	07db      	lsls	r3, r3, #31
 800a844:	d405      	bmi.n	800a852 <_vfprintf_r+0x1136>
 800a846:	89b3      	ldrh	r3, [r6, #12]
 800a848:	059b      	lsls	r3, r3, #22
 800a84a:	d402      	bmi.n	800a852 <_vfprintf_r+0x1136>
 800a84c:	6db0      	ldr	r0, [r6, #88]	; 0x58
 800a84e:	f7fe f8e8 	bl	8008a22 <__retarget_lock_release_recursive>
 800a852:	89b3      	ldrh	r3, [r6, #12]
 800a854:	065b      	lsls	r3, r3, #25
 800a856:	d401      	bmi.n	800a85c <_vfprintf_r+0x1140>
 800a858:	f7fe ffd0 	bl	80097fc <_vfprintf_r+0xe0>
 800a85c:	f7fe ffa6 	bl	80097ac <_vfprintf_r+0x90>
 800a860:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a862:	607d      	str	r5, [r7, #4]
 800a864:	3310      	adds	r3, #16
 800a866:	9329      	str	r3, [sp, #164]	; 0xa4
 800a868:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a86a:	3708      	adds	r7, #8
 800a86c:	9307      	str	r3, [sp, #28]
 800a86e:	3301      	adds	r3, #1
 800a870:	9328      	str	r3, [sp, #160]	; 0xa0
 800a872:	2b07      	cmp	r3, #7
 800a874:	dd07      	ble.n	800a886 <_vfprintf_r+0x116a>
 800a876:	aa27      	add	r2, sp, #156	; 0x9c
 800a878:	0031      	movs	r1, r6
 800a87a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a87c:	f001 fc28 	bl	800c0d0 <__sprint_r>
 800a880:	2800      	cmp	r0, #0
 800a882:	d1dd      	bne.n	800a840 <_vfprintf_r+0x1124>
 800a884:	af34      	add	r7, sp, #208	; 0xd0
 800a886:	3c10      	subs	r4, #16
 800a888:	e7c1      	b.n	800a80e <_vfprintf_r+0x10f2>
 800a88a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a88c:	9307      	str	r3, [sp, #28]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d102      	bne.n	800a898 <_vfprintf_r+0x117c>
 800a892:	2300      	movs	r3, #0
 800a894:	9328      	str	r3, [sp, #160]	; 0xa0
 800a896:	e7d3      	b.n	800a840 <_vfprintf_r+0x1124>
 800a898:	aa27      	add	r2, sp, #156	; 0x9c
 800a89a:	0031      	movs	r1, r6
 800a89c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a89e:	f001 fc17 	bl	800c0d0 <__sprint_r>
 800a8a2:	2800      	cmp	r0, #0
 800a8a4:	d0f5      	beq.n	800a892 <_vfprintf_r+0x1176>
 800a8a6:	e7cb      	b.n	800a840 <_vfprintf_r+0x1124>
 800a8a8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a8ac:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a8ae:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800a8b0:	f7f8 fb6c 	bl	8002f8c <__aeabi_dcmpun>
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	d101      	bne.n	800a8bc <_vfprintf_r+0x11a0>
 800a8b8:	f7ff f9a4 	bl	8009c04 <_vfprintf_r+0x4e8>
 800a8bc:	4b21      	ldr	r3, [pc, #132]	; (800a944 <_vfprintf_r+0x1228>)
 800a8be:	930c      	str	r3, [sp, #48]	; 0x30
 800a8c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8c2:	2b47      	cmp	r3, #71	; 0x47
 800a8c4:	dd01      	ble.n	800a8ca <_vfprintf_r+0x11ae>
 800a8c6:	f7ff f994 	bl	8009bf2 <_vfprintf_r+0x4d6>
 800a8ca:	4b1f      	ldr	r3, [pc, #124]	; (800a948 <_vfprintf_r+0x122c>)
 800a8cc:	f7ff f990 	bl	8009bf0 <_vfprintf_r+0x4d4>
 800a8d0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a8d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a8d4:	1a9b      	subs	r3, r3, r2
 800a8d6:	930e      	str	r3, [sp, #56]	; 0x38
 800a8d8:	f7ff fa11 	bl	8009cfe <_vfprintf_r+0x5e2>
 800a8dc:	9d07      	ldr	r5, [sp, #28]
 800a8de:	2a00      	cmp	r2, #0
 800a8e0:	d101      	bne.n	800a8e6 <_vfprintf_r+0x11ca>
 800a8e2:	f7ff f879 	bl	80099d8 <_vfprintf_r+0x2bc>
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d100      	bne.n	800a8ec <_vfprintf_r+0x11d0>
 800a8ea:	e465      	b.n	800a1b8 <_vfprintf_r+0xa9c>
 800a8ec:	2b02      	cmp	r3, #2
 800a8ee:	d100      	bne.n	800a8f2 <_vfprintf_r+0x11d6>
 800a8f0:	e497      	b.n	800a222 <_vfprintf_r+0xb06>
 800a8f2:	2207      	movs	r2, #7
 800a8f4:	4694      	mov	ip, r2
 800a8f6:	ab34      	add	r3, sp, #208	; 0xd0
 800a8f8:	1e5a      	subs	r2, r3, #1
 800a8fa:	920c      	str	r2, [sp, #48]	; 0x30
 800a8fc:	4662      	mov	r2, ip
 800a8fe:	9908      	ldr	r1, [sp, #32]
 800a900:	400a      	ands	r2, r1
 800a902:	3230      	adds	r2, #48	; 0x30
 800a904:	1e59      	subs	r1, r3, #1
 800a906:	700a      	strb	r2, [r1, #0]
 800a908:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a90a:	074c      	lsls	r4, r1, #29
 800a90c:	9908      	ldr	r1, [sp, #32]
 800a90e:	08c8      	lsrs	r0, r1, #3
 800a910:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a912:	4304      	orrs	r4, r0
 800a914:	08c9      	lsrs	r1, r1, #3
 800a916:	9109      	str	r1, [sp, #36]	; 0x24
 800a918:	0021      	movs	r1, r4
 800a91a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a91c:	9408      	str	r4, [sp, #32]
 800a91e:	4301      	orrs	r1, r0
 800a920:	d000      	beq.n	800a924 <_vfprintf_r+0x1208>
 800a922:	e447      	b.n	800a1b4 <_vfprintf_r+0xa98>
 800a924:	07e9      	lsls	r1, r5, #31
 800a926:	d400      	bmi.n	800a92a <_vfprintf_r+0x120e>
 800a928:	e46e      	b.n	800a208 <_vfprintf_r+0xaec>
 800a92a:	2a30      	cmp	r2, #48	; 0x30
 800a92c:	d100      	bne.n	800a930 <_vfprintf_r+0x1214>
 800a92e:	e46b      	b.n	800a208 <_vfprintf_r+0xaec>
 800a930:	2230      	movs	r2, #48	; 0x30
 800a932:	3b02      	subs	r3, #2
 800a934:	701a      	strb	r2, [r3, #0]
 800a936:	930c      	str	r3, [sp, #48]	; 0x30
 800a938:	e466      	b.n	800a208 <_vfprintf_r+0xaec>
 800a93a:	46c0      	nop			; (mov r8, r8)
 800a93c:	0800cd68 	.word	0x0800cd68
 800a940:	0800cd58 	.word	0x0800cd58
 800a944:	0800cd30 	.word	0x0800cd30
 800a948:	0800cd2c 	.word	0x0800cd2c

0800a94c <vfprintf>:
 800a94c:	b510      	push	{r4, lr}
 800a94e:	0013      	movs	r3, r2
 800a950:	000a      	movs	r2, r1
 800a952:	0001      	movs	r1, r0
 800a954:	4802      	ldr	r0, [pc, #8]	; (800a960 <vfprintf+0x14>)
 800a956:	6800      	ldr	r0, [r0, #0]
 800a958:	f7fe fee0 	bl	800971c <_vfprintf_r>
 800a95c:	bd10      	pop	{r4, pc}
 800a95e:	46c0      	nop			; (mov r8, r8)
 800a960:	200001d0 	.word	0x200001d0

0800a964 <__sbprintf>:
 800a964:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a966:	0015      	movs	r5, r2
 800a968:	2202      	movs	r2, #2
 800a96a:	4c1e      	ldr	r4, [pc, #120]	; (800a9e4 <__sbprintf+0x80>)
 800a96c:	001f      	movs	r7, r3
 800a96e:	898b      	ldrh	r3, [r1, #12]
 800a970:	44a5      	add	sp, r4
 800a972:	4393      	bics	r3, r2
 800a974:	466a      	mov	r2, sp
 800a976:	8193      	strh	r3, [r2, #12]
 800a978:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a97a:	0006      	movs	r6, r0
 800a97c:	9319      	str	r3, [sp, #100]	; 0x64
 800a97e:	89cb      	ldrh	r3, [r1, #14]
 800a980:	a816      	add	r0, sp, #88	; 0x58
 800a982:	81d3      	strh	r3, [r2, #14]
 800a984:	6a0b      	ldr	r3, [r1, #32]
 800a986:	000c      	movs	r4, r1
 800a988:	9308      	str	r3, [sp, #32]
 800a98a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800a98c:	930a      	str	r3, [sp, #40]	; 0x28
 800a98e:	ab1a      	add	r3, sp, #104	; 0x68
 800a990:	9300      	str	r3, [sp, #0]
 800a992:	9304      	str	r3, [sp, #16]
 800a994:	2380      	movs	r3, #128	; 0x80
 800a996:	00db      	lsls	r3, r3, #3
 800a998:	9302      	str	r3, [sp, #8]
 800a99a:	9305      	str	r3, [sp, #20]
 800a99c:	2300      	movs	r3, #0
 800a99e:	9306      	str	r3, [sp, #24]
 800a9a0:	f7fe f83c 	bl	8008a1c <__retarget_lock_init_recursive>
 800a9a4:	002a      	movs	r2, r5
 800a9a6:	003b      	movs	r3, r7
 800a9a8:	4669      	mov	r1, sp
 800a9aa:	0030      	movs	r0, r6
 800a9ac:	f7fe feb6 	bl	800971c <_vfprintf_r>
 800a9b0:	1e05      	subs	r5, r0, #0
 800a9b2:	db07      	blt.n	800a9c4 <__sbprintf+0x60>
 800a9b4:	4669      	mov	r1, sp
 800a9b6:	0030      	movs	r0, r6
 800a9b8:	f7fd f9f0 	bl	8007d9c <_fflush_r>
 800a9bc:	2800      	cmp	r0, #0
 800a9be:	d001      	beq.n	800a9c4 <__sbprintf+0x60>
 800a9c0:	2501      	movs	r5, #1
 800a9c2:	426d      	negs	r5, r5
 800a9c4:	466b      	mov	r3, sp
 800a9c6:	899a      	ldrh	r2, [r3, #12]
 800a9c8:	2340      	movs	r3, #64	; 0x40
 800a9ca:	421a      	tst	r2, r3
 800a9cc:	d002      	beq.n	800a9d4 <__sbprintf+0x70>
 800a9ce:	89a2      	ldrh	r2, [r4, #12]
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	81a3      	strh	r3, [r4, #12]
 800a9d4:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a9d6:	f7fe f822 	bl	8008a1e <__retarget_lock_close_recursive>
 800a9da:	0028      	movs	r0, r5
 800a9dc:	4b02      	ldr	r3, [pc, #8]	; (800a9e8 <__sbprintf+0x84>)
 800a9de:	449d      	add	sp, r3
 800a9e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9e2:	46c0      	nop			; (mov r8, r8)
 800a9e4:	fffffb94 	.word	0xfffffb94
 800a9e8:	0000046c 	.word	0x0000046c

0800a9ec <__swbuf_r>:
 800a9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ee:	0005      	movs	r5, r0
 800a9f0:	000e      	movs	r6, r1
 800a9f2:	0014      	movs	r4, r2
 800a9f4:	2800      	cmp	r0, #0
 800a9f6:	d004      	beq.n	800aa02 <__swbuf_r+0x16>
 800a9f8:	6983      	ldr	r3, [r0, #24]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d101      	bne.n	800aa02 <__swbuf_r+0x16>
 800a9fe:	f7fd facf 	bl	8007fa0 <__sinit>
 800aa02:	4b29      	ldr	r3, [pc, #164]	; (800aaa8 <__swbuf_r+0xbc>)
 800aa04:	429c      	cmp	r4, r3
 800aa06:	d133      	bne.n	800aa70 <__swbuf_r+0x84>
 800aa08:	686c      	ldr	r4, [r5, #4]
 800aa0a:	69a3      	ldr	r3, [r4, #24]
 800aa0c:	60a3      	str	r3, [r4, #8]
 800aa0e:	89a3      	ldrh	r3, [r4, #12]
 800aa10:	071b      	lsls	r3, r3, #28
 800aa12:	d537      	bpl.n	800aa84 <__swbuf_r+0x98>
 800aa14:	6923      	ldr	r3, [r4, #16]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d034      	beq.n	800aa84 <__swbuf_r+0x98>
 800aa1a:	230c      	movs	r3, #12
 800aa1c:	5ee2      	ldrsh	r2, [r4, r3]
 800aa1e:	2380      	movs	r3, #128	; 0x80
 800aa20:	019b      	lsls	r3, r3, #6
 800aa22:	b2f7      	uxtb	r7, r6
 800aa24:	b2f6      	uxtb	r6, r6
 800aa26:	421a      	tst	r2, r3
 800aa28:	d036      	beq.n	800aa98 <__swbuf_r+0xac>
 800aa2a:	6823      	ldr	r3, [r4, #0]
 800aa2c:	6922      	ldr	r2, [r4, #16]
 800aa2e:	1a98      	subs	r0, r3, r2
 800aa30:	6963      	ldr	r3, [r4, #20]
 800aa32:	4298      	cmp	r0, r3
 800aa34:	db05      	blt.n	800aa42 <__swbuf_r+0x56>
 800aa36:	0021      	movs	r1, r4
 800aa38:	0028      	movs	r0, r5
 800aa3a:	f7fd f9af 	bl	8007d9c <_fflush_r>
 800aa3e:	2800      	cmp	r0, #0
 800aa40:	d126      	bne.n	800aa90 <__swbuf_r+0xa4>
 800aa42:	68a3      	ldr	r3, [r4, #8]
 800aa44:	3001      	adds	r0, #1
 800aa46:	3b01      	subs	r3, #1
 800aa48:	60a3      	str	r3, [r4, #8]
 800aa4a:	6823      	ldr	r3, [r4, #0]
 800aa4c:	1c5a      	adds	r2, r3, #1
 800aa4e:	6022      	str	r2, [r4, #0]
 800aa50:	701f      	strb	r7, [r3, #0]
 800aa52:	6963      	ldr	r3, [r4, #20]
 800aa54:	4298      	cmp	r0, r3
 800aa56:	d004      	beq.n	800aa62 <__swbuf_r+0x76>
 800aa58:	89a3      	ldrh	r3, [r4, #12]
 800aa5a:	07db      	lsls	r3, r3, #31
 800aa5c:	d51a      	bpl.n	800aa94 <__swbuf_r+0xa8>
 800aa5e:	2e0a      	cmp	r6, #10
 800aa60:	d118      	bne.n	800aa94 <__swbuf_r+0xa8>
 800aa62:	0021      	movs	r1, r4
 800aa64:	0028      	movs	r0, r5
 800aa66:	f7fd f999 	bl	8007d9c <_fflush_r>
 800aa6a:	2800      	cmp	r0, #0
 800aa6c:	d012      	beq.n	800aa94 <__swbuf_r+0xa8>
 800aa6e:	e00f      	b.n	800aa90 <__swbuf_r+0xa4>
 800aa70:	4b0e      	ldr	r3, [pc, #56]	; (800aaac <__swbuf_r+0xc0>)
 800aa72:	429c      	cmp	r4, r3
 800aa74:	d101      	bne.n	800aa7a <__swbuf_r+0x8e>
 800aa76:	68ac      	ldr	r4, [r5, #8]
 800aa78:	e7c7      	b.n	800aa0a <__swbuf_r+0x1e>
 800aa7a:	4b0d      	ldr	r3, [pc, #52]	; (800aab0 <__swbuf_r+0xc4>)
 800aa7c:	429c      	cmp	r4, r3
 800aa7e:	d1c4      	bne.n	800aa0a <__swbuf_r+0x1e>
 800aa80:	68ec      	ldr	r4, [r5, #12]
 800aa82:	e7c2      	b.n	800aa0a <__swbuf_r+0x1e>
 800aa84:	0021      	movs	r1, r4
 800aa86:	0028      	movs	r0, r5
 800aa88:	f000 f82a 	bl	800aae0 <__swsetup_r>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	d0c4      	beq.n	800aa1a <__swbuf_r+0x2e>
 800aa90:	2601      	movs	r6, #1
 800aa92:	4276      	negs	r6, r6
 800aa94:	0030      	movs	r0, r6
 800aa96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	81a3      	strh	r3, [r4, #12]
 800aa9c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800aa9e:	4b05      	ldr	r3, [pc, #20]	; (800aab4 <__swbuf_r+0xc8>)
 800aaa0:	4013      	ands	r3, r2
 800aaa2:	6663      	str	r3, [r4, #100]	; 0x64
 800aaa4:	e7c1      	b.n	800aa2a <__swbuf_r+0x3e>
 800aaa6:	46c0      	nop			; (mov r8, r8)
 800aaa8:	0800cce0 	.word	0x0800cce0
 800aaac:	0800cd00 	.word	0x0800cd00
 800aab0:	0800ccc0 	.word	0x0800ccc0
 800aab4:	ffffdfff 	.word	0xffffdfff

0800aab8 <_write_r>:
 800aab8:	b570      	push	{r4, r5, r6, lr}
 800aaba:	0005      	movs	r5, r0
 800aabc:	0008      	movs	r0, r1
 800aabe:	0011      	movs	r1, r2
 800aac0:	2200      	movs	r2, #0
 800aac2:	4c06      	ldr	r4, [pc, #24]	; (800aadc <_write_r+0x24>)
 800aac4:	6022      	str	r2, [r4, #0]
 800aac6:	001a      	movs	r2, r3
 800aac8:	f7fa fb02 	bl	80050d0 <_write>
 800aacc:	1c43      	adds	r3, r0, #1
 800aace:	d103      	bne.n	800aad8 <_write_r+0x20>
 800aad0:	6823      	ldr	r3, [r4, #0]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d000      	beq.n	800aad8 <_write_r+0x20>
 800aad6:	602b      	str	r3, [r5, #0]
 800aad8:	bd70      	pop	{r4, r5, r6, pc}
 800aada:	46c0      	nop			; (mov r8, r8)
 800aadc:	20000f80 	.word	0x20000f80

0800aae0 <__swsetup_r>:
 800aae0:	4b36      	ldr	r3, [pc, #216]	; (800abbc <__swsetup_r+0xdc>)
 800aae2:	b570      	push	{r4, r5, r6, lr}
 800aae4:	681d      	ldr	r5, [r3, #0]
 800aae6:	0006      	movs	r6, r0
 800aae8:	000c      	movs	r4, r1
 800aaea:	2d00      	cmp	r5, #0
 800aaec:	d005      	beq.n	800aafa <__swsetup_r+0x1a>
 800aaee:	69ab      	ldr	r3, [r5, #24]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d102      	bne.n	800aafa <__swsetup_r+0x1a>
 800aaf4:	0028      	movs	r0, r5
 800aaf6:	f7fd fa53 	bl	8007fa0 <__sinit>
 800aafa:	4b31      	ldr	r3, [pc, #196]	; (800abc0 <__swsetup_r+0xe0>)
 800aafc:	429c      	cmp	r4, r3
 800aafe:	d10f      	bne.n	800ab20 <__swsetup_r+0x40>
 800ab00:	686c      	ldr	r4, [r5, #4]
 800ab02:	230c      	movs	r3, #12
 800ab04:	5ee2      	ldrsh	r2, [r4, r3]
 800ab06:	b293      	uxth	r3, r2
 800ab08:	0719      	lsls	r1, r3, #28
 800ab0a:	d42d      	bmi.n	800ab68 <__swsetup_r+0x88>
 800ab0c:	06d9      	lsls	r1, r3, #27
 800ab0e:	d411      	bmi.n	800ab34 <__swsetup_r+0x54>
 800ab10:	2309      	movs	r3, #9
 800ab12:	2001      	movs	r0, #1
 800ab14:	6033      	str	r3, [r6, #0]
 800ab16:	3337      	adds	r3, #55	; 0x37
 800ab18:	4313      	orrs	r3, r2
 800ab1a:	81a3      	strh	r3, [r4, #12]
 800ab1c:	4240      	negs	r0, r0
 800ab1e:	bd70      	pop	{r4, r5, r6, pc}
 800ab20:	4b28      	ldr	r3, [pc, #160]	; (800abc4 <__swsetup_r+0xe4>)
 800ab22:	429c      	cmp	r4, r3
 800ab24:	d101      	bne.n	800ab2a <__swsetup_r+0x4a>
 800ab26:	68ac      	ldr	r4, [r5, #8]
 800ab28:	e7eb      	b.n	800ab02 <__swsetup_r+0x22>
 800ab2a:	4b27      	ldr	r3, [pc, #156]	; (800abc8 <__swsetup_r+0xe8>)
 800ab2c:	429c      	cmp	r4, r3
 800ab2e:	d1e8      	bne.n	800ab02 <__swsetup_r+0x22>
 800ab30:	68ec      	ldr	r4, [r5, #12]
 800ab32:	e7e6      	b.n	800ab02 <__swsetup_r+0x22>
 800ab34:	075b      	lsls	r3, r3, #29
 800ab36:	d513      	bpl.n	800ab60 <__swsetup_r+0x80>
 800ab38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab3a:	2900      	cmp	r1, #0
 800ab3c:	d008      	beq.n	800ab50 <__swsetup_r+0x70>
 800ab3e:	0023      	movs	r3, r4
 800ab40:	3344      	adds	r3, #68	; 0x44
 800ab42:	4299      	cmp	r1, r3
 800ab44:	d002      	beq.n	800ab4c <__swsetup_r+0x6c>
 800ab46:	0030      	movs	r0, r6
 800ab48:	f7fd fb5c 	bl	8008204 <_free_r>
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	6363      	str	r3, [r4, #52]	; 0x34
 800ab50:	2224      	movs	r2, #36	; 0x24
 800ab52:	89a3      	ldrh	r3, [r4, #12]
 800ab54:	4393      	bics	r3, r2
 800ab56:	81a3      	strh	r3, [r4, #12]
 800ab58:	2300      	movs	r3, #0
 800ab5a:	6063      	str	r3, [r4, #4]
 800ab5c:	6923      	ldr	r3, [r4, #16]
 800ab5e:	6023      	str	r3, [r4, #0]
 800ab60:	2308      	movs	r3, #8
 800ab62:	89a2      	ldrh	r2, [r4, #12]
 800ab64:	4313      	orrs	r3, r2
 800ab66:	81a3      	strh	r3, [r4, #12]
 800ab68:	6923      	ldr	r3, [r4, #16]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d10b      	bne.n	800ab86 <__swsetup_r+0xa6>
 800ab6e:	21a0      	movs	r1, #160	; 0xa0
 800ab70:	2280      	movs	r2, #128	; 0x80
 800ab72:	89a3      	ldrh	r3, [r4, #12]
 800ab74:	0089      	lsls	r1, r1, #2
 800ab76:	0092      	lsls	r2, r2, #2
 800ab78:	400b      	ands	r3, r1
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d003      	beq.n	800ab86 <__swsetup_r+0xa6>
 800ab7e:	0021      	movs	r1, r4
 800ab80:	0030      	movs	r0, r6
 800ab82:	f7fd ff7f 	bl	8008a84 <__smakebuf_r>
 800ab86:	2301      	movs	r3, #1
 800ab88:	89a2      	ldrh	r2, [r4, #12]
 800ab8a:	4013      	ands	r3, r2
 800ab8c:	d011      	beq.n	800abb2 <__swsetup_r+0xd2>
 800ab8e:	2300      	movs	r3, #0
 800ab90:	60a3      	str	r3, [r4, #8]
 800ab92:	6963      	ldr	r3, [r4, #20]
 800ab94:	425b      	negs	r3, r3
 800ab96:	61a3      	str	r3, [r4, #24]
 800ab98:	2000      	movs	r0, #0
 800ab9a:	6923      	ldr	r3, [r4, #16]
 800ab9c:	4283      	cmp	r3, r0
 800ab9e:	d1be      	bne.n	800ab1e <__swsetup_r+0x3e>
 800aba0:	230c      	movs	r3, #12
 800aba2:	5ee2      	ldrsh	r2, [r4, r3]
 800aba4:	0613      	lsls	r3, r2, #24
 800aba6:	d5ba      	bpl.n	800ab1e <__swsetup_r+0x3e>
 800aba8:	2340      	movs	r3, #64	; 0x40
 800abaa:	4313      	orrs	r3, r2
 800abac:	81a3      	strh	r3, [r4, #12]
 800abae:	3801      	subs	r0, #1
 800abb0:	e7b5      	b.n	800ab1e <__swsetup_r+0x3e>
 800abb2:	0792      	lsls	r2, r2, #30
 800abb4:	d400      	bmi.n	800abb8 <__swsetup_r+0xd8>
 800abb6:	6963      	ldr	r3, [r4, #20]
 800abb8:	60a3      	str	r3, [r4, #8]
 800abba:	e7ed      	b.n	800ab98 <__swsetup_r+0xb8>
 800abbc:	200001d0 	.word	0x200001d0
 800abc0:	0800cce0 	.word	0x0800cce0
 800abc4:	0800cd00 	.word	0x0800cd00
 800abc8:	0800ccc0 	.word	0x0800ccc0

0800abcc <__call_exitprocs>:
 800abcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abce:	4b3d      	ldr	r3, [pc, #244]	; (800acc4 <__call_exitprocs+0xf8>)
 800abd0:	b087      	sub	sp, #28
 800abd2:	9005      	str	r0, [sp, #20]
 800abd4:	6818      	ldr	r0, [r3, #0]
 800abd6:	9103      	str	r1, [sp, #12]
 800abd8:	f7fd ff22 	bl	8008a20 <__retarget_lock_acquire_recursive>
 800abdc:	4b3a      	ldr	r3, [pc, #232]	; (800acc8 <__call_exitprocs+0xfc>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	9302      	str	r3, [sp, #8]
 800abe2:	9b02      	ldr	r3, [sp, #8]
 800abe4:	001f      	movs	r7, r3
 800abe6:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800abe8:	3748      	adds	r7, #72	; 0x48
 800abea:	2c00      	cmp	r4, #0
 800abec:	d010      	beq.n	800ac10 <__call_exitprocs+0x44>
 800abee:	0023      	movs	r3, r4
 800abf0:	6865      	ldr	r5, [r4, #4]
 800abf2:	3388      	adds	r3, #136	; 0x88
 800abf4:	681e      	ldr	r6, [r3, #0]
 800abf6:	1e6b      	subs	r3, r5, #1
 800abf8:	00ad      	lsls	r5, r5, #2
 800abfa:	9300      	str	r3, [sp, #0]
 800abfc:	1963      	adds	r3, r4, r5
 800abfe:	3d04      	subs	r5, #4
 800ac00:	9301      	str	r3, [sp, #4]
 800ac02:	1975      	adds	r5, r6, r5
 800ac04:	9b00      	ldr	r3, [sp, #0]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	da08      	bge.n	800ac1c <__call_exitprocs+0x50>
 800ac0a:	4b30      	ldr	r3, [pc, #192]	; (800accc <__call_exitprocs+0x100>)
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d145      	bne.n	800ac9c <__call_exitprocs+0xd0>
 800ac10:	4b2c      	ldr	r3, [pc, #176]	; (800acc4 <__call_exitprocs+0xf8>)
 800ac12:	6818      	ldr	r0, [r3, #0]
 800ac14:	f7fd ff05 	bl	8008a22 <__retarget_lock_release_recursive>
 800ac18:	b007      	add	sp, #28
 800ac1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac1c:	9b03      	ldr	r3, [sp, #12]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d00f      	beq.n	800ac42 <__call_exitprocs+0x76>
 800ac22:	2e00      	cmp	r6, #0
 800ac24:	d107      	bne.n	800ac36 <__call_exitprocs+0x6a>
 800ac26:	9b00      	ldr	r3, [sp, #0]
 800ac28:	3d04      	subs	r5, #4
 800ac2a:	3b01      	subs	r3, #1
 800ac2c:	9300      	str	r3, [sp, #0]
 800ac2e:	9b01      	ldr	r3, [sp, #4]
 800ac30:	3b04      	subs	r3, #4
 800ac32:	9301      	str	r3, [sp, #4]
 800ac34:	e7e6      	b.n	800ac04 <__call_exitprocs+0x38>
 800ac36:	002b      	movs	r3, r5
 800ac38:	3380      	adds	r3, #128	; 0x80
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	9a03      	ldr	r2, [sp, #12]
 800ac3e:	429a      	cmp	r2, r3
 800ac40:	d1f1      	bne.n	800ac26 <__call_exitprocs+0x5a>
 800ac42:	6862      	ldr	r2, [r4, #4]
 800ac44:	9b01      	ldr	r3, [sp, #4]
 800ac46:	9900      	ldr	r1, [sp, #0]
 800ac48:	3a01      	subs	r2, #1
 800ac4a:	685b      	ldr	r3, [r3, #4]
 800ac4c:	4291      	cmp	r1, r2
 800ac4e:	d117      	bne.n	800ac80 <__call_exitprocs+0xb4>
 800ac50:	6061      	str	r1, [r4, #4]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d0e7      	beq.n	800ac26 <__call_exitprocs+0x5a>
 800ac56:	6862      	ldr	r2, [r4, #4]
 800ac58:	9204      	str	r2, [sp, #16]
 800ac5a:	2e00      	cmp	r6, #0
 800ac5c:	d007      	beq.n	800ac6e <__call_exitprocs+0xa2>
 800ac5e:	2201      	movs	r2, #1
 800ac60:	9900      	ldr	r1, [sp, #0]
 800ac62:	408a      	lsls	r2, r1
 800ac64:	0031      	movs	r1, r6
 800ac66:	31fc      	adds	r1, #252	; 0xfc
 800ac68:	6848      	ldr	r0, [r1, #4]
 800ac6a:	4210      	tst	r0, r2
 800ac6c:	d10c      	bne.n	800ac88 <__call_exitprocs+0xbc>
 800ac6e:	4798      	blx	r3
 800ac70:	9b04      	ldr	r3, [sp, #16]
 800ac72:	6862      	ldr	r2, [r4, #4]
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d1b4      	bne.n	800abe2 <__call_exitprocs+0x16>
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	429c      	cmp	r4, r3
 800ac7c:	d0d3      	beq.n	800ac26 <__call_exitprocs+0x5a>
 800ac7e:	e7b0      	b.n	800abe2 <__call_exitprocs+0x16>
 800ac80:	2200      	movs	r2, #0
 800ac82:	9901      	ldr	r1, [sp, #4]
 800ac84:	604a      	str	r2, [r1, #4]
 800ac86:	e7e4      	b.n	800ac52 <__call_exitprocs+0x86>
 800ac88:	6889      	ldr	r1, [r1, #8]
 800ac8a:	4211      	tst	r1, r2
 800ac8c:	d103      	bne.n	800ac96 <__call_exitprocs+0xca>
 800ac8e:	6829      	ldr	r1, [r5, #0]
 800ac90:	9805      	ldr	r0, [sp, #20]
 800ac92:	4798      	blx	r3
 800ac94:	e7ec      	b.n	800ac70 <__call_exitprocs+0xa4>
 800ac96:	6828      	ldr	r0, [r5, #0]
 800ac98:	4798      	blx	r3
 800ac9a:	e7e9      	b.n	800ac70 <__call_exitprocs+0xa4>
 800ac9c:	6862      	ldr	r2, [r4, #4]
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	2a00      	cmp	r2, #0
 800aca2:	d10c      	bne.n	800acbe <__call_exitprocs+0xf2>
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d00a      	beq.n	800acbe <__call_exitprocs+0xf2>
 800aca8:	603b      	str	r3, [r7, #0]
 800acaa:	2e00      	cmp	r6, #0
 800acac:	d002      	beq.n	800acb4 <__call_exitprocs+0xe8>
 800acae:	0030      	movs	r0, r6
 800acb0:	f7fd ff36 	bl	8008b20 <free>
 800acb4:	0020      	movs	r0, r4
 800acb6:	f7fd ff33 	bl	8008b20 <free>
 800acba:	683c      	ldr	r4, [r7, #0]
 800acbc:	e795      	b.n	800abea <__call_exitprocs+0x1e>
 800acbe:	0027      	movs	r7, r4
 800acc0:	001c      	movs	r4, r3
 800acc2:	e792      	b.n	800abea <__call_exitprocs+0x1e>
 800acc4:	200006d4 	.word	0x200006d4
 800acc8:	0800cd20 	.word	0x0800cd20
 800accc:	08008b21 	.word	0x08008b21

0800acd0 <_close_r>:
 800acd0:	2300      	movs	r3, #0
 800acd2:	b570      	push	{r4, r5, r6, lr}
 800acd4:	4c06      	ldr	r4, [pc, #24]	; (800acf0 <_close_r+0x20>)
 800acd6:	0005      	movs	r5, r0
 800acd8:	0008      	movs	r0, r1
 800acda:	6023      	str	r3, [r4, #0]
 800acdc:	f7fa f9d6 	bl	800508c <_close>
 800ace0:	1c43      	adds	r3, r0, #1
 800ace2:	d103      	bne.n	800acec <_close_r+0x1c>
 800ace4:	6823      	ldr	r3, [r4, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d000      	beq.n	800acec <_close_r+0x1c>
 800acea:	602b      	str	r3, [r5, #0]
 800acec:	bd70      	pop	{r4, r5, r6, pc}
 800acee:	46c0      	nop			; (mov r8, r8)
 800acf0:	20000f80 	.word	0x20000f80

0800acf4 <quorem>:
 800acf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acf6:	6903      	ldr	r3, [r0, #16]
 800acf8:	690c      	ldr	r4, [r1, #16]
 800acfa:	b089      	sub	sp, #36	; 0x24
 800acfc:	0007      	movs	r7, r0
 800acfe:	9105      	str	r1, [sp, #20]
 800ad00:	2600      	movs	r6, #0
 800ad02:	429c      	cmp	r4, r3
 800ad04:	dc6d      	bgt.n	800ade2 <quorem+0xee>
 800ad06:	000b      	movs	r3, r1
 800ad08:	3c01      	subs	r4, #1
 800ad0a:	3314      	adds	r3, #20
 800ad0c:	00a5      	lsls	r5, r4, #2
 800ad0e:	9303      	str	r3, [sp, #12]
 800ad10:	195b      	adds	r3, r3, r5
 800ad12:	9304      	str	r3, [sp, #16]
 800ad14:	0003      	movs	r3, r0
 800ad16:	3314      	adds	r3, #20
 800ad18:	9302      	str	r3, [sp, #8]
 800ad1a:	195d      	adds	r5, r3, r5
 800ad1c:	9b04      	ldr	r3, [sp, #16]
 800ad1e:	6828      	ldr	r0, [r5, #0]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	1c59      	adds	r1, r3, #1
 800ad24:	9301      	str	r3, [sp, #4]
 800ad26:	f7f5 fa15 	bl	8000154 <__udivsi3>
 800ad2a:	9001      	str	r0, [sp, #4]
 800ad2c:	42b0      	cmp	r0, r6
 800ad2e:	d02d      	beq.n	800ad8c <quorem+0x98>
 800ad30:	9b03      	ldr	r3, [sp, #12]
 800ad32:	9802      	ldr	r0, [sp, #8]
 800ad34:	469c      	mov	ip, r3
 800ad36:	9606      	str	r6, [sp, #24]
 800ad38:	4662      	mov	r2, ip
 800ad3a:	ca08      	ldmia	r2!, {r3}
 800ad3c:	4694      	mov	ip, r2
 800ad3e:	9a01      	ldr	r2, [sp, #4]
 800ad40:	b299      	uxth	r1, r3
 800ad42:	4351      	muls	r1, r2
 800ad44:	0c1b      	lsrs	r3, r3, #16
 800ad46:	4353      	muls	r3, r2
 800ad48:	1989      	adds	r1, r1, r6
 800ad4a:	0c0a      	lsrs	r2, r1, #16
 800ad4c:	189b      	adds	r3, r3, r2
 800ad4e:	9307      	str	r3, [sp, #28]
 800ad50:	8802      	ldrh	r2, [r0, #0]
 800ad52:	0c1e      	lsrs	r6, r3, #16
 800ad54:	9b06      	ldr	r3, [sp, #24]
 800ad56:	b289      	uxth	r1, r1
 800ad58:	18d2      	adds	r2, r2, r3
 800ad5a:	6803      	ldr	r3, [r0, #0]
 800ad5c:	1a52      	subs	r2, r2, r1
 800ad5e:	0c19      	lsrs	r1, r3, #16
 800ad60:	466b      	mov	r3, sp
 800ad62:	8b9b      	ldrh	r3, [r3, #28]
 800ad64:	1acb      	subs	r3, r1, r3
 800ad66:	1411      	asrs	r1, r2, #16
 800ad68:	185b      	adds	r3, r3, r1
 800ad6a:	1419      	asrs	r1, r3, #16
 800ad6c:	b292      	uxth	r2, r2
 800ad6e:	041b      	lsls	r3, r3, #16
 800ad70:	431a      	orrs	r2, r3
 800ad72:	9b04      	ldr	r3, [sp, #16]
 800ad74:	9106      	str	r1, [sp, #24]
 800ad76:	c004      	stmia	r0!, {r2}
 800ad78:	4563      	cmp	r3, ip
 800ad7a:	d2dd      	bcs.n	800ad38 <quorem+0x44>
 800ad7c:	682b      	ldr	r3, [r5, #0]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d104      	bne.n	800ad8c <quorem+0x98>
 800ad82:	9b02      	ldr	r3, [sp, #8]
 800ad84:	3d04      	subs	r5, #4
 800ad86:	42ab      	cmp	r3, r5
 800ad88:	d32e      	bcc.n	800ade8 <quorem+0xf4>
 800ad8a:	613c      	str	r4, [r7, #16]
 800ad8c:	9905      	ldr	r1, [sp, #20]
 800ad8e:	0038      	movs	r0, r7
 800ad90:	f001 f8b9 	bl	800bf06 <__mcmp>
 800ad94:	2800      	cmp	r0, #0
 800ad96:	db23      	blt.n	800ade0 <quorem+0xec>
 800ad98:	2500      	movs	r5, #0
 800ad9a:	9b01      	ldr	r3, [sp, #4]
 800ad9c:	9802      	ldr	r0, [sp, #8]
 800ad9e:	3301      	adds	r3, #1
 800ada0:	9903      	ldr	r1, [sp, #12]
 800ada2:	9301      	str	r3, [sp, #4]
 800ada4:	c908      	ldmia	r1!, {r3}
 800ada6:	8802      	ldrh	r2, [r0, #0]
 800ada8:	1955      	adds	r5, r2, r5
 800adaa:	b29a      	uxth	r2, r3
 800adac:	1aaa      	subs	r2, r5, r2
 800adae:	6805      	ldr	r5, [r0, #0]
 800adb0:	0c1b      	lsrs	r3, r3, #16
 800adb2:	0c2d      	lsrs	r5, r5, #16
 800adb4:	1aeb      	subs	r3, r5, r3
 800adb6:	1415      	asrs	r5, r2, #16
 800adb8:	195b      	adds	r3, r3, r5
 800adba:	141d      	asrs	r5, r3, #16
 800adbc:	b292      	uxth	r2, r2
 800adbe:	041b      	lsls	r3, r3, #16
 800adc0:	4313      	orrs	r3, r2
 800adc2:	c008      	stmia	r0!, {r3}
 800adc4:	9b04      	ldr	r3, [sp, #16]
 800adc6:	428b      	cmp	r3, r1
 800adc8:	d2ec      	bcs.n	800ada4 <quorem+0xb0>
 800adca:	9a02      	ldr	r2, [sp, #8]
 800adcc:	00a3      	lsls	r3, r4, #2
 800adce:	18d3      	adds	r3, r2, r3
 800add0:	681a      	ldr	r2, [r3, #0]
 800add2:	2a00      	cmp	r2, #0
 800add4:	d104      	bne.n	800ade0 <quorem+0xec>
 800add6:	9a02      	ldr	r2, [sp, #8]
 800add8:	3b04      	subs	r3, #4
 800adda:	429a      	cmp	r2, r3
 800addc:	d309      	bcc.n	800adf2 <quorem+0xfe>
 800adde:	613c      	str	r4, [r7, #16]
 800ade0:	9e01      	ldr	r6, [sp, #4]
 800ade2:	0030      	movs	r0, r6
 800ade4:	b009      	add	sp, #36	; 0x24
 800ade6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ade8:	682b      	ldr	r3, [r5, #0]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d1cd      	bne.n	800ad8a <quorem+0x96>
 800adee:	3c01      	subs	r4, #1
 800adf0:	e7c7      	b.n	800ad82 <quorem+0x8e>
 800adf2:	681a      	ldr	r2, [r3, #0]
 800adf4:	2a00      	cmp	r2, #0
 800adf6:	d1f2      	bne.n	800adde <quorem+0xea>
 800adf8:	3c01      	subs	r4, #1
 800adfa:	e7ec      	b.n	800add6 <quorem+0xe2>

0800adfc <_dtoa_r>:
 800adfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adfe:	0016      	movs	r6, r2
 800ae00:	001f      	movs	r7, r3
 800ae02:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ae04:	b09d      	sub	sp, #116	; 0x74
 800ae06:	9004      	str	r0, [sp, #16]
 800ae08:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800ae0a:	9606      	str	r6, [sp, #24]
 800ae0c:	9707      	str	r7, [sp, #28]
 800ae0e:	2c00      	cmp	r4, #0
 800ae10:	d108      	bne.n	800ae24 <_dtoa_r+0x28>
 800ae12:	2010      	movs	r0, #16
 800ae14:	f7fd fe7a 	bl	8008b0c <malloc>
 800ae18:	9b04      	ldr	r3, [sp, #16]
 800ae1a:	6258      	str	r0, [r3, #36]	; 0x24
 800ae1c:	6044      	str	r4, [r0, #4]
 800ae1e:	6084      	str	r4, [r0, #8]
 800ae20:	6004      	str	r4, [r0, #0]
 800ae22:	60c4      	str	r4, [r0, #12]
 800ae24:	9b04      	ldr	r3, [sp, #16]
 800ae26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae28:	6819      	ldr	r1, [r3, #0]
 800ae2a:	2900      	cmp	r1, #0
 800ae2c:	d00b      	beq.n	800ae46 <_dtoa_r+0x4a>
 800ae2e:	685a      	ldr	r2, [r3, #4]
 800ae30:	2301      	movs	r3, #1
 800ae32:	4093      	lsls	r3, r2
 800ae34:	604a      	str	r2, [r1, #4]
 800ae36:	608b      	str	r3, [r1, #8]
 800ae38:	9804      	ldr	r0, [sp, #16]
 800ae3a:	f000 fe8b 	bl	800bb54 <_Bfree>
 800ae3e:	2200      	movs	r2, #0
 800ae40:	9b04      	ldr	r3, [sp, #16]
 800ae42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae44:	601a      	str	r2, [r3, #0]
 800ae46:	9b07      	ldr	r3, [sp, #28]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	da1f      	bge.n	800ae8c <_dtoa_r+0x90>
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	602b      	str	r3, [r5, #0]
 800ae50:	007b      	lsls	r3, r7, #1
 800ae52:	085b      	lsrs	r3, r3, #1
 800ae54:	9307      	str	r3, [sp, #28]
 800ae56:	9c07      	ldr	r4, [sp, #28]
 800ae58:	4bb7      	ldr	r3, [pc, #732]	; (800b138 <_dtoa_r+0x33c>)
 800ae5a:	0022      	movs	r2, r4
 800ae5c:	9319      	str	r3, [sp, #100]	; 0x64
 800ae5e:	401a      	ands	r2, r3
 800ae60:	429a      	cmp	r2, r3
 800ae62:	d116      	bne.n	800ae92 <_dtoa_r+0x96>
 800ae64:	4bb5      	ldr	r3, [pc, #724]	; (800b13c <_dtoa_r+0x340>)
 800ae66:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ae68:	6013      	str	r3, [r2, #0]
 800ae6a:	9b06      	ldr	r3, [sp, #24]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d103      	bne.n	800ae78 <_dtoa_r+0x7c>
 800ae70:	0324      	lsls	r4, r4, #12
 800ae72:	d101      	bne.n	800ae78 <_dtoa_r+0x7c>
 800ae74:	f000 fd91 	bl	800b99a <_dtoa_r+0xb9e>
 800ae78:	4bb1      	ldr	r3, [pc, #708]	; (800b140 <_dtoa_r+0x344>)
 800ae7a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ae7c:	930a      	str	r3, [sp, #40]	; 0x28
 800ae7e:	4bb1      	ldr	r3, [pc, #708]	; (800b144 <_dtoa_r+0x348>)
 800ae80:	2a00      	cmp	r2, #0
 800ae82:	d001      	beq.n	800ae88 <_dtoa_r+0x8c>
 800ae84:	f000 fd8f 	bl	800b9a6 <_dtoa_r+0xbaa>
 800ae88:	f000 fd8f 	bl	800b9aa <_dtoa_r+0xbae>
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	602b      	str	r3, [r5, #0]
 800ae90:	e7e1      	b.n	800ae56 <_dtoa_r+0x5a>
 800ae92:	9e06      	ldr	r6, [sp, #24]
 800ae94:	9f07      	ldr	r7, [sp, #28]
 800ae96:	2200      	movs	r2, #0
 800ae98:	2300      	movs	r3, #0
 800ae9a:	0030      	movs	r0, r6
 800ae9c:	0039      	movs	r1, r7
 800ae9e:	f7f5 fadf 	bl	8000460 <__aeabi_dcmpeq>
 800aea2:	1e05      	subs	r5, r0, #0
 800aea4:	d00e      	beq.n	800aec4 <_dtoa_r+0xc8>
 800aea6:	2301      	movs	r3, #1
 800aea8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aeaa:	6013      	str	r3, [r2, #0]
 800aeac:	4ba6      	ldr	r3, [pc, #664]	; (800b148 <_dtoa_r+0x34c>)
 800aeae:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aeb0:	930a      	str	r3, [sp, #40]	; 0x28
 800aeb2:	2a00      	cmp	r2, #0
 800aeb4:	d101      	bne.n	800aeba <_dtoa_r+0xbe>
 800aeb6:	f000 fd78 	bl	800b9aa <_dtoa_r+0xbae>
 800aeba:	4aa4      	ldr	r2, [pc, #656]	; (800b14c <_dtoa_r+0x350>)
 800aebc:	9926      	ldr	r1, [sp, #152]	; 0x98
 800aebe:	600a      	str	r2, [r1, #0]
 800aec0:	f000 fd73 	bl	800b9aa <_dtoa_r+0xbae>
 800aec4:	ab1a      	add	r3, sp, #104	; 0x68
 800aec6:	9301      	str	r3, [sp, #4]
 800aec8:	ab1b      	add	r3, sp, #108	; 0x6c
 800aeca:	9300      	str	r3, [sp, #0]
 800aecc:	0032      	movs	r2, r6
 800aece:	003b      	movs	r3, r7
 800aed0:	9804      	ldr	r0, [sp, #16]
 800aed2:	f001 f895 	bl	800c000 <__d2b>
 800aed6:	0063      	lsls	r3, r4, #1
 800aed8:	9005      	str	r0, [sp, #20]
 800aeda:	0d5b      	lsrs	r3, r3, #21
 800aedc:	d100      	bne.n	800aee0 <_dtoa_r+0xe4>
 800aede:	e07f      	b.n	800afe0 <_dtoa_r+0x1e4>
 800aee0:	033a      	lsls	r2, r7, #12
 800aee2:	4c9b      	ldr	r4, [pc, #620]	; (800b150 <_dtoa_r+0x354>)
 800aee4:	0b12      	lsrs	r2, r2, #12
 800aee6:	4314      	orrs	r4, r2
 800aee8:	0021      	movs	r1, r4
 800aeea:	4a9a      	ldr	r2, [pc, #616]	; (800b154 <_dtoa_r+0x358>)
 800aeec:	0030      	movs	r0, r6
 800aeee:	9518      	str	r5, [sp, #96]	; 0x60
 800aef0:	189e      	adds	r6, r3, r2
 800aef2:	2200      	movs	r2, #0
 800aef4:	4b98      	ldr	r3, [pc, #608]	; (800b158 <_dtoa_r+0x35c>)
 800aef6:	f7f7 fd33 	bl	8002960 <__aeabi_dsub>
 800aefa:	4a98      	ldr	r2, [pc, #608]	; (800b15c <_dtoa_r+0x360>)
 800aefc:	4b98      	ldr	r3, [pc, #608]	; (800b160 <_dtoa_r+0x364>)
 800aefe:	f7f7 faaf 	bl	8002460 <__aeabi_dmul>
 800af02:	4a98      	ldr	r2, [pc, #608]	; (800b164 <_dtoa_r+0x368>)
 800af04:	4b98      	ldr	r3, [pc, #608]	; (800b168 <_dtoa_r+0x36c>)
 800af06:	f7f6 fb67 	bl	80015d8 <__aeabi_dadd>
 800af0a:	0004      	movs	r4, r0
 800af0c:	0030      	movs	r0, r6
 800af0e:	000d      	movs	r5, r1
 800af10:	f7f8 f890 	bl	8003034 <__aeabi_i2d>
 800af14:	4a95      	ldr	r2, [pc, #596]	; (800b16c <_dtoa_r+0x370>)
 800af16:	4b96      	ldr	r3, [pc, #600]	; (800b170 <_dtoa_r+0x374>)
 800af18:	f7f7 faa2 	bl	8002460 <__aeabi_dmul>
 800af1c:	0002      	movs	r2, r0
 800af1e:	000b      	movs	r3, r1
 800af20:	0020      	movs	r0, r4
 800af22:	0029      	movs	r1, r5
 800af24:	f7f6 fb58 	bl	80015d8 <__aeabi_dadd>
 800af28:	0004      	movs	r4, r0
 800af2a:	000d      	movs	r5, r1
 800af2c:	f7f8 f84e 	bl	8002fcc <__aeabi_d2iz>
 800af30:	2200      	movs	r2, #0
 800af32:	9003      	str	r0, [sp, #12]
 800af34:	2300      	movs	r3, #0
 800af36:	0020      	movs	r0, r4
 800af38:	0029      	movs	r1, r5
 800af3a:	f7f5 fa97 	bl	800046c <__aeabi_dcmplt>
 800af3e:	2800      	cmp	r0, #0
 800af40:	d00e      	beq.n	800af60 <_dtoa_r+0x164>
 800af42:	9803      	ldr	r0, [sp, #12]
 800af44:	f7f8 f876 	bl	8003034 <__aeabi_i2d>
 800af48:	000b      	movs	r3, r1
 800af4a:	0002      	movs	r2, r0
 800af4c:	0029      	movs	r1, r5
 800af4e:	0020      	movs	r0, r4
 800af50:	f7f5 fa86 	bl	8000460 <__aeabi_dcmpeq>
 800af54:	0003      	movs	r3, r0
 800af56:	4258      	negs	r0, r3
 800af58:	4158      	adcs	r0, r3
 800af5a:	9b03      	ldr	r3, [sp, #12]
 800af5c:	1a1b      	subs	r3, r3, r0
 800af5e:	9303      	str	r3, [sp, #12]
 800af60:	2301      	movs	r3, #1
 800af62:	9316      	str	r3, [sp, #88]	; 0x58
 800af64:	9b03      	ldr	r3, [sp, #12]
 800af66:	2b16      	cmp	r3, #22
 800af68:	d80f      	bhi.n	800af8a <_dtoa_r+0x18e>
 800af6a:	4982      	ldr	r1, [pc, #520]	; (800b174 <_dtoa_r+0x378>)
 800af6c:	00db      	lsls	r3, r3, #3
 800af6e:	18c9      	adds	r1, r1, r3
 800af70:	6808      	ldr	r0, [r1, #0]
 800af72:	6849      	ldr	r1, [r1, #4]
 800af74:	9a06      	ldr	r2, [sp, #24]
 800af76:	9b07      	ldr	r3, [sp, #28]
 800af78:	f7f5 fa8c 	bl	8000494 <__aeabi_dcmpgt>
 800af7c:	2800      	cmp	r0, #0
 800af7e:	d04b      	beq.n	800b018 <_dtoa_r+0x21c>
 800af80:	9b03      	ldr	r3, [sp, #12]
 800af82:	3b01      	subs	r3, #1
 800af84:	9303      	str	r3, [sp, #12]
 800af86:	2300      	movs	r3, #0
 800af88:	9316      	str	r3, [sp, #88]	; 0x58
 800af8a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800af8c:	1b9e      	subs	r6, r3, r6
 800af8e:	2300      	movs	r3, #0
 800af90:	930b      	str	r3, [sp, #44]	; 0x2c
 800af92:	0033      	movs	r3, r6
 800af94:	3b01      	subs	r3, #1
 800af96:	930c      	str	r3, [sp, #48]	; 0x30
 800af98:	d504      	bpl.n	800afa4 <_dtoa_r+0x1a8>
 800af9a:	2301      	movs	r3, #1
 800af9c:	1b9b      	subs	r3, r3, r6
 800af9e:	930b      	str	r3, [sp, #44]	; 0x2c
 800afa0:	2300      	movs	r3, #0
 800afa2:	930c      	str	r3, [sp, #48]	; 0x30
 800afa4:	9b03      	ldr	r3, [sp, #12]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	db38      	blt.n	800b01c <_dtoa_r+0x220>
 800afaa:	9a03      	ldr	r2, [sp, #12]
 800afac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800afae:	4694      	mov	ip, r2
 800afb0:	4463      	add	r3, ip
 800afb2:	930c      	str	r3, [sp, #48]	; 0x30
 800afb4:	2300      	movs	r3, #0
 800afb6:	920f      	str	r2, [sp, #60]	; 0x3c
 800afb8:	9308      	str	r3, [sp, #32]
 800afba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800afbc:	2501      	movs	r5, #1
 800afbe:	2b09      	cmp	r3, #9
 800afc0:	d900      	bls.n	800afc4 <_dtoa_r+0x1c8>
 800afc2:	e091      	b.n	800b0e8 <_dtoa_r+0x2ec>
 800afc4:	2b05      	cmp	r3, #5
 800afc6:	dd02      	ble.n	800afce <_dtoa_r+0x1d2>
 800afc8:	2500      	movs	r5, #0
 800afca:	3b04      	subs	r3, #4
 800afcc:	9322      	str	r3, [sp, #136]	; 0x88
 800afce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800afd0:	1e98      	subs	r0, r3, #2
 800afd2:	2803      	cmp	r0, #3
 800afd4:	d900      	bls.n	800afd8 <_dtoa_r+0x1dc>
 800afd6:	e091      	b.n	800b0fc <_dtoa_r+0x300>
 800afd8:	f7f5 f8a8 	bl	800012c <__gnu_thumb1_case_uqi>
 800afdc:	76298482 	.word	0x76298482
 800afe0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800afe2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800afe4:	189e      	adds	r6, r3, r2
 800afe6:	4b64      	ldr	r3, [pc, #400]	; (800b178 <_dtoa_r+0x37c>)
 800afe8:	18f2      	adds	r2, r6, r3
 800afea:	2a20      	cmp	r2, #32
 800afec:	dd0f      	ble.n	800b00e <_dtoa_r+0x212>
 800afee:	4b63      	ldr	r3, [pc, #396]	; (800b17c <_dtoa_r+0x380>)
 800aff0:	9806      	ldr	r0, [sp, #24]
 800aff2:	18f3      	adds	r3, r6, r3
 800aff4:	40d8      	lsrs	r0, r3
 800aff6:	2340      	movs	r3, #64	; 0x40
 800aff8:	1a9b      	subs	r3, r3, r2
 800affa:	409c      	lsls	r4, r3
 800affc:	4320      	orrs	r0, r4
 800affe:	f7f8 f85b 	bl	80030b8 <__aeabi_ui2d>
 800b002:	2301      	movs	r3, #1
 800b004:	4c5e      	ldr	r4, [pc, #376]	; (800b180 <_dtoa_r+0x384>)
 800b006:	3e01      	subs	r6, #1
 800b008:	1909      	adds	r1, r1, r4
 800b00a:	9318      	str	r3, [sp, #96]	; 0x60
 800b00c:	e771      	b.n	800aef2 <_dtoa_r+0xf6>
 800b00e:	2320      	movs	r3, #32
 800b010:	9806      	ldr	r0, [sp, #24]
 800b012:	1a9b      	subs	r3, r3, r2
 800b014:	4098      	lsls	r0, r3
 800b016:	e7f2      	b.n	800affe <_dtoa_r+0x202>
 800b018:	9016      	str	r0, [sp, #88]	; 0x58
 800b01a:	e7b6      	b.n	800af8a <_dtoa_r+0x18e>
 800b01c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b01e:	9a03      	ldr	r2, [sp, #12]
 800b020:	1a9b      	subs	r3, r3, r2
 800b022:	930b      	str	r3, [sp, #44]	; 0x2c
 800b024:	4253      	negs	r3, r2
 800b026:	9308      	str	r3, [sp, #32]
 800b028:	2300      	movs	r3, #0
 800b02a:	930f      	str	r3, [sp, #60]	; 0x3c
 800b02c:	e7c5      	b.n	800afba <_dtoa_r+0x1be>
 800b02e:	2301      	movs	r3, #1
 800b030:	930e      	str	r3, [sp, #56]	; 0x38
 800b032:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b034:	2b00      	cmp	r3, #0
 800b036:	dd65      	ble.n	800b104 <_dtoa_r+0x308>
 800b038:	001f      	movs	r7, r3
 800b03a:	930d      	str	r3, [sp, #52]	; 0x34
 800b03c:	9a04      	ldr	r2, [sp, #16]
 800b03e:	6a54      	ldr	r4, [r2, #36]	; 0x24
 800b040:	2200      	movs	r2, #0
 800b042:	6062      	str	r2, [r4, #4]
 800b044:	3204      	adds	r2, #4
 800b046:	0011      	movs	r1, r2
 800b048:	3114      	adds	r1, #20
 800b04a:	4299      	cmp	r1, r3
 800b04c:	d95f      	bls.n	800b10e <_dtoa_r+0x312>
 800b04e:	6861      	ldr	r1, [r4, #4]
 800b050:	9804      	ldr	r0, [sp, #16]
 800b052:	f000 fd47 	bl	800bae4 <_Balloc>
 800b056:	9b04      	ldr	r3, [sp, #16]
 800b058:	6020      	str	r0, [r4, #0]
 800b05a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	930a      	str	r3, [sp, #40]	; 0x28
 800b060:	2f0e      	cmp	r7, #14
 800b062:	d900      	bls.n	800b066 <_dtoa_r+0x26a>
 800b064:	e105      	b.n	800b272 <_dtoa_r+0x476>
 800b066:	2d00      	cmp	r5, #0
 800b068:	d100      	bne.n	800b06c <_dtoa_r+0x270>
 800b06a:	e102      	b.n	800b272 <_dtoa_r+0x476>
 800b06c:	9b06      	ldr	r3, [sp, #24]
 800b06e:	9c07      	ldr	r4, [sp, #28]
 800b070:	9314      	str	r3, [sp, #80]	; 0x50
 800b072:	9415      	str	r4, [sp, #84]	; 0x54
 800b074:	9b03      	ldr	r3, [sp, #12]
 800b076:	2b00      	cmp	r3, #0
 800b078:	dc00      	bgt.n	800b07c <_dtoa_r+0x280>
 800b07a:	e085      	b.n	800b188 <_dtoa_r+0x38c>
 800b07c:	001a      	movs	r2, r3
 800b07e:	210f      	movs	r1, #15
 800b080:	4b3c      	ldr	r3, [pc, #240]	; (800b174 <_dtoa_r+0x378>)
 800b082:	400a      	ands	r2, r1
 800b084:	00d2      	lsls	r2, r2, #3
 800b086:	189b      	adds	r3, r3, r2
 800b088:	685c      	ldr	r4, [r3, #4]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	9310      	str	r3, [sp, #64]	; 0x40
 800b08e:	9411      	str	r4, [sp, #68]	; 0x44
 800b090:	9b03      	ldr	r3, [sp, #12]
 800b092:	2402      	movs	r4, #2
 800b094:	111d      	asrs	r5, r3, #4
 800b096:	06eb      	lsls	r3, r5, #27
 800b098:	d50a      	bpl.n	800b0b0 <_dtoa_r+0x2b4>
 800b09a:	4b3a      	ldr	r3, [pc, #232]	; (800b184 <_dtoa_r+0x388>)
 800b09c:	400d      	ands	r5, r1
 800b09e:	6a1a      	ldr	r2, [r3, #32]
 800b0a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0a2:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b0a4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b0a6:	f7f6 fda7 	bl	8001bf8 <__aeabi_ddiv>
 800b0aa:	9006      	str	r0, [sp, #24]
 800b0ac:	9107      	str	r1, [sp, #28]
 800b0ae:	3401      	adds	r4, #1
 800b0b0:	4e34      	ldr	r6, [pc, #208]	; (800b184 <_dtoa_r+0x388>)
 800b0b2:	2d00      	cmp	r5, #0
 800b0b4:	d130      	bne.n	800b118 <_dtoa_r+0x31c>
 800b0b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b0ba:	9806      	ldr	r0, [sp, #24]
 800b0bc:	9907      	ldr	r1, [sp, #28]
 800b0be:	f7f6 fd9b 	bl	8001bf8 <__aeabi_ddiv>
 800b0c2:	9006      	str	r0, [sp, #24]
 800b0c4:	9107      	str	r1, [sp, #28]
 800b0c6:	e07a      	b.n	800b1be <_dtoa_r+0x3c2>
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800b0cc:	930e      	str	r3, [sp, #56]	; 0x38
 800b0ce:	4694      	mov	ip, r2
 800b0d0:	9b03      	ldr	r3, [sp, #12]
 800b0d2:	4463      	add	r3, ip
 800b0d4:	1c5f      	adds	r7, r3, #1
 800b0d6:	930d      	str	r3, [sp, #52]	; 0x34
 800b0d8:	1e3b      	subs	r3, r7, #0
 800b0da:	dcaf      	bgt.n	800b03c <_dtoa_r+0x240>
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e7ad      	b.n	800b03c <_dtoa_r+0x240>
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	e7a5      	b.n	800b030 <_dtoa_r+0x234>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	e7f0      	b.n	800b0ca <_dtoa_r+0x2ce>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	950e      	str	r5, [sp, #56]	; 0x38
 800b0ec:	9322      	str	r3, [sp, #136]	; 0x88
 800b0ee:	3b01      	subs	r3, #1
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	930d      	str	r3, [sp, #52]	; 0x34
 800b0f4:	001f      	movs	r7, r3
 800b0f6:	3313      	adds	r3, #19
 800b0f8:	9223      	str	r2, [sp, #140]	; 0x8c
 800b0fa:	e79f      	b.n	800b03c <_dtoa_r+0x240>
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	930e      	str	r3, [sp, #56]	; 0x38
 800b100:	3b02      	subs	r3, #2
 800b102:	e7f5      	b.n	800b0f0 <_dtoa_r+0x2f4>
 800b104:	2301      	movs	r3, #1
 800b106:	930d      	str	r3, [sp, #52]	; 0x34
 800b108:	001f      	movs	r7, r3
 800b10a:	001a      	movs	r2, r3
 800b10c:	e7f4      	b.n	800b0f8 <_dtoa_r+0x2fc>
 800b10e:	6861      	ldr	r1, [r4, #4]
 800b110:	0052      	lsls	r2, r2, #1
 800b112:	3101      	adds	r1, #1
 800b114:	6061      	str	r1, [r4, #4]
 800b116:	e796      	b.n	800b046 <_dtoa_r+0x24a>
 800b118:	2301      	movs	r3, #1
 800b11a:	421d      	tst	r5, r3
 800b11c:	d008      	beq.n	800b130 <_dtoa_r+0x334>
 800b11e:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b120:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b122:	18e4      	adds	r4, r4, r3
 800b124:	6832      	ldr	r2, [r6, #0]
 800b126:	6873      	ldr	r3, [r6, #4]
 800b128:	f7f7 f99a 	bl	8002460 <__aeabi_dmul>
 800b12c:	9010      	str	r0, [sp, #64]	; 0x40
 800b12e:	9111      	str	r1, [sp, #68]	; 0x44
 800b130:	106d      	asrs	r5, r5, #1
 800b132:	3608      	adds	r6, #8
 800b134:	e7bd      	b.n	800b0b2 <_dtoa_r+0x2b6>
 800b136:	46c0      	nop			; (mov r8, r8)
 800b138:	7ff00000 	.word	0x7ff00000
 800b13c:	0000270f 	.word	0x0000270f
 800b140:	0800cd81 	.word	0x0800cd81
 800b144:	0800cd84 	.word	0x0800cd84
 800b148:	0800cd56 	.word	0x0800cd56
 800b14c:	0800cd57 	.word	0x0800cd57
 800b150:	3ff00000 	.word	0x3ff00000
 800b154:	fffffc01 	.word	0xfffffc01
 800b158:	3ff80000 	.word	0x3ff80000
 800b15c:	636f4361 	.word	0x636f4361
 800b160:	3fd287a7 	.word	0x3fd287a7
 800b164:	8b60c8b3 	.word	0x8b60c8b3
 800b168:	3fc68a28 	.word	0x3fc68a28
 800b16c:	509f79fb 	.word	0x509f79fb
 800b170:	3fd34413 	.word	0x3fd34413
 800b174:	0800cdb8 	.word	0x0800cdb8
 800b178:	00000432 	.word	0x00000432
 800b17c:	00000412 	.word	0x00000412
 800b180:	fe100000 	.word	0xfe100000
 800b184:	0800cd90 	.word	0x0800cd90
 800b188:	9b03      	ldr	r3, [sp, #12]
 800b18a:	2402      	movs	r4, #2
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d016      	beq.n	800b1be <_dtoa_r+0x3c2>
 800b190:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b192:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b194:	425d      	negs	r5, r3
 800b196:	230f      	movs	r3, #15
 800b198:	4aca      	ldr	r2, [pc, #808]	; (800b4c4 <_dtoa_r+0x6c8>)
 800b19a:	402b      	ands	r3, r5
 800b19c:	00db      	lsls	r3, r3, #3
 800b19e:	18d3      	adds	r3, r2, r3
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	f7f7 f95c 	bl	8002460 <__aeabi_dmul>
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	9006      	str	r0, [sp, #24]
 800b1ac:	9107      	str	r1, [sp, #28]
 800b1ae:	4ec6      	ldr	r6, [pc, #792]	; (800b4c8 <_dtoa_r+0x6cc>)
 800b1b0:	112d      	asrs	r5, r5, #4
 800b1b2:	2d00      	cmp	r5, #0
 800b1b4:	d000      	beq.n	800b1b8 <_dtoa_r+0x3bc>
 800b1b6:	e08c      	b.n	800b2d2 <_dtoa_r+0x4d6>
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d000      	beq.n	800b1be <_dtoa_r+0x3c2>
 800b1bc:	e781      	b.n	800b0c2 <_dtoa_r+0x2c6>
 800b1be:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d100      	bne.n	800b1c6 <_dtoa_r+0x3ca>
 800b1c4:	e091      	b.n	800b2ea <_dtoa_r+0x4ee>
 800b1c6:	9a06      	ldr	r2, [sp, #24]
 800b1c8:	9b07      	ldr	r3, [sp, #28]
 800b1ca:	9210      	str	r2, [sp, #64]	; 0x40
 800b1cc:	9311      	str	r3, [sp, #68]	; 0x44
 800b1ce:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b1d0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	4bbd      	ldr	r3, [pc, #756]	; (800b4cc <_dtoa_r+0x6d0>)
 800b1d6:	f7f5 f949 	bl	800046c <__aeabi_dcmplt>
 800b1da:	2800      	cmp	r0, #0
 800b1dc:	d100      	bne.n	800b1e0 <_dtoa_r+0x3e4>
 800b1de:	e084      	b.n	800b2ea <_dtoa_r+0x4ee>
 800b1e0:	2f00      	cmp	r7, #0
 800b1e2:	d100      	bne.n	800b1e6 <_dtoa_r+0x3ea>
 800b1e4:	e081      	b.n	800b2ea <_dtoa_r+0x4ee>
 800b1e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	dd3e      	ble.n	800b26a <_dtoa_r+0x46e>
 800b1ec:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b1ee:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b1f0:	9b03      	ldr	r3, [sp, #12]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	1e5e      	subs	r6, r3, #1
 800b1f6:	4bb6      	ldr	r3, [pc, #728]	; (800b4d0 <_dtoa_r+0x6d4>)
 800b1f8:	f7f7 f932 	bl	8002460 <__aeabi_dmul>
 800b1fc:	9006      	str	r0, [sp, #24]
 800b1fe:	9107      	str	r1, [sp, #28]
 800b200:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b202:	3401      	adds	r4, #1
 800b204:	0020      	movs	r0, r4
 800b206:	f7f7 ff15 	bl	8003034 <__aeabi_i2d>
 800b20a:	9a06      	ldr	r2, [sp, #24]
 800b20c:	9b07      	ldr	r3, [sp, #28]
 800b20e:	f7f7 f927 	bl	8002460 <__aeabi_dmul>
 800b212:	2200      	movs	r2, #0
 800b214:	4baf      	ldr	r3, [pc, #700]	; (800b4d4 <_dtoa_r+0x6d8>)
 800b216:	f7f6 f9df 	bl	80015d8 <__aeabi_dadd>
 800b21a:	9012      	str	r0, [sp, #72]	; 0x48
 800b21c:	9113      	str	r1, [sp, #76]	; 0x4c
 800b21e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b220:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800b222:	4aad      	ldr	r2, [pc, #692]	; (800b4d8 <_dtoa_r+0x6dc>)
 800b224:	9310      	str	r3, [sp, #64]	; 0x40
 800b226:	9411      	str	r4, [sp, #68]	; 0x44
 800b228:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b22a:	189c      	adds	r4, r3, r2
 800b22c:	9411      	str	r4, [sp, #68]	; 0x44
 800b22e:	2d00      	cmp	r5, #0
 800b230:	d15e      	bne.n	800b2f0 <_dtoa_r+0x4f4>
 800b232:	9806      	ldr	r0, [sp, #24]
 800b234:	9907      	ldr	r1, [sp, #28]
 800b236:	2200      	movs	r2, #0
 800b238:	4ba8      	ldr	r3, [pc, #672]	; (800b4dc <_dtoa_r+0x6e0>)
 800b23a:	f7f7 fb91 	bl	8002960 <__aeabi_dsub>
 800b23e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b240:	0023      	movs	r3, r4
 800b242:	9006      	str	r0, [sp, #24]
 800b244:	9107      	str	r1, [sp, #28]
 800b246:	f7f5 f925 	bl	8000494 <__aeabi_dcmpgt>
 800b24a:	2800      	cmp	r0, #0
 800b24c:	d000      	beq.n	800b250 <_dtoa_r+0x454>
 800b24e:	e301      	b.n	800b854 <_dtoa_r+0xa58>
 800b250:	48a3      	ldr	r0, [pc, #652]	; (800b4e0 <_dtoa_r+0x6e4>)
 800b252:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b254:	4684      	mov	ip, r0
 800b256:	4461      	add	r1, ip
 800b258:	000b      	movs	r3, r1
 800b25a:	9806      	ldr	r0, [sp, #24]
 800b25c:	9907      	ldr	r1, [sp, #28]
 800b25e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b260:	f7f5 f904 	bl	800046c <__aeabi_dcmplt>
 800b264:	2800      	cmp	r0, #0
 800b266:	d000      	beq.n	800b26a <_dtoa_r+0x46e>
 800b268:	e2e8      	b.n	800b83c <_dtoa_r+0xa40>
 800b26a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b26c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800b26e:	9306      	str	r3, [sp, #24]
 800b270:	9407      	str	r4, [sp, #28]
 800b272:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b274:	2b00      	cmp	r3, #0
 800b276:	da00      	bge.n	800b27a <_dtoa_r+0x47e>
 800b278:	e157      	b.n	800b52a <_dtoa_r+0x72e>
 800b27a:	9a03      	ldr	r2, [sp, #12]
 800b27c:	2a0e      	cmp	r2, #14
 800b27e:	dd00      	ble.n	800b282 <_dtoa_r+0x486>
 800b280:	e153      	b.n	800b52a <_dtoa_r+0x72e>
 800b282:	4b90      	ldr	r3, [pc, #576]	; (800b4c4 <_dtoa_r+0x6c8>)
 800b284:	00d2      	lsls	r2, r2, #3
 800b286:	189b      	adds	r3, r3, r2
 800b288:	685c      	ldr	r4, [r3, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	9308      	str	r3, [sp, #32]
 800b28e:	9409      	str	r4, [sp, #36]	; 0x24
 800b290:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b292:	2b00      	cmp	r3, #0
 800b294:	db00      	blt.n	800b298 <_dtoa_r+0x49c>
 800b296:	e0ce      	b.n	800b436 <_dtoa_r+0x63a>
 800b298:	2f00      	cmp	r7, #0
 800b29a:	dd00      	ble.n	800b29e <_dtoa_r+0x4a2>
 800b29c:	e0cb      	b.n	800b436 <_dtoa_r+0x63a>
 800b29e:	d000      	beq.n	800b2a2 <_dtoa_r+0x4a6>
 800b2a0:	e2cf      	b.n	800b842 <_dtoa_r+0xa46>
 800b2a2:	9808      	ldr	r0, [sp, #32]
 800b2a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	4b8c      	ldr	r3, [pc, #560]	; (800b4dc <_dtoa_r+0x6e0>)
 800b2aa:	f7f7 f8d9 	bl	8002460 <__aeabi_dmul>
 800b2ae:	9a06      	ldr	r2, [sp, #24]
 800b2b0:	9b07      	ldr	r3, [sp, #28]
 800b2b2:	f7f5 f8f9 	bl	80004a8 <__aeabi_dcmpge>
 800b2b6:	003e      	movs	r6, r7
 800b2b8:	9708      	str	r7, [sp, #32]
 800b2ba:	2800      	cmp	r0, #0
 800b2bc:	d000      	beq.n	800b2c0 <_dtoa_r+0x4c4>
 800b2be:	e2a4      	b.n	800b80a <_dtoa_r+0xa0e>
 800b2c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2c4:	1c5d      	adds	r5, r3, #1
 800b2c6:	2331      	movs	r3, #49	; 0x31
 800b2c8:	7013      	strb	r3, [r2, #0]
 800b2ca:	9b03      	ldr	r3, [sp, #12]
 800b2cc:	3301      	adds	r3, #1
 800b2ce:	9303      	str	r3, [sp, #12]
 800b2d0:	e29f      	b.n	800b812 <_dtoa_r+0xa16>
 800b2d2:	2201      	movs	r2, #1
 800b2d4:	4215      	tst	r5, r2
 800b2d6:	d005      	beq.n	800b2e4 <_dtoa_r+0x4e8>
 800b2d8:	18a4      	adds	r4, r4, r2
 800b2da:	6832      	ldr	r2, [r6, #0]
 800b2dc:	6873      	ldr	r3, [r6, #4]
 800b2de:	f7f7 f8bf 	bl	8002460 <__aeabi_dmul>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	106d      	asrs	r5, r5, #1
 800b2e6:	3608      	adds	r6, #8
 800b2e8:	e763      	b.n	800b1b2 <_dtoa_r+0x3b6>
 800b2ea:	9e03      	ldr	r6, [sp, #12]
 800b2ec:	003d      	movs	r5, r7
 800b2ee:	e789      	b.n	800b204 <_dtoa_r+0x408>
 800b2f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2f2:	1e69      	subs	r1, r5, #1
 800b2f4:	1952      	adds	r2, r2, r5
 800b2f6:	9217      	str	r2, [sp, #92]	; 0x5c
 800b2f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2fa:	4b72      	ldr	r3, [pc, #456]	; (800b4c4 <_dtoa_r+0x6c8>)
 800b2fc:	00c9      	lsls	r1, r1, #3
 800b2fe:	2a00      	cmp	r2, #0
 800b300:	d04a      	beq.n	800b398 <_dtoa_r+0x59c>
 800b302:	185b      	adds	r3, r3, r1
 800b304:	681a      	ldr	r2, [r3, #0]
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	2000      	movs	r0, #0
 800b30a:	4976      	ldr	r1, [pc, #472]	; (800b4e4 <_dtoa_r+0x6e8>)
 800b30c:	f7f6 fc74 	bl	8001bf8 <__aeabi_ddiv>
 800b310:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b312:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b314:	f7f7 fb24 	bl	8002960 <__aeabi_dsub>
 800b318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b31a:	9010      	str	r0, [sp, #64]	; 0x40
 800b31c:	9111      	str	r1, [sp, #68]	; 0x44
 800b31e:	9312      	str	r3, [sp, #72]	; 0x48
 800b320:	9806      	ldr	r0, [sp, #24]
 800b322:	9907      	ldr	r1, [sp, #28]
 800b324:	f7f7 fe52 	bl	8002fcc <__aeabi_d2iz>
 800b328:	0004      	movs	r4, r0
 800b32a:	f7f7 fe83 	bl	8003034 <__aeabi_i2d>
 800b32e:	0002      	movs	r2, r0
 800b330:	000b      	movs	r3, r1
 800b332:	9806      	ldr	r0, [sp, #24]
 800b334:	9907      	ldr	r1, [sp, #28]
 800b336:	f7f7 fb13 	bl	8002960 <__aeabi_dsub>
 800b33a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b33c:	3430      	adds	r4, #48	; 0x30
 800b33e:	1c5d      	adds	r5, r3, #1
 800b340:	701c      	strb	r4, [r3, #0]
 800b342:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b344:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b346:	9006      	str	r0, [sp, #24]
 800b348:	9107      	str	r1, [sp, #28]
 800b34a:	f7f5 f88f 	bl	800046c <__aeabi_dcmplt>
 800b34e:	2800      	cmp	r0, #0
 800b350:	d165      	bne.n	800b41e <_dtoa_r+0x622>
 800b352:	9a06      	ldr	r2, [sp, #24]
 800b354:	9b07      	ldr	r3, [sp, #28]
 800b356:	2000      	movs	r0, #0
 800b358:	495c      	ldr	r1, [pc, #368]	; (800b4cc <_dtoa_r+0x6d0>)
 800b35a:	f7f7 fb01 	bl	8002960 <__aeabi_dsub>
 800b35e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b360:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b362:	f7f5 f883 	bl	800046c <__aeabi_dcmplt>
 800b366:	2800      	cmp	r0, #0
 800b368:	d000      	beq.n	800b36c <_dtoa_r+0x570>
 800b36a:	e0be      	b.n	800b4ea <_dtoa_r+0x6ee>
 800b36c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b36e:	429d      	cmp	r5, r3
 800b370:	d100      	bne.n	800b374 <_dtoa_r+0x578>
 800b372:	e77a      	b.n	800b26a <_dtoa_r+0x46e>
 800b374:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b376:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b378:	2200      	movs	r2, #0
 800b37a:	4b55      	ldr	r3, [pc, #340]	; (800b4d0 <_dtoa_r+0x6d4>)
 800b37c:	f7f7 f870 	bl	8002460 <__aeabi_dmul>
 800b380:	2200      	movs	r2, #0
 800b382:	9010      	str	r0, [sp, #64]	; 0x40
 800b384:	9111      	str	r1, [sp, #68]	; 0x44
 800b386:	9806      	ldr	r0, [sp, #24]
 800b388:	9907      	ldr	r1, [sp, #28]
 800b38a:	4b51      	ldr	r3, [pc, #324]	; (800b4d0 <_dtoa_r+0x6d4>)
 800b38c:	f7f7 f868 	bl	8002460 <__aeabi_dmul>
 800b390:	9512      	str	r5, [sp, #72]	; 0x48
 800b392:	9006      	str	r0, [sp, #24]
 800b394:	9107      	str	r1, [sp, #28]
 800b396:	e7c3      	b.n	800b320 <_dtoa_r+0x524>
 800b398:	1859      	adds	r1, r3, r1
 800b39a:	6808      	ldr	r0, [r1, #0]
 800b39c:	6849      	ldr	r1, [r1, #4]
 800b39e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b3a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3a2:	f7f7 f85d 	bl	8002460 <__aeabi_dmul>
 800b3a6:	9010      	str	r0, [sp, #64]	; 0x40
 800b3a8:	9111      	str	r1, [sp, #68]	; 0x44
 800b3aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b3ac:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800b3ae:	9806      	ldr	r0, [sp, #24]
 800b3b0:	9907      	ldr	r1, [sp, #28]
 800b3b2:	f7f7 fe0b 	bl	8002fcc <__aeabi_d2iz>
 800b3b6:	9012      	str	r0, [sp, #72]	; 0x48
 800b3b8:	f7f7 fe3c 	bl	8003034 <__aeabi_i2d>
 800b3bc:	0002      	movs	r2, r0
 800b3be:	000b      	movs	r3, r1
 800b3c0:	9806      	ldr	r0, [sp, #24]
 800b3c2:	9907      	ldr	r1, [sp, #28]
 800b3c4:	f7f7 facc 	bl	8002960 <__aeabi_dsub>
 800b3c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3ca:	9006      	str	r0, [sp, #24]
 800b3cc:	9107      	str	r1, [sp, #28]
 800b3ce:	3330      	adds	r3, #48	; 0x30
 800b3d0:	7023      	strb	r3, [r4, #0]
 800b3d2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b3d4:	3401      	adds	r4, #1
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	42a3      	cmp	r3, r4
 800b3da:	d124      	bne.n	800b426 <_dtoa_r+0x62a>
 800b3dc:	4b41      	ldr	r3, [pc, #260]	; (800b4e4 <_dtoa_r+0x6e8>)
 800b3de:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b3e0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b3e2:	f7f6 f8f9 	bl	80015d8 <__aeabi_dadd>
 800b3e6:	0002      	movs	r2, r0
 800b3e8:	000b      	movs	r3, r1
 800b3ea:	9806      	ldr	r0, [sp, #24]
 800b3ec:	9907      	ldr	r1, [sp, #28]
 800b3ee:	f7f5 f851 	bl	8000494 <__aeabi_dcmpgt>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	d000      	beq.n	800b3f8 <_dtoa_r+0x5fc>
 800b3f6:	e078      	b.n	800b4ea <_dtoa_r+0x6ee>
 800b3f8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b3fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	4939      	ldr	r1, [pc, #228]	; (800b4e4 <_dtoa_r+0x6e8>)
 800b400:	f7f7 faae 	bl	8002960 <__aeabi_dsub>
 800b404:	0002      	movs	r2, r0
 800b406:	000b      	movs	r3, r1
 800b408:	9806      	ldr	r0, [sp, #24]
 800b40a:	9907      	ldr	r1, [sp, #28]
 800b40c:	f7f5 f82e 	bl	800046c <__aeabi_dcmplt>
 800b410:	2800      	cmp	r0, #0
 800b412:	d100      	bne.n	800b416 <_dtoa_r+0x61a>
 800b414:	e729      	b.n	800b26a <_dtoa_r+0x46e>
 800b416:	1e6b      	subs	r3, r5, #1
 800b418:	781a      	ldrb	r2, [r3, #0]
 800b41a:	2a30      	cmp	r2, #48	; 0x30
 800b41c:	d001      	beq.n	800b422 <_dtoa_r+0x626>
 800b41e:	9603      	str	r6, [sp, #12]
 800b420:	e03f      	b.n	800b4a2 <_dtoa_r+0x6a6>
 800b422:	001d      	movs	r5, r3
 800b424:	e7f7      	b.n	800b416 <_dtoa_r+0x61a>
 800b426:	9806      	ldr	r0, [sp, #24]
 800b428:	9907      	ldr	r1, [sp, #28]
 800b42a:	4b29      	ldr	r3, [pc, #164]	; (800b4d0 <_dtoa_r+0x6d4>)
 800b42c:	f7f7 f818 	bl	8002460 <__aeabi_dmul>
 800b430:	9006      	str	r0, [sp, #24]
 800b432:	9107      	str	r1, [sp, #28]
 800b434:	e7bb      	b.n	800b3ae <_dtoa_r+0x5b2>
 800b436:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b438:	9a08      	ldr	r2, [sp, #32]
 800b43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b43c:	9806      	ldr	r0, [sp, #24]
 800b43e:	9907      	ldr	r1, [sp, #28]
 800b440:	f7f6 fbda 	bl	8001bf8 <__aeabi_ddiv>
 800b444:	f7f7 fdc2 	bl	8002fcc <__aeabi_d2iz>
 800b448:	0004      	movs	r4, r0
 800b44a:	f7f7 fdf3 	bl	8003034 <__aeabi_i2d>
 800b44e:	9a08      	ldr	r2, [sp, #32]
 800b450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b452:	f7f7 f805 	bl	8002460 <__aeabi_dmul>
 800b456:	000b      	movs	r3, r1
 800b458:	0002      	movs	r2, r0
 800b45a:	9806      	ldr	r0, [sp, #24]
 800b45c:	9907      	ldr	r1, [sp, #28]
 800b45e:	f7f7 fa7f 	bl	8002960 <__aeabi_dsub>
 800b462:	0023      	movs	r3, r4
 800b464:	3330      	adds	r3, #48	; 0x30
 800b466:	7033      	strb	r3, [r6, #0]
 800b468:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b46a:	1c75      	adds	r5, r6, #1
 800b46c:	1aeb      	subs	r3, r5, r3
 800b46e:	429f      	cmp	r7, r3
 800b470:	d14c      	bne.n	800b50c <_dtoa_r+0x710>
 800b472:	0002      	movs	r2, r0
 800b474:	000b      	movs	r3, r1
 800b476:	f7f6 f8af 	bl	80015d8 <__aeabi_dadd>
 800b47a:	0006      	movs	r6, r0
 800b47c:	000f      	movs	r7, r1
 800b47e:	0002      	movs	r2, r0
 800b480:	000b      	movs	r3, r1
 800b482:	9808      	ldr	r0, [sp, #32]
 800b484:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b486:	f7f4 fff1 	bl	800046c <__aeabi_dcmplt>
 800b48a:	2800      	cmp	r0, #0
 800b48c:	d12c      	bne.n	800b4e8 <_dtoa_r+0x6ec>
 800b48e:	9808      	ldr	r0, [sp, #32]
 800b490:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b492:	0032      	movs	r2, r6
 800b494:	003b      	movs	r3, r7
 800b496:	f7f4 ffe3 	bl	8000460 <__aeabi_dcmpeq>
 800b49a:	2800      	cmp	r0, #0
 800b49c:	d001      	beq.n	800b4a2 <_dtoa_r+0x6a6>
 800b49e:	07e3      	lsls	r3, r4, #31
 800b4a0:	d422      	bmi.n	800b4e8 <_dtoa_r+0x6ec>
 800b4a2:	9905      	ldr	r1, [sp, #20]
 800b4a4:	9804      	ldr	r0, [sp, #16]
 800b4a6:	f000 fb55 	bl	800bb54 <_Bfree>
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	702b      	strb	r3, [r5, #0]
 800b4ae:	9b03      	ldr	r3, [sp, #12]
 800b4b0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b4b2:	3301      	adds	r3, #1
 800b4b4:	6013      	str	r3, [r2, #0]
 800b4b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d100      	bne.n	800b4be <_dtoa_r+0x6c2>
 800b4bc:	e275      	b.n	800b9aa <_dtoa_r+0xbae>
 800b4be:	601d      	str	r5, [r3, #0]
 800b4c0:	e273      	b.n	800b9aa <_dtoa_r+0xbae>
 800b4c2:	46c0      	nop			; (mov r8, r8)
 800b4c4:	0800cdb8 	.word	0x0800cdb8
 800b4c8:	0800cd90 	.word	0x0800cd90
 800b4cc:	3ff00000 	.word	0x3ff00000
 800b4d0:	40240000 	.word	0x40240000
 800b4d4:	401c0000 	.word	0x401c0000
 800b4d8:	fcc00000 	.word	0xfcc00000
 800b4dc:	40140000 	.word	0x40140000
 800b4e0:	7cc00000 	.word	0x7cc00000
 800b4e4:	3fe00000 	.word	0x3fe00000
 800b4e8:	9e03      	ldr	r6, [sp, #12]
 800b4ea:	1e6b      	subs	r3, r5, #1
 800b4ec:	781a      	ldrb	r2, [r3, #0]
 800b4ee:	2a39      	cmp	r2, #57	; 0x39
 800b4f0:	d106      	bne.n	800b500 <_dtoa_r+0x704>
 800b4f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d107      	bne.n	800b508 <_dtoa_r+0x70c>
 800b4f8:	2330      	movs	r3, #48	; 0x30
 800b4fa:	7013      	strb	r3, [r2, #0]
 800b4fc:	0013      	movs	r3, r2
 800b4fe:	3601      	adds	r6, #1
 800b500:	781a      	ldrb	r2, [r3, #0]
 800b502:	3201      	adds	r2, #1
 800b504:	701a      	strb	r2, [r3, #0]
 800b506:	e78a      	b.n	800b41e <_dtoa_r+0x622>
 800b508:	001d      	movs	r5, r3
 800b50a:	e7ee      	b.n	800b4ea <_dtoa_r+0x6ee>
 800b50c:	2200      	movs	r2, #0
 800b50e:	4bcf      	ldr	r3, [pc, #828]	; (800b84c <_dtoa_r+0xa50>)
 800b510:	f7f6 ffa6 	bl	8002460 <__aeabi_dmul>
 800b514:	2200      	movs	r2, #0
 800b516:	2300      	movs	r3, #0
 800b518:	9006      	str	r0, [sp, #24]
 800b51a:	9107      	str	r1, [sp, #28]
 800b51c:	002e      	movs	r6, r5
 800b51e:	f7f4 ff9f 	bl	8000460 <__aeabi_dcmpeq>
 800b522:	2800      	cmp	r0, #0
 800b524:	d100      	bne.n	800b528 <_dtoa_r+0x72c>
 800b526:	e787      	b.n	800b438 <_dtoa_r+0x63c>
 800b528:	e7bb      	b.n	800b4a2 <_dtoa_r+0x6a6>
 800b52a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b52c:	2a00      	cmp	r2, #0
 800b52e:	d100      	bne.n	800b532 <_dtoa_r+0x736>
 800b530:	e087      	b.n	800b642 <_dtoa_r+0x846>
 800b532:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b534:	2a01      	cmp	r2, #1
 800b536:	dc6e      	bgt.n	800b616 <_dtoa_r+0x81a>
 800b538:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b53a:	2a00      	cmp	r2, #0
 800b53c:	d067      	beq.n	800b60e <_dtoa_r+0x812>
 800b53e:	4ac4      	ldr	r2, [pc, #784]	; (800b850 <_dtoa_r+0xa54>)
 800b540:	189b      	adds	r3, r3, r2
 800b542:	9d08      	ldr	r5, [sp, #32]
 800b544:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b546:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b548:	2101      	movs	r1, #1
 800b54a:	18d2      	adds	r2, r2, r3
 800b54c:	920b      	str	r2, [sp, #44]	; 0x2c
 800b54e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b550:	9804      	ldr	r0, [sp, #16]
 800b552:	18d3      	adds	r3, r2, r3
 800b554:	930c      	str	r3, [sp, #48]	; 0x30
 800b556:	f000 fb9b 	bl	800bc90 <__i2b>
 800b55a:	0006      	movs	r6, r0
 800b55c:	2c00      	cmp	r4, #0
 800b55e:	dd0e      	ble.n	800b57e <_dtoa_r+0x782>
 800b560:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b562:	2b00      	cmp	r3, #0
 800b564:	dd0b      	ble.n	800b57e <_dtoa_r+0x782>
 800b566:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b568:	0023      	movs	r3, r4
 800b56a:	4294      	cmp	r4, r2
 800b56c:	dd00      	ble.n	800b570 <_dtoa_r+0x774>
 800b56e:	0013      	movs	r3, r2
 800b570:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b572:	1ae4      	subs	r4, r4, r3
 800b574:	1ad2      	subs	r2, r2, r3
 800b576:	920b      	str	r2, [sp, #44]	; 0x2c
 800b578:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b57a:	1ad3      	subs	r3, r2, r3
 800b57c:	930c      	str	r3, [sp, #48]	; 0x30
 800b57e:	9b08      	ldr	r3, [sp, #32]
 800b580:	2b00      	cmp	r3, #0
 800b582:	d01e      	beq.n	800b5c2 <_dtoa_r+0x7c6>
 800b584:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b586:	2b00      	cmp	r3, #0
 800b588:	d05f      	beq.n	800b64a <_dtoa_r+0x84e>
 800b58a:	2d00      	cmp	r5, #0
 800b58c:	dd11      	ble.n	800b5b2 <_dtoa_r+0x7b6>
 800b58e:	0031      	movs	r1, r6
 800b590:	002a      	movs	r2, r5
 800b592:	9804      	ldr	r0, [sp, #16]
 800b594:	f000 fc14 	bl	800bdc0 <__pow5mult>
 800b598:	9a05      	ldr	r2, [sp, #20]
 800b59a:	0001      	movs	r1, r0
 800b59c:	0006      	movs	r6, r0
 800b59e:	9804      	ldr	r0, [sp, #16]
 800b5a0:	f000 fb7f 	bl	800bca2 <__multiply>
 800b5a4:	9905      	ldr	r1, [sp, #20]
 800b5a6:	9010      	str	r0, [sp, #64]	; 0x40
 800b5a8:	9804      	ldr	r0, [sp, #16]
 800b5aa:	f000 fad3 	bl	800bb54 <_Bfree>
 800b5ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b5b0:	9305      	str	r3, [sp, #20]
 800b5b2:	9b08      	ldr	r3, [sp, #32]
 800b5b4:	1b5a      	subs	r2, r3, r5
 800b5b6:	d004      	beq.n	800b5c2 <_dtoa_r+0x7c6>
 800b5b8:	9905      	ldr	r1, [sp, #20]
 800b5ba:	9804      	ldr	r0, [sp, #16]
 800b5bc:	f000 fc00 	bl	800bdc0 <__pow5mult>
 800b5c0:	9005      	str	r0, [sp, #20]
 800b5c2:	2101      	movs	r1, #1
 800b5c4:	9804      	ldr	r0, [sp, #16]
 800b5c6:	f000 fb63 	bl	800bc90 <__i2b>
 800b5ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b5cc:	9008      	str	r0, [sp, #32]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	dd3d      	ble.n	800b64e <_dtoa_r+0x852>
 800b5d2:	001a      	movs	r2, r3
 800b5d4:	0001      	movs	r1, r0
 800b5d6:	9804      	ldr	r0, [sp, #16]
 800b5d8:	f000 fbf2 	bl	800bdc0 <__pow5mult>
 800b5dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5de:	9008      	str	r0, [sp, #32]
 800b5e0:	2500      	movs	r5, #0
 800b5e2:	2b01      	cmp	r3, #1
 800b5e4:	dc3b      	bgt.n	800b65e <_dtoa_r+0x862>
 800b5e6:	2500      	movs	r5, #0
 800b5e8:	9b06      	ldr	r3, [sp, #24]
 800b5ea:	42ab      	cmp	r3, r5
 800b5ec:	d133      	bne.n	800b656 <_dtoa_r+0x85a>
 800b5ee:	9b07      	ldr	r3, [sp, #28]
 800b5f0:	031b      	lsls	r3, r3, #12
 800b5f2:	42ab      	cmp	r3, r5
 800b5f4:	d12f      	bne.n	800b656 <_dtoa_r+0x85a>
 800b5f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b5f8:	9a07      	ldr	r2, [sp, #28]
 800b5fa:	4213      	tst	r3, r2
 800b5fc:	d02b      	beq.n	800b656 <_dtoa_r+0x85a>
 800b5fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b600:	3501      	adds	r5, #1
 800b602:	3301      	adds	r3, #1
 800b604:	930b      	str	r3, [sp, #44]	; 0x2c
 800b606:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b608:	3301      	adds	r3, #1
 800b60a:	930c      	str	r3, [sp, #48]	; 0x30
 800b60c:	e023      	b.n	800b656 <_dtoa_r+0x85a>
 800b60e:	2336      	movs	r3, #54	; 0x36
 800b610:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b612:	1a9b      	subs	r3, r3, r2
 800b614:	e795      	b.n	800b542 <_dtoa_r+0x746>
 800b616:	9b08      	ldr	r3, [sp, #32]
 800b618:	1e7d      	subs	r5, r7, #1
 800b61a:	42ab      	cmp	r3, r5
 800b61c:	db06      	blt.n	800b62c <_dtoa_r+0x830>
 800b61e:	1b5d      	subs	r5, r3, r5
 800b620:	2f00      	cmp	r7, #0
 800b622:	da0b      	bge.n	800b63c <_dtoa_r+0x840>
 800b624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b626:	1bdc      	subs	r4, r3, r7
 800b628:	2300      	movs	r3, #0
 800b62a:	e78c      	b.n	800b546 <_dtoa_r+0x74a>
 800b62c:	9b08      	ldr	r3, [sp, #32]
 800b62e:	9508      	str	r5, [sp, #32]
 800b630:	1aea      	subs	r2, r5, r3
 800b632:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b634:	2500      	movs	r5, #0
 800b636:	189b      	adds	r3, r3, r2
 800b638:	930f      	str	r3, [sp, #60]	; 0x3c
 800b63a:	e7f1      	b.n	800b620 <_dtoa_r+0x824>
 800b63c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b63e:	003b      	movs	r3, r7
 800b640:	e781      	b.n	800b546 <_dtoa_r+0x74a>
 800b642:	9d08      	ldr	r5, [sp, #32]
 800b644:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b646:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800b648:	e788      	b.n	800b55c <_dtoa_r+0x760>
 800b64a:	9a08      	ldr	r2, [sp, #32]
 800b64c:	e7b4      	b.n	800b5b8 <_dtoa_r+0x7bc>
 800b64e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b650:	2500      	movs	r5, #0
 800b652:	2b01      	cmp	r3, #1
 800b654:	ddc7      	ble.n	800b5e6 <_dtoa_r+0x7ea>
 800b656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b658:	2001      	movs	r0, #1
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d00b      	beq.n	800b676 <_dtoa_r+0x87a>
 800b65e:	9b08      	ldr	r3, [sp, #32]
 800b660:	9a08      	ldr	r2, [sp, #32]
 800b662:	691b      	ldr	r3, [r3, #16]
 800b664:	930f      	str	r3, [sp, #60]	; 0x3c
 800b666:	3303      	adds	r3, #3
 800b668:	009b      	lsls	r3, r3, #2
 800b66a:	18d3      	adds	r3, r2, r3
 800b66c:	6858      	ldr	r0, [r3, #4]
 800b66e:	f000 fac6 	bl	800bbfe <__hi0bits>
 800b672:	2320      	movs	r3, #32
 800b674:	1a18      	subs	r0, r3, r0
 800b676:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b678:	18c0      	adds	r0, r0, r3
 800b67a:	231f      	movs	r3, #31
 800b67c:	4018      	ands	r0, r3
 800b67e:	d100      	bne.n	800b682 <_dtoa_r+0x886>
 800b680:	e0ab      	b.n	800b7da <_dtoa_r+0x9de>
 800b682:	3301      	adds	r3, #1
 800b684:	1a1b      	subs	r3, r3, r0
 800b686:	2b04      	cmp	r3, #4
 800b688:	dc00      	bgt.n	800b68c <_dtoa_r+0x890>
 800b68a:	e09b      	b.n	800b7c4 <_dtoa_r+0x9c8>
 800b68c:	231c      	movs	r3, #28
 800b68e:	1a18      	subs	r0, r3, r0
 800b690:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b692:	1824      	adds	r4, r4, r0
 800b694:	181b      	adds	r3, r3, r0
 800b696:	930b      	str	r3, [sp, #44]	; 0x2c
 800b698:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b69a:	181b      	adds	r3, r3, r0
 800b69c:	930c      	str	r3, [sp, #48]	; 0x30
 800b69e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	dd05      	ble.n	800b6b0 <_dtoa_r+0x8b4>
 800b6a4:	001a      	movs	r2, r3
 800b6a6:	9905      	ldr	r1, [sp, #20]
 800b6a8:	9804      	ldr	r0, [sp, #16]
 800b6aa:	f000 fbdb 	bl	800be64 <__lshift>
 800b6ae:	9005      	str	r0, [sp, #20]
 800b6b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	dd05      	ble.n	800b6c2 <_dtoa_r+0x8c6>
 800b6b6:	001a      	movs	r2, r3
 800b6b8:	9908      	ldr	r1, [sp, #32]
 800b6ba:	9804      	ldr	r0, [sp, #16]
 800b6bc:	f000 fbd2 	bl	800be64 <__lshift>
 800b6c0:	9008      	str	r0, [sp, #32]
 800b6c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d100      	bne.n	800b6ca <_dtoa_r+0x8ce>
 800b6c8:	e089      	b.n	800b7de <_dtoa_r+0x9e2>
 800b6ca:	9908      	ldr	r1, [sp, #32]
 800b6cc:	9805      	ldr	r0, [sp, #20]
 800b6ce:	f000 fc1a 	bl	800bf06 <__mcmp>
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	db00      	blt.n	800b6d8 <_dtoa_r+0x8dc>
 800b6d6:	e082      	b.n	800b7de <_dtoa_r+0x9e2>
 800b6d8:	9b03      	ldr	r3, [sp, #12]
 800b6da:	220a      	movs	r2, #10
 800b6dc:	3b01      	subs	r3, #1
 800b6de:	9303      	str	r3, [sp, #12]
 800b6e0:	9905      	ldr	r1, [sp, #20]
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	9804      	ldr	r0, [sp, #16]
 800b6e6:	f000 fa4e 	bl	800bb86 <__multadd>
 800b6ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6ec:	9005      	str	r0, [sp, #20]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d100      	bne.n	800b6f4 <_dtoa_r+0x8f8>
 800b6f2:	e15d      	b.n	800b9b0 <_dtoa_r+0xbb4>
 800b6f4:	2300      	movs	r3, #0
 800b6f6:	0031      	movs	r1, r6
 800b6f8:	220a      	movs	r2, #10
 800b6fa:	9804      	ldr	r0, [sp, #16]
 800b6fc:	f000 fa43 	bl	800bb86 <__multadd>
 800b700:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b702:	0006      	movs	r6, r0
 800b704:	2b00      	cmp	r3, #0
 800b706:	dc02      	bgt.n	800b70e <_dtoa_r+0x912>
 800b708:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b70a:	2b02      	cmp	r3, #2
 800b70c:	dc6d      	bgt.n	800b7ea <_dtoa_r+0x9ee>
 800b70e:	2c00      	cmp	r4, #0
 800b710:	dd05      	ble.n	800b71e <_dtoa_r+0x922>
 800b712:	0031      	movs	r1, r6
 800b714:	0022      	movs	r2, r4
 800b716:	9804      	ldr	r0, [sp, #16]
 800b718:	f000 fba4 	bl	800be64 <__lshift>
 800b71c:	0006      	movs	r6, r0
 800b71e:	0030      	movs	r0, r6
 800b720:	2d00      	cmp	r5, #0
 800b722:	d011      	beq.n	800b748 <_dtoa_r+0x94c>
 800b724:	6871      	ldr	r1, [r6, #4]
 800b726:	9804      	ldr	r0, [sp, #16]
 800b728:	f000 f9dc 	bl	800bae4 <_Balloc>
 800b72c:	0031      	movs	r1, r6
 800b72e:	0004      	movs	r4, r0
 800b730:	6933      	ldr	r3, [r6, #16]
 800b732:	310c      	adds	r1, #12
 800b734:	1c9a      	adds	r2, r3, #2
 800b736:	0092      	lsls	r2, r2, #2
 800b738:	300c      	adds	r0, #12
 800b73a:	f7fd fc0a 	bl	8008f52 <memcpy>
 800b73e:	2201      	movs	r2, #1
 800b740:	0021      	movs	r1, r4
 800b742:	9804      	ldr	r0, [sp, #16]
 800b744:	f000 fb8e 	bl	800be64 <__lshift>
 800b748:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b74a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b74c:	3f01      	subs	r7, #1
 800b74e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b750:	19db      	adds	r3, r3, r7
 800b752:	0037      	movs	r7, r6
 800b754:	0006      	movs	r6, r0
 800b756:	930f      	str	r3, [sp, #60]	; 0x3c
 800b758:	9908      	ldr	r1, [sp, #32]
 800b75a:	9805      	ldr	r0, [sp, #20]
 800b75c:	f7ff faca 	bl	800acf4 <quorem>
 800b760:	0039      	movs	r1, r7
 800b762:	900d      	str	r0, [sp, #52]	; 0x34
 800b764:	0004      	movs	r4, r0
 800b766:	9805      	ldr	r0, [sp, #20]
 800b768:	f000 fbcd 	bl	800bf06 <__mcmp>
 800b76c:	0032      	movs	r2, r6
 800b76e:	900e      	str	r0, [sp, #56]	; 0x38
 800b770:	9908      	ldr	r1, [sp, #32]
 800b772:	9804      	ldr	r0, [sp, #16]
 800b774:	f000 fbe0 	bl	800bf38 <__mdiff>
 800b778:	2301      	movs	r3, #1
 800b77a:	930c      	str	r3, [sp, #48]	; 0x30
 800b77c:	68c3      	ldr	r3, [r0, #12]
 800b77e:	3430      	adds	r4, #48	; 0x30
 800b780:	0005      	movs	r5, r0
 800b782:	2b00      	cmp	r3, #0
 800b784:	d104      	bne.n	800b790 <_dtoa_r+0x994>
 800b786:	0001      	movs	r1, r0
 800b788:	9805      	ldr	r0, [sp, #20]
 800b78a:	f000 fbbc 	bl	800bf06 <__mcmp>
 800b78e:	900c      	str	r0, [sp, #48]	; 0x30
 800b790:	0029      	movs	r1, r5
 800b792:	9804      	ldr	r0, [sp, #16]
 800b794:	f000 f9de 	bl	800bb54 <_Bfree>
 800b798:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b79a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b79c:	4313      	orrs	r3, r2
 800b79e:	d000      	beq.n	800b7a2 <_dtoa_r+0x9a6>
 800b7a0:	e089      	b.n	800b8b6 <_dtoa_r+0xaba>
 800b7a2:	9a06      	ldr	r2, [sp, #24]
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	4213      	tst	r3, r2
 800b7a8:	d000      	beq.n	800b7ac <_dtoa_r+0x9b0>
 800b7aa:	e084      	b.n	800b8b6 <_dtoa_r+0xaba>
 800b7ac:	2c39      	cmp	r4, #57	; 0x39
 800b7ae:	d100      	bne.n	800b7b2 <_dtoa_r+0x9b6>
 800b7b0:	e0a3      	b.n	800b8fa <_dtoa_r+0xafe>
 800b7b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	dd01      	ble.n	800b7bc <_dtoa_r+0x9c0>
 800b7b8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800b7ba:	3431      	adds	r4, #49	; 0x31
 800b7bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7be:	1c5d      	adds	r5, r3, #1
 800b7c0:	701c      	strb	r4, [r3, #0]
 800b7c2:	e027      	b.n	800b814 <_dtoa_r+0xa18>
 800b7c4:	2b04      	cmp	r3, #4
 800b7c6:	d100      	bne.n	800b7ca <_dtoa_r+0x9ce>
 800b7c8:	e769      	b.n	800b69e <_dtoa_r+0x8a2>
 800b7ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b7cc:	331c      	adds	r3, #28
 800b7ce:	18d2      	adds	r2, r2, r3
 800b7d0:	920b      	str	r2, [sp, #44]	; 0x2c
 800b7d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7d4:	18e4      	adds	r4, r4, r3
 800b7d6:	18d3      	adds	r3, r2, r3
 800b7d8:	e760      	b.n	800b69c <_dtoa_r+0x8a0>
 800b7da:	0003      	movs	r3, r0
 800b7dc:	e7f5      	b.n	800b7ca <_dtoa_r+0x9ce>
 800b7de:	2f00      	cmp	r7, #0
 800b7e0:	dc3c      	bgt.n	800b85c <_dtoa_r+0xa60>
 800b7e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7e4:	2b02      	cmp	r3, #2
 800b7e6:	dd39      	ble.n	800b85c <_dtoa_r+0xa60>
 800b7e8:	970d      	str	r7, [sp, #52]	; 0x34
 800b7ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d10c      	bne.n	800b80a <_dtoa_r+0xa0e>
 800b7f0:	9908      	ldr	r1, [sp, #32]
 800b7f2:	2205      	movs	r2, #5
 800b7f4:	9804      	ldr	r0, [sp, #16]
 800b7f6:	f000 f9c6 	bl	800bb86 <__multadd>
 800b7fa:	9008      	str	r0, [sp, #32]
 800b7fc:	0001      	movs	r1, r0
 800b7fe:	9805      	ldr	r0, [sp, #20]
 800b800:	f000 fb81 	bl	800bf06 <__mcmp>
 800b804:	2800      	cmp	r0, #0
 800b806:	dd00      	ble.n	800b80a <_dtoa_r+0xa0e>
 800b808:	e55a      	b.n	800b2c0 <_dtoa_r+0x4c4>
 800b80a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b80c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b80e:	43db      	mvns	r3, r3
 800b810:	9303      	str	r3, [sp, #12]
 800b812:	2700      	movs	r7, #0
 800b814:	9908      	ldr	r1, [sp, #32]
 800b816:	9804      	ldr	r0, [sp, #16]
 800b818:	f000 f99c 	bl	800bb54 <_Bfree>
 800b81c:	2e00      	cmp	r6, #0
 800b81e:	d100      	bne.n	800b822 <_dtoa_r+0xa26>
 800b820:	e63f      	b.n	800b4a2 <_dtoa_r+0x6a6>
 800b822:	2f00      	cmp	r7, #0
 800b824:	d005      	beq.n	800b832 <_dtoa_r+0xa36>
 800b826:	42b7      	cmp	r7, r6
 800b828:	d003      	beq.n	800b832 <_dtoa_r+0xa36>
 800b82a:	0039      	movs	r1, r7
 800b82c:	9804      	ldr	r0, [sp, #16]
 800b82e:	f000 f991 	bl	800bb54 <_Bfree>
 800b832:	0031      	movs	r1, r6
 800b834:	9804      	ldr	r0, [sp, #16]
 800b836:	f000 f98d 	bl	800bb54 <_Bfree>
 800b83a:	e632      	b.n	800b4a2 <_dtoa_r+0x6a6>
 800b83c:	9508      	str	r5, [sp, #32]
 800b83e:	002e      	movs	r6, r5
 800b840:	e7e3      	b.n	800b80a <_dtoa_r+0xa0e>
 800b842:	2300      	movs	r3, #0
 800b844:	9308      	str	r3, [sp, #32]
 800b846:	001e      	movs	r6, r3
 800b848:	e7df      	b.n	800b80a <_dtoa_r+0xa0e>
 800b84a:	46c0      	nop			; (mov r8, r8)
 800b84c:	40240000 	.word	0x40240000
 800b850:	00000433 	.word	0x00000433
 800b854:	9603      	str	r6, [sp, #12]
 800b856:	9508      	str	r5, [sp, #32]
 800b858:	002e      	movs	r6, r5
 800b85a:	e531      	b.n	800b2c0 <_dtoa_r+0x4c4>
 800b85c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b85e:	970d      	str	r7, [sp, #52]	; 0x34
 800b860:	2b00      	cmp	r3, #0
 800b862:	d000      	beq.n	800b866 <_dtoa_r+0xa6a>
 800b864:	e753      	b.n	800b70e <_dtoa_r+0x912>
 800b866:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b868:	9908      	ldr	r1, [sp, #32]
 800b86a:	9805      	ldr	r0, [sp, #20]
 800b86c:	f7ff fa42 	bl	800acf4 <quorem>
 800b870:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b872:	3030      	adds	r0, #48	; 0x30
 800b874:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b876:	7028      	strb	r0, [r5, #0]
 800b878:	3501      	adds	r5, #1
 800b87a:	0004      	movs	r4, r0
 800b87c:	1aeb      	subs	r3, r5, r3
 800b87e:	429a      	cmp	r2, r3
 800b880:	dc78      	bgt.n	800b974 <_dtoa_r+0xb78>
 800b882:	1e15      	subs	r5, r2, #0
 800b884:	dc00      	bgt.n	800b888 <_dtoa_r+0xa8c>
 800b886:	2501      	movs	r5, #1
 800b888:	2700      	movs	r7, #0
 800b88a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b88c:	195d      	adds	r5, r3, r5
 800b88e:	9905      	ldr	r1, [sp, #20]
 800b890:	2201      	movs	r2, #1
 800b892:	9804      	ldr	r0, [sp, #16]
 800b894:	f000 fae6 	bl	800be64 <__lshift>
 800b898:	9908      	ldr	r1, [sp, #32]
 800b89a:	9005      	str	r0, [sp, #20]
 800b89c:	f000 fb33 	bl	800bf06 <__mcmp>
 800b8a0:	2800      	cmp	r0, #0
 800b8a2:	dc2f      	bgt.n	800b904 <_dtoa_r+0xb08>
 800b8a4:	d101      	bne.n	800b8aa <_dtoa_r+0xaae>
 800b8a6:	07e3      	lsls	r3, r4, #31
 800b8a8:	d42c      	bmi.n	800b904 <_dtoa_r+0xb08>
 800b8aa:	1e6b      	subs	r3, r5, #1
 800b8ac:	781a      	ldrb	r2, [r3, #0]
 800b8ae:	2a30      	cmp	r2, #48	; 0x30
 800b8b0:	d1b0      	bne.n	800b814 <_dtoa_r+0xa18>
 800b8b2:	001d      	movs	r5, r3
 800b8b4:	e7f9      	b.n	800b8aa <_dtoa_r+0xaae>
 800b8b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	db07      	blt.n	800b8cc <_dtoa_r+0xad0>
 800b8bc:	001d      	movs	r5, r3
 800b8be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b8c0:	431d      	orrs	r5, r3
 800b8c2:	d126      	bne.n	800b912 <_dtoa_r+0xb16>
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	9a06      	ldr	r2, [sp, #24]
 800b8c8:	4213      	tst	r3, r2
 800b8ca:	d122      	bne.n	800b912 <_dtoa_r+0xb16>
 800b8cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	dc00      	bgt.n	800b8d4 <_dtoa_r+0xad8>
 800b8d2:	e773      	b.n	800b7bc <_dtoa_r+0x9c0>
 800b8d4:	9905      	ldr	r1, [sp, #20]
 800b8d6:	2201      	movs	r2, #1
 800b8d8:	9804      	ldr	r0, [sp, #16]
 800b8da:	f000 fac3 	bl	800be64 <__lshift>
 800b8de:	9908      	ldr	r1, [sp, #32]
 800b8e0:	9005      	str	r0, [sp, #20]
 800b8e2:	f000 fb10 	bl	800bf06 <__mcmp>
 800b8e6:	2800      	cmp	r0, #0
 800b8e8:	dc04      	bgt.n	800b8f4 <_dtoa_r+0xaf8>
 800b8ea:	d000      	beq.n	800b8ee <_dtoa_r+0xaf2>
 800b8ec:	e766      	b.n	800b7bc <_dtoa_r+0x9c0>
 800b8ee:	07e3      	lsls	r3, r4, #31
 800b8f0:	d400      	bmi.n	800b8f4 <_dtoa_r+0xaf8>
 800b8f2:	e763      	b.n	800b7bc <_dtoa_r+0x9c0>
 800b8f4:	2c39      	cmp	r4, #57	; 0x39
 800b8f6:	d000      	beq.n	800b8fa <_dtoa_r+0xafe>
 800b8f8:	e75e      	b.n	800b7b8 <_dtoa_r+0x9bc>
 800b8fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b8fe:	1c5d      	adds	r5, r3, #1
 800b900:	2339      	movs	r3, #57	; 0x39
 800b902:	7013      	strb	r3, [r2, #0]
 800b904:	1e6b      	subs	r3, r5, #1
 800b906:	781a      	ldrb	r2, [r3, #0]
 800b908:	2a39      	cmp	r2, #57	; 0x39
 800b90a:	d03b      	beq.n	800b984 <_dtoa_r+0xb88>
 800b90c:	3201      	adds	r2, #1
 800b90e:	701a      	strb	r2, [r3, #0]
 800b910:	e780      	b.n	800b814 <_dtoa_r+0xa18>
 800b912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b914:	3301      	adds	r3, #1
 800b916:	930d      	str	r3, [sp, #52]	; 0x34
 800b918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	dd05      	ble.n	800b92a <_dtoa_r+0xb2e>
 800b91e:	2c39      	cmp	r4, #57	; 0x39
 800b920:	d0eb      	beq.n	800b8fa <_dtoa_r+0xafe>
 800b922:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b924:	3401      	adds	r4, #1
 800b926:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b928:	e74a      	b.n	800b7c0 <_dtoa_r+0x9c4>
 800b92a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b92c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b92e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b930:	701c      	strb	r4, [r3, #0]
 800b932:	4293      	cmp	r3, r2
 800b934:	d0ab      	beq.n	800b88e <_dtoa_r+0xa92>
 800b936:	2300      	movs	r3, #0
 800b938:	220a      	movs	r2, #10
 800b93a:	9905      	ldr	r1, [sp, #20]
 800b93c:	9804      	ldr	r0, [sp, #16]
 800b93e:	f000 f922 	bl	800bb86 <__multadd>
 800b942:	2300      	movs	r3, #0
 800b944:	9005      	str	r0, [sp, #20]
 800b946:	220a      	movs	r2, #10
 800b948:	0039      	movs	r1, r7
 800b94a:	9804      	ldr	r0, [sp, #16]
 800b94c:	42b7      	cmp	r7, r6
 800b94e:	d106      	bne.n	800b95e <_dtoa_r+0xb62>
 800b950:	f000 f919 	bl	800bb86 <__multadd>
 800b954:	0007      	movs	r7, r0
 800b956:	0006      	movs	r6, r0
 800b958:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b95a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b95c:	e6fc      	b.n	800b758 <_dtoa_r+0x95c>
 800b95e:	f000 f912 	bl	800bb86 <__multadd>
 800b962:	0031      	movs	r1, r6
 800b964:	0007      	movs	r7, r0
 800b966:	2300      	movs	r3, #0
 800b968:	220a      	movs	r2, #10
 800b96a:	9804      	ldr	r0, [sp, #16]
 800b96c:	f000 f90b 	bl	800bb86 <__multadd>
 800b970:	0006      	movs	r6, r0
 800b972:	e7f1      	b.n	800b958 <_dtoa_r+0xb5c>
 800b974:	2300      	movs	r3, #0
 800b976:	220a      	movs	r2, #10
 800b978:	9905      	ldr	r1, [sp, #20]
 800b97a:	9804      	ldr	r0, [sp, #16]
 800b97c:	f000 f903 	bl	800bb86 <__multadd>
 800b980:	9005      	str	r0, [sp, #20]
 800b982:	e771      	b.n	800b868 <_dtoa_r+0xa6c>
 800b984:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b986:	429a      	cmp	r2, r3
 800b988:	d105      	bne.n	800b996 <_dtoa_r+0xb9a>
 800b98a:	9b03      	ldr	r3, [sp, #12]
 800b98c:	3301      	adds	r3, #1
 800b98e:	9303      	str	r3, [sp, #12]
 800b990:	2331      	movs	r3, #49	; 0x31
 800b992:	7013      	strb	r3, [r2, #0]
 800b994:	e73e      	b.n	800b814 <_dtoa_r+0xa18>
 800b996:	001d      	movs	r5, r3
 800b998:	e7b4      	b.n	800b904 <_dtoa_r+0xb08>
 800b99a:	4b0a      	ldr	r3, [pc, #40]	; (800b9c4 <_dtoa_r+0xbc8>)
 800b99c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b99e:	930a      	str	r3, [sp, #40]	; 0x28
 800b9a0:	4b09      	ldr	r3, [pc, #36]	; (800b9c8 <_dtoa_r+0xbcc>)
 800b9a2:	2a00      	cmp	r2, #0
 800b9a4:	d001      	beq.n	800b9aa <_dtoa_r+0xbae>
 800b9a6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b9a8:	6013      	str	r3, [r2, #0]
 800b9aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b9ac:	b01d      	add	sp, #116	; 0x74
 800b9ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	dd00      	ble.n	800b9b8 <_dtoa_r+0xbbc>
 800b9b6:	e756      	b.n	800b866 <_dtoa_r+0xa6a>
 800b9b8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b9ba:	2b02      	cmp	r3, #2
 800b9bc:	dc00      	bgt.n	800b9c0 <_dtoa_r+0xbc4>
 800b9be:	e752      	b.n	800b866 <_dtoa_r+0xa6a>
 800b9c0:	e713      	b.n	800b7ea <_dtoa_r+0x9ee>
 800b9c2:	46c0      	nop			; (mov r8, r8)
 800b9c4:	0800cd78 	.word	0x0800cd78
 800b9c8:	0800cd80 	.word	0x0800cd80

0800b9cc <__sflags>:
 800b9cc:	780b      	ldrb	r3, [r1, #0]
 800b9ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9d0:	2b72      	cmp	r3, #114	; 0x72
 800b9d2:	d019      	beq.n	800ba08 <__sflags+0x3c>
 800b9d4:	2b77      	cmp	r3, #119	; 0x77
 800b9d6:	d007      	beq.n	800b9e8 <__sflags+0x1c>
 800b9d8:	2b61      	cmp	r3, #97	; 0x61
 800b9da:	d119      	bne.n	800ba10 <__sflags+0x44>
 800b9dc:	2482      	movs	r4, #130	; 0x82
 800b9de:	2084      	movs	r0, #132	; 0x84
 800b9e0:	00a4      	lsls	r4, r4, #2
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	0040      	lsls	r0, r0, #1
 800b9e6:	e003      	b.n	800b9f0 <__sflags+0x24>
 800b9e8:	24c0      	movs	r4, #192	; 0xc0
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	2008      	movs	r0, #8
 800b9ee:	00e4      	lsls	r4, r4, #3
 800b9f0:	2510      	movs	r5, #16
 800b9f2:	2680      	movs	r6, #128	; 0x80
 800b9f4:	271c      	movs	r7, #28
 800b9f6:	46ac      	mov	ip, r5
 800b9f8:	0136      	lsls	r6, r6, #4
 800b9fa:	3101      	adds	r1, #1
 800b9fc:	780d      	ldrb	r5, [r1, #0]
 800b9fe:	2d00      	cmp	r5, #0
 800ba00:	d10a      	bne.n	800ba18 <__sflags+0x4c>
 800ba02:	4323      	orrs	r3, r4
 800ba04:	6013      	str	r3, [r2, #0]
 800ba06:	e006      	b.n	800ba16 <__sflags+0x4a>
 800ba08:	2400      	movs	r4, #0
 800ba0a:	2004      	movs	r0, #4
 800ba0c:	0023      	movs	r3, r4
 800ba0e:	e7ef      	b.n	800b9f0 <__sflags+0x24>
 800ba10:	2316      	movs	r3, #22
 800ba12:	6003      	str	r3, [r0, #0]
 800ba14:	2000      	movs	r0, #0
 800ba16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba18:	2d62      	cmp	r5, #98	; 0x62
 800ba1a:	d00b      	beq.n	800ba34 <__sflags+0x68>
 800ba1c:	2d78      	cmp	r5, #120	; 0x78
 800ba1e:	d00c      	beq.n	800ba3a <__sflags+0x6e>
 800ba20:	2d2b      	cmp	r5, #43	; 0x2b
 800ba22:	d1ea      	bne.n	800b9fa <__sflags+0x2e>
 800ba24:	4665      	mov	r5, ip
 800ba26:	43b8      	bics	r0, r7
 800ba28:	4328      	orrs	r0, r5
 800ba2a:	2503      	movs	r5, #3
 800ba2c:	43ab      	bics	r3, r5
 800ba2e:	3d01      	subs	r5, #1
 800ba30:	432b      	orrs	r3, r5
 800ba32:	e7e2      	b.n	800b9fa <__sflags+0x2e>
 800ba34:	2580      	movs	r5, #128	; 0x80
 800ba36:	026d      	lsls	r5, r5, #9
 800ba38:	e7fa      	b.n	800ba30 <__sflags+0x64>
 800ba3a:	4333      	orrs	r3, r6
 800ba3c:	e7dd      	b.n	800b9fa <__sflags+0x2e>
	...

0800ba40 <_isatty_r>:
 800ba40:	2300      	movs	r3, #0
 800ba42:	b570      	push	{r4, r5, r6, lr}
 800ba44:	4c06      	ldr	r4, [pc, #24]	; (800ba60 <_isatty_r+0x20>)
 800ba46:	0005      	movs	r5, r0
 800ba48:	0008      	movs	r0, r1
 800ba4a:	6023      	str	r3, [r4, #0]
 800ba4c:	f7f9 fc34 	bl	80052b8 <_isatty>
 800ba50:	1c43      	adds	r3, r0, #1
 800ba52:	d103      	bne.n	800ba5c <_isatty_r+0x1c>
 800ba54:	6823      	ldr	r3, [r4, #0]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d000      	beq.n	800ba5c <_isatty_r+0x1c>
 800ba5a:	602b      	str	r3, [r5, #0]
 800ba5c:	bd70      	pop	{r4, r5, r6, pc}
 800ba5e:	46c0      	nop			; (mov r8, r8)
 800ba60:	20000f80 	.word	0x20000f80

0800ba64 <__locale_mb_cur_max>:
 800ba64:	4b04      	ldr	r3, [pc, #16]	; (800ba78 <__locale_mb_cur_max+0x14>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	6a1b      	ldr	r3, [r3, #32]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d100      	bne.n	800ba70 <__locale_mb_cur_max+0xc>
 800ba6e:	4b03      	ldr	r3, [pc, #12]	; (800ba7c <__locale_mb_cur_max+0x18>)
 800ba70:	2294      	movs	r2, #148	; 0x94
 800ba72:	0052      	lsls	r2, r2, #1
 800ba74:	5c98      	ldrb	r0, [r3, r2]
 800ba76:	4770      	bx	lr
 800ba78:	200001d0 	.word	0x200001d0
 800ba7c:	200006d8 	.word	0x200006d8

0800ba80 <_localeconv_r>:
 800ba80:	4b03      	ldr	r3, [pc, #12]	; (800ba90 <_localeconv_r+0x10>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	6a18      	ldr	r0, [r3, #32]
 800ba86:	2800      	cmp	r0, #0
 800ba88:	d100      	bne.n	800ba8c <_localeconv_r+0xc>
 800ba8a:	4802      	ldr	r0, [pc, #8]	; (800ba94 <_localeconv_r+0x14>)
 800ba8c:	30f0      	adds	r0, #240	; 0xf0
 800ba8e:	4770      	bx	lr
 800ba90:	200001d0 	.word	0x200001d0
 800ba94:	200006d8 	.word	0x200006d8

0800ba98 <_lseek_r>:
 800ba98:	b570      	push	{r4, r5, r6, lr}
 800ba9a:	0005      	movs	r5, r0
 800ba9c:	0008      	movs	r0, r1
 800ba9e:	0011      	movs	r1, r2
 800baa0:	2200      	movs	r2, #0
 800baa2:	4c06      	ldr	r4, [pc, #24]	; (800babc <_lseek_r+0x24>)
 800baa4:	6022      	str	r2, [r4, #0]
 800baa6:	001a      	movs	r2, r3
 800baa8:	f7f9 fc28 	bl	80052fc <_lseek>
 800baac:	1c43      	adds	r3, r0, #1
 800baae:	d103      	bne.n	800bab8 <_lseek_r+0x20>
 800bab0:	6823      	ldr	r3, [r4, #0]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d000      	beq.n	800bab8 <_lseek_r+0x20>
 800bab6:	602b      	str	r3, [r5, #0]
 800bab8:	bd70      	pop	{r4, r5, r6, pc}
 800baba:	46c0      	nop			; (mov r8, r8)
 800babc:	20000f80 	.word	0x20000f80

0800bac0 <__ascii_mbtowc>:
 800bac0:	b082      	sub	sp, #8
 800bac2:	2900      	cmp	r1, #0
 800bac4:	d100      	bne.n	800bac8 <__ascii_mbtowc+0x8>
 800bac6:	a901      	add	r1, sp, #4
 800bac8:	1e10      	subs	r0, r2, #0
 800baca:	d006      	beq.n	800bada <__ascii_mbtowc+0x1a>
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d006      	beq.n	800bade <__ascii_mbtowc+0x1e>
 800bad0:	7813      	ldrb	r3, [r2, #0]
 800bad2:	600b      	str	r3, [r1, #0]
 800bad4:	7810      	ldrb	r0, [r2, #0]
 800bad6:	1e43      	subs	r3, r0, #1
 800bad8:	4198      	sbcs	r0, r3
 800bada:	b002      	add	sp, #8
 800badc:	4770      	bx	lr
 800bade:	2002      	movs	r0, #2
 800bae0:	4240      	negs	r0, r0
 800bae2:	e7fa      	b.n	800bada <__ascii_mbtowc+0x1a>

0800bae4 <_Balloc>:
 800bae4:	b570      	push	{r4, r5, r6, lr}
 800bae6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bae8:	0004      	movs	r4, r0
 800baea:	000d      	movs	r5, r1
 800baec:	2e00      	cmp	r6, #0
 800baee:	d107      	bne.n	800bb00 <_Balloc+0x1c>
 800baf0:	2010      	movs	r0, #16
 800baf2:	f7fd f80b 	bl	8008b0c <malloc>
 800baf6:	6260      	str	r0, [r4, #36]	; 0x24
 800baf8:	6046      	str	r6, [r0, #4]
 800bafa:	6086      	str	r6, [r0, #8]
 800bafc:	6006      	str	r6, [r0, #0]
 800bafe:	60c6      	str	r6, [r0, #12]
 800bb00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bb02:	68f3      	ldr	r3, [r6, #12]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d013      	beq.n	800bb30 <_Balloc+0x4c>
 800bb08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb0a:	00aa      	lsls	r2, r5, #2
 800bb0c:	68db      	ldr	r3, [r3, #12]
 800bb0e:	189b      	adds	r3, r3, r2
 800bb10:	6818      	ldr	r0, [r3, #0]
 800bb12:	2800      	cmp	r0, #0
 800bb14:	d118      	bne.n	800bb48 <_Balloc+0x64>
 800bb16:	2101      	movs	r1, #1
 800bb18:	000e      	movs	r6, r1
 800bb1a:	40ae      	lsls	r6, r5
 800bb1c:	1d72      	adds	r2, r6, #5
 800bb1e:	0092      	lsls	r2, r2, #2
 800bb20:	0020      	movs	r0, r4
 800bb22:	f000 fb18 	bl	800c156 <_calloc_r>
 800bb26:	2800      	cmp	r0, #0
 800bb28:	d00c      	beq.n	800bb44 <_Balloc+0x60>
 800bb2a:	6045      	str	r5, [r0, #4]
 800bb2c:	6086      	str	r6, [r0, #8]
 800bb2e:	e00d      	b.n	800bb4c <_Balloc+0x68>
 800bb30:	2221      	movs	r2, #33	; 0x21
 800bb32:	2104      	movs	r1, #4
 800bb34:	0020      	movs	r0, r4
 800bb36:	f000 fb0e 	bl	800c156 <_calloc_r>
 800bb3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb3c:	60f0      	str	r0, [r6, #12]
 800bb3e:	68db      	ldr	r3, [r3, #12]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d1e1      	bne.n	800bb08 <_Balloc+0x24>
 800bb44:	2000      	movs	r0, #0
 800bb46:	bd70      	pop	{r4, r5, r6, pc}
 800bb48:	6802      	ldr	r2, [r0, #0]
 800bb4a:	601a      	str	r2, [r3, #0]
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	6103      	str	r3, [r0, #16]
 800bb50:	60c3      	str	r3, [r0, #12]
 800bb52:	e7f8      	b.n	800bb46 <_Balloc+0x62>

0800bb54 <_Bfree>:
 800bb54:	b570      	push	{r4, r5, r6, lr}
 800bb56:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800bb58:	0006      	movs	r6, r0
 800bb5a:	000d      	movs	r5, r1
 800bb5c:	2c00      	cmp	r4, #0
 800bb5e:	d107      	bne.n	800bb70 <_Bfree+0x1c>
 800bb60:	2010      	movs	r0, #16
 800bb62:	f7fc ffd3 	bl	8008b0c <malloc>
 800bb66:	6270      	str	r0, [r6, #36]	; 0x24
 800bb68:	6044      	str	r4, [r0, #4]
 800bb6a:	6084      	str	r4, [r0, #8]
 800bb6c:	6004      	str	r4, [r0, #0]
 800bb6e:	60c4      	str	r4, [r0, #12]
 800bb70:	2d00      	cmp	r5, #0
 800bb72:	d007      	beq.n	800bb84 <_Bfree+0x30>
 800bb74:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800bb76:	686a      	ldr	r2, [r5, #4]
 800bb78:	68db      	ldr	r3, [r3, #12]
 800bb7a:	0092      	lsls	r2, r2, #2
 800bb7c:	189b      	adds	r3, r3, r2
 800bb7e:	681a      	ldr	r2, [r3, #0]
 800bb80:	602a      	str	r2, [r5, #0]
 800bb82:	601d      	str	r5, [r3, #0]
 800bb84:	bd70      	pop	{r4, r5, r6, pc}

0800bb86 <__multadd>:
 800bb86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb88:	001e      	movs	r6, r3
 800bb8a:	2314      	movs	r3, #20
 800bb8c:	469c      	mov	ip, r3
 800bb8e:	0007      	movs	r7, r0
 800bb90:	000c      	movs	r4, r1
 800bb92:	2000      	movs	r0, #0
 800bb94:	690d      	ldr	r5, [r1, #16]
 800bb96:	448c      	add	ip, r1
 800bb98:	4663      	mov	r3, ip
 800bb9a:	8819      	ldrh	r1, [r3, #0]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	4351      	muls	r1, r2
 800bba0:	0c1b      	lsrs	r3, r3, #16
 800bba2:	4353      	muls	r3, r2
 800bba4:	1989      	adds	r1, r1, r6
 800bba6:	0c0e      	lsrs	r6, r1, #16
 800bba8:	199b      	adds	r3, r3, r6
 800bbaa:	b289      	uxth	r1, r1
 800bbac:	0c1e      	lsrs	r6, r3, #16
 800bbae:	041b      	lsls	r3, r3, #16
 800bbb0:	185b      	adds	r3, r3, r1
 800bbb2:	4661      	mov	r1, ip
 800bbb4:	3001      	adds	r0, #1
 800bbb6:	c108      	stmia	r1!, {r3}
 800bbb8:	468c      	mov	ip, r1
 800bbba:	4285      	cmp	r5, r0
 800bbbc:	dcec      	bgt.n	800bb98 <__multadd+0x12>
 800bbbe:	2e00      	cmp	r6, #0
 800bbc0:	d01b      	beq.n	800bbfa <__multadd+0x74>
 800bbc2:	68a3      	ldr	r3, [r4, #8]
 800bbc4:	429d      	cmp	r5, r3
 800bbc6:	db12      	blt.n	800bbee <__multadd+0x68>
 800bbc8:	6863      	ldr	r3, [r4, #4]
 800bbca:	0038      	movs	r0, r7
 800bbcc:	1c59      	adds	r1, r3, #1
 800bbce:	f7ff ff89 	bl	800bae4 <_Balloc>
 800bbd2:	0021      	movs	r1, r4
 800bbd4:	6923      	ldr	r3, [r4, #16]
 800bbd6:	9001      	str	r0, [sp, #4]
 800bbd8:	1c9a      	adds	r2, r3, #2
 800bbda:	0092      	lsls	r2, r2, #2
 800bbdc:	310c      	adds	r1, #12
 800bbde:	300c      	adds	r0, #12
 800bbe0:	f7fd f9b7 	bl	8008f52 <memcpy>
 800bbe4:	0021      	movs	r1, r4
 800bbe6:	0038      	movs	r0, r7
 800bbe8:	f7ff ffb4 	bl	800bb54 <_Bfree>
 800bbec:	9c01      	ldr	r4, [sp, #4]
 800bbee:	1d2b      	adds	r3, r5, #4
 800bbf0:	009b      	lsls	r3, r3, #2
 800bbf2:	18e3      	adds	r3, r4, r3
 800bbf4:	3501      	adds	r5, #1
 800bbf6:	605e      	str	r6, [r3, #4]
 800bbf8:	6125      	str	r5, [r4, #16]
 800bbfa:	0020      	movs	r0, r4
 800bbfc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800bbfe <__hi0bits>:
 800bbfe:	0003      	movs	r3, r0
 800bc00:	0c02      	lsrs	r2, r0, #16
 800bc02:	2000      	movs	r0, #0
 800bc04:	4282      	cmp	r2, r0
 800bc06:	d101      	bne.n	800bc0c <__hi0bits+0xe>
 800bc08:	041b      	lsls	r3, r3, #16
 800bc0a:	3010      	adds	r0, #16
 800bc0c:	0e1a      	lsrs	r2, r3, #24
 800bc0e:	d101      	bne.n	800bc14 <__hi0bits+0x16>
 800bc10:	3008      	adds	r0, #8
 800bc12:	021b      	lsls	r3, r3, #8
 800bc14:	0f1a      	lsrs	r2, r3, #28
 800bc16:	d101      	bne.n	800bc1c <__hi0bits+0x1e>
 800bc18:	3004      	adds	r0, #4
 800bc1a:	011b      	lsls	r3, r3, #4
 800bc1c:	0f9a      	lsrs	r2, r3, #30
 800bc1e:	d101      	bne.n	800bc24 <__hi0bits+0x26>
 800bc20:	3002      	adds	r0, #2
 800bc22:	009b      	lsls	r3, r3, #2
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	db03      	blt.n	800bc30 <__hi0bits+0x32>
 800bc28:	3001      	adds	r0, #1
 800bc2a:	005b      	lsls	r3, r3, #1
 800bc2c:	d400      	bmi.n	800bc30 <__hi0bits+0x32>
 800bc2e:	2020      	movs	r0, #32
 800bc30:	4770      	bx	lr

0800bc32 <__lo0bits>:
 800bc32:	2207      	movs	r2, #7
 800bc34:	6803      	ldr	r3, [r0, #0]
 800bc36:	b510      	push	{r4, lr}
 800bc38:	0001      	movs	r1, r0
 800bc3a:	401a      	ands	r2, r3
 800bc3c:	d00d      	beq.n	800bc5a <__lo0bits+0x28>
 800bc3e:	2401      	movs	r4, #1
 800bc40:	2000      	movs	r0, #0
 800bc42:	4223      	tst	r3, r4
 800bc44:	d105      	bne.n	800bc52 <__lo0bits+0x20>
 800bc46:	3002      	adds	r0, #2
 800bc48:	4203      	tst	r3, r0
 800bc4a:	d003      	beq.n	800bc54 <__lo0bits+0x22>
 800bc4c:	40e3      	lsrs	r3, r4
 800bc4e:	0020      	movs	r0, r4
 800bc50:	600b      	str	r3, [r1, #0]
 800bc52:	bd10      	pop	{r4, pc}
 800bc54:	089b      	lsrs	r3, r3, #2
 800bc56:	600b      	str	r3, [r1, #0]
 800bc58:	e7fb      	b.n	800bc52 <__lo0bits+0x20>
 800bc5a:	b29c      	uxth	r4, r3
 800bc5c:	0010      	movs	r0, r2
 800bc5e:	2c00      	cmp	r4, #0
 800bc60:	d101      	bne.n	800bc66 <__lo0bits+0x34>
 800bc62:	2010      	movs	r0, #16
 800bc64:	0c1b      	lsrs	r3, r3, #16
 800bc66:	b2da      	uxtb	r2, r3
 800bc68:	2a00      	cmp	r2, #0
 800bc6a:	d101      	bne.n	800bc70 <__lo0bits+0x3e>
 800bc6c:	3008      	adds	r0, #8
 800bc6e:	0a1b      	lsrs	r3, r3, #8
 800bc70:	071a      	lsls	r2, r3, #28
 800bc72:	d101      	bne.n	800bc78 <__lo0bits+0x46>
 800bc74:	3004      	adds	r0, #4
 800bc76:	091b      	lsrs	r3, r3, #4
 800bc78:	079a      	lsls	r2, r3, #30
 800bc7a:	d101      	bne.n	800bc80 <__lo0bits+0x4e>
 800bc7c:	3002      	adds	r0, #2
 800bc7e:	089b      	lsrs	r3, r3, #2
 800bc80:	07da      	lsls	r2, r3, #31
 800bc82:	d4e8      	bmi.n	800bc56 <__lo0bits+0x24>
 800bc84:	085b      	lsrs	r3, r3, #1
 800bc86:	d001      	beq.n	800bc8c <__lo0bits+0x5a>
 800bc88:	3001      	adds	r0, #1
 800bc8a:	e7e4      	b.n	800bc56 <__lo0bits+0x24>
 800bc8c:	2020      	movs	r0, #32
 800bc8e:	e7e0      	b.n	800bc52 <__lo0bits+0x20>

0800bc90 <__i2b>:
 800bc90:	b510      	push	{r4, lr}
 800bc92:	000c      	movs	r4, r1
 800bc94:	2101      	movs	r1, #1
 800bc96:	f7ff ff25 	bl	800bae4 <_Balloc>
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	6144      	str	r4, [r0, #20]
 800bc9e:	6103      	str	r3, [r0, #16]
 800bca0:	bd10      	pop	{r4, pc}

0800bca2 <__multiply>:
 800bca2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bca4:	690b      	ldr	r3, [r1, #16]
 800bca6:	0015      	movs	r5, r2
 800bca8:	6912      	ldr	r2, [r2, #16]
 800bcaa:	b089      	sub	sp, #36	; 0x24
 800bcac:	000c      	movs	r4, r1
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	da01      	bge.n	800bcb6 <__multiply+0x14>
 800bcb2:	002c      	movs	r4, r5
 800bcb4:	000d      	movs	r5, r1
 800bcb6:	6927      	ldr	r7, [r4, #16]
 800bcb8:	692e      	ldr	r6, [r5, #16]
 800bcba:	68a2      	ldr	r2, [r4, #8]
 800bcbc:	19bb      	adds	r3, r7, r6
 800bcbe:	6861      	ldr	r1, [r4, #4]
 800bcc0:	9301      	str	r3, [sp, #4]
 800bcc2:	4293      	cmp	r3, r2
 800bcc4:	dd00      	ble.n	800bcc8 <__multiply+0x26>
 800bcc6:	3101      	adds	r1, #1
 800bcc8:	f7ff ff0c 	bl	800bae4 <_Balloc>
 800bccc:	0003      	movs	r3, r0
 800bcce:	3314      	adds	r3, #20
 800bcd0:	9300      	str	r3, [sp, #0]
 800bcd2:	9a00      	ldr	r2, [sp, #0]
 800bcd4:	19bb      	adds	r3, r7, r6
 800bcd6:	4694      	mov	ip, r2
 800bcd8:	009b      	lsls	r3, r3, #2
 800bcda:	449c      	add	ip, r3
 800bcdc:	0013      	movs	r3, r2
 800bcde:	2200      	movs	r2, #0
 800bce0:	9004      	str	r0, [sp, #16]
 800bce2:	4563      	cmp	r3, ip
 800bce4:	d31c      	bcc.n	800bd20 <__multiply+0x7e>
 800bce6:	002a      	movs	r2, r5
 800bce8:	3414      	adds	r4, #20
 800bcea:	00bf      	lsls	r7, r7, #2
 800bcec:	19e3      	adds	r3, r4, r7
 800bcee:	3214      	adds	r2, #20
 800bcf0:	00b6      	lsls	r6, r6, #2
 800bcf2:	9305      	str	r3, [sp, #20]
 800bcf4:	1993      	adds	r3, r2, r6
 800bcf6:	9402      	str	r4, [sp, #8]
 800bcf8:	9306      	str	r3, [sp, #24]
 800bcfa:	9b06      	ldr	r3, [sp, #24]
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d311      	bcc.n	800bd24 <__multiply+0x82>
 800bd00:	9b01      	ldr	r3, [sp, #4]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	dd06      	ble.n	800bd14 <__multiply+0x72>
 800bd06:	2304      	movs	r3, #4
 800bd08:	425b      	negs	r3, r3
 800bd0a:	449c      	add	ip, r3
 800bd0c:	4663      	mov	r3, ip
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d051      	beq.n	800bdb8 <__multiply+0x116>
 800bd14:	9b04      	ldr	r3, [sp, #16]
 800bd16:	9a01      	ldr	r2, [sp, #4]
 800bd18:	0018      	movs	r0, r3
 800bd1a:	611a      	str	r2, [r3, #16]
 800bd1c:	b009      	add	sp, #36	; 0x24
 800bd1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd20:	c304      	stmia	r3!, {r2}
 800bd22:	e7de      	b.n	800bce2 <__multiply+0x40>
 800bd24:	8814      	ldrh	r4, [r2, #0]
 800bd26:	2c00      	cmp	r4, #0
 800bd28:	d01e      	beq.n	800bd68 <__multiply+0xc6>
 800bd2a:	2600      	movs	r6, #0
 800bd2c:	9d00      	ldr	r5, [sp, #0]
 800bd2e:	9f02      	ldr	r7, [sp, #8]
 800bd30:	cf01      	ldmia	r7!, {r0}
 800bd32:	9507      	str	r5, [sp, #28]
 800bd34:	cd08      	ldmia	r5!, {r3}
 800bd36:	9303      	str	r3, [sp, #12]
 800bd38:	b283      	uxth	r3, r0
 800bd3a:	4363      	muls	r3, r4
 800bd3c:	0019      	movs	r1, r3
 800bd3e:	466b      	mov	r3, sp
 800bd40:	0c00      	lsrs	r0, r0, #16
 800bd42:	899b      	ldrh	r3, [r3, #12]
 800bd44:	4360      	muls	r0, r4
 800bd46:	18cb      	adds	r3, r1, r3
 800bd48:	9903      	ldr	r1, [sp, #12]
 800bd4a:	199b      	adds	r3, r3, r6
 800bd4c:	0c09      	lsrs	r1, r1, #16
 800bd4e:	1841      	adds	r1, r0, r1
 800bd50:	0c18      	lsrs	r0, r3, #16
 800bd52:	1809      	adds	r1, r1, r0
 800bd54:	0c0e      	lsrs	r6, r1, #16
 800bd56:	b29b      	uxth	r3, r3
 800bd58:	0409      	lsls	r1, r1, #16
 800bd5a:	430b      	orrs	r3, r1
 800bd5c:	9907      	ldr	r1, [sp, #28]
 800bd5e:	600b      	str	r3, [r1, #0]
 800bd60:	9b05      	ldr	r3, [sp, #20]
 800bd62:	42bb      	cmp	r3, r7
 800bd64:	d8e4      	bhi.n	800bd30 <__multiply+0x8e>
 800bd66:	602e      	str	r6, [r5, #0]
 800bd68:	6813      	ldr	r3, [r2, #0]
 800bd6a:	0c1b      	lsrs	r3, r3, #16
 800bd6c:	9303      	str	r3, [sp, #12]
 800bd6e:	d01e      	beq.n	800bdae <__multiply+0x10c>
 800bd70:	2600      	movs	r6, #0
 800bd72:	9b00      	ldr	r3, [sp, #0]
 800bd74:	9c02      	ldr	r4, [sp, #8]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	9800      	ldr	r0, [sp, #0]
 800bd7a:	0007      	movs	r7, r0
 800bd7c:	8821      	ldrh	r1, [r4, #0]
 800bd7e:	9d03      	ldr	r5, [sp, #12]
 800bd80:	b29b      	uxth	r3, r3
 800bd82:	4369      	muls	r1, r5
 800bd84:	c820      	ldmia	r0!, {r5}
 800bd86:	0c2d      	lsrs	r5, r5, #16
 800bd88:	1949      	adds	r1, r1, r5
 800bd8a:	198e      	adds	r6, r1, r6
 800bd8c:	0431      	lsls	r1, r6, #16
 800bd8e:	430b      	orrs	r3, r1
 800bd90:	603b      	str	r3, [r7, #0]
 800bd92:	cc08      	ldmia	r4!, {r3}
 800bd94:	9903      	ldr	r1, [sp, #12]
 800bd96:	0c1b      	lsrs	r3, r3, #16
 800bd98:	434b      	muls	r3, r1
 800bd9a:	6879      	ldr	r1, [r7, #4]
 800bd9c:	0c36      	lsrs	r6, r6, #16
 800bd9e:	b289      	uxth	r1, r1
 800bda0:	185b      	adds	r3, r3, r1
 800bda2:	9905      	ldr	r1, [sp, #20]
 800bda4:	199b      	adds	r3, r3, r6
 800bda6:	0c1e      	lsrs	r6, r3, #16
 800bda8:	42a1      	cmp	r1, r4
 800bdaa:	d8e6      	bhi.n	800bd7a <__multiply+0xd8>
 800bdac:	6003      	str	r3, [r0, #0]
 800bdae:	9b00      	ldr	r3, [sp, #0]
 800bdb0:	3204      	adds	r2, #4
 800bdb2:	3304      	adds	r3, #4
 800bdb4:	9300      	str	r3, [sp, #0]
 800bdb6:	e7a0      	b.n	800bcfa <__multiply+0x58>
 800bdb8:	9b01      	ldr	r3, [sp, #4]
 800bdba:	3b01      	subs	r3, #1
 800bdbc:	9301      	str	r3, [sp, #4]
 800bdbe:	e79f      	b.n	800bd00 <__multiply+0x5e>

0800bdc0 <__pow5mult>:
 800bdc0:	2303      	movs	r3, #3
 800bdc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdc4:	4013      	ands	r3, r2
 800bdc6:	0005      	movs	r5, r0
 800bdc8:	000e      	movs	r6, r1
 800bdca:	0014      	movs	r4, r2
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d008      	beq.n	800bde2 <__pow5mult+0x22>
 800bdd0:	4922      	ldr	r1, [pc, #136]	; (800be5c <__pow5mult+0x9c>)
 800bdd2:	3b01      	subs	r3, #1
 800bdd4:	009a      	lsls	r2, r3, #2
 800bdd6:	5852      	ldr	r2, [r2, r1]
 800bdd8:	2300      	movs	r3, #0
 800bdda:	0031      	movs	r1, r6
 800bddc:	f7ff fed3 	bl	800bb86 <__multadd>
 800bde0:	0006      	movs	r6, r0
 800bde2:	10a3      	asrs	r3, r4, #2
 800bde4:	9301      	str	r3, [sp, #4]
 800bde6:	d036      	beq.n	800be56 <__pow5mult+0x96>
 800bde8:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800bdea:	2c00      	cmp	r4, #0
 800bdec:	d107      	bne.n	800bdfe <__pow5mult+0x3e>
 800bdee:	2010      	movs	r0, #16
 800bdf0:	f7fc fe8c 	bl	8008b0c <malloc>
 800bdf4:	6268      	str	r0, [r5, #36]	; 0x24
 800bdf6:	6044      	str	r4, [r0, #4]
 800bdf8:	6084      	str	r4, [r0, #8]
 800bdfa:	6004      	str	r4, [r0, #0]
 800bdfc:	60c4      	str	r4, [r0, #12]
 800bdfe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800be00:	68bc      	ldr	r4, [r7, #8]
 800be02:	2c00      	cmp	r4, #0
 800be04:	d107      	bne.n	800be16 <__pow5mult+0x56>
 800be06:	4916      	ldr	r1, [pc, #88]	; (800be60 <__pow5mult+0xa0>)
 800be08:	0028      	movs	r0, r5
 800be0a:	f7ff ff41 	bl	800bc90 <__i2b>
 800be0e:	2300      	movs	r3, #0
 800be10:	0004      	movs	r4, r0
 800be12:	60b8      	str	r0, [r7, #8]
 800be14:	6003      	str	r3, [r0, #0]
 800be16:	2201      	movs	r2, #1
 800be18:	9b01      	ldr	r3, [sp, #4]
 800be1a:	4213      	tst	r3, r2
 800be1c:	d00a      	beq.n	800be34 <__pow5mult+0x74>
 800be1e:	0031      	movs	r1, r6
 800be20:	0022      	movs	r2, r4
 800be22:	0028      	movs	r0, r5
 800be24:	f7ff ff3d 	bl	800bca2 <__multiply>
 800be28:	0007      	movs	r7, r0
 800be2a:	0031      	movs	r1, r6
 800be2c:	0028      	movs	r0, r5
 800be2e:	f7ff fe91 	bl	800bb54 <_Bfree>
 800be32:	003e      	movs	r6, r7
 800be34:	9b01      	ldr	r3, [sp, #4]
 800be36:	105b      	asrs	r3, r3, #1
 800be38:	9301      	str	r3, [sp, #4]
 800be3a:	d00c      	beq.n	800be56 <__pow5mult+0x96>
 800be3c:	6820      	ldr	r0, [r4, #0]
 800be3e:	2800      	cmp	r0, #0
 800be40:	d107      	bne.n	800be52 <__pow5mult+0x92>
 800be42:	0022      	movs	r2, r4
 800be44:	0021      	movs	r1, r4
 800be46:	0028      	movs	r0, r5
 800be48:	f7ff ff2b 	bl	800bca2 <__multiply>
 800be4c:	2300      	movs	r3, #0
 800be4e:	6020      	str	r0, [r4, #0]
 800be50:	6003      	str	r3, [r0, #0]
 800be52:	0004      	movs	r4, r0
 800be54:	e7df      	b.n	800be16 <__pow5mult+0x56>
 800be56:	0030      	movs	r0, r6
 800be58:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800be5a:	46c0      	nop			; (mov r8, r8)
 800be5c:	0800ce80 	.word	0x0800ce80
 800be60:	00000271 	.word	0x00000271

0800be64 <__lshift>:
 800be64:	b5f0      	push	{r4, r5, r6, r7, lr}
 800be66:	000d      	movs	r5, r1
 800be68:	0017      	movs	r7, r2
 800be6a:	692b      	ldr	r3, [r5, #16]
 800be6c:	1154      	asrs	r4, r2, #5
 800be6e:	b085      	sub	sp, #20
 800be70:	18e3      	adds	r3, r4, r3
 800be72:	9302      	str	r3, [sp, #8]
 800be74:	3301      	adds	r3, #1
 800be76:	9301      	str	r3, [sp, #4]
 800be78:	6849      	ldr	r1, [r1, #4]
 800be7a:	68ab      	ldr	r3, [r5, #8]
 800be7c:	9003      	str	r0, [sp, #12]
 800be7e:	9a01      	ldr	r2, [sp, #4]
 800be80:	4293      	cmp	r3, r2
 800be82:	db34      	blt.n	800beee <__lshift+0x8a>
 800be84:	9803      	ldr	r0, [sp, #12]
 800be86:	f7ff fe2d 	bl	800bae4 <_Balloc>
 800be8a:	2300      	movs	r3, #0
 800be8c:	0002      	movs	r2, r0
 800be8e:	0006      	movs	r6, r0
 800be90:	0019      	movs	r1, r3
 800be92:	3214      	adds	r2, #20
 800be94:	42a3      	cmp	r3, r4
 800be96:	db2d      	blt.n	800bef4 <__lshift+0x90>
 800be98:	43e3      	mvns	r3, r4
 800be9a:	17db      	asrs	r3, r3, #31
 800be9c:	401c      	ands	r4, r3
 800be9e:	002b      	movs	r3, r5
 800bea0:	211f      	movs	r1, #31
 800bea2:	00a4      	lsls	r4, r4, #2
 800bea4:	1914      	adds	r4, r2, r4
 800bea6:	692a      	ldr	r2, [r5, #16]
 800bea8:	3314      	adds	r3, #20
 800beaa:	0092      	lsls	r2, r2, #2
 800beac:	189a      	adds	r2, r3, r2
 800beae:	400f      	ands	r7, r1
 800beb0:	d024      	beq.n	800befc <__lshift+0x98>
 800beb2:	3101      	adds	r1, #1
 800beb4:	1bc9      	subs	r1, r1, r7
 800beb6:	468c      	mov	ip, r1
 800beb8:	2100      	movs	r1, #0
 800beba:	6818      	ldr	r0, [r3, #0]
 800bebc:	40b8      	lsls	r0, r7
 800bebe:	4301      	orrs	r1, r0
 800bec0:	4660      	mov	r0, ip
 800bec2:	6021      	str	r1, [r4, #0]
 800bec4:	cb02      	ldmia	r3!, {r1}
 800bec6:	3404      	adds	r4, #4
 800bec8:	40c1      	lsrs	r1, r0
 800beca:	429a      	cmp	r2, r3
 800becc:	d8f5      	bhi.n	800beba <__lshift+0x56>
 800bece:	6021      	str	r1, [r4, #0]
 800bed0:	2900      	cmp	r1, #0
 800bed2:	d002      	beq.n	800beda <__lshift+0x76>
 800bed4:	9b02      	ldr	r3, [sp, #8]
 800bed6:	3302      	adds	r3, #2
 800bed8:	9301      	str	r3, [sp, #4]
 800beda:	9b01      	ldr	r3, [sp, #4]
 800bedc:	9803      	ldr	r0, [sp, #12]
 800bede:	3b01      	subs	r3, #1
 800bee0:	6133      	str	r3, [r6, #16]
 800bee2:	0029      	movs	r1, r5
 800bee4:	f7ff fe36 	bl	800bb54 <_Bfree>
 800bee8:	0030      	movs	r0, r6
 800beea:	b005      	add	sp, #20
 800beec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800beee:	3101      	adds	r1, #1
 800bef0:	005b      	lsls	r3, r3, #1
 800bef2:	e7c4      	b.n	800be7e <__lshift+0x1a>
 800bef4:	0098      	lsls	r0, r3, #2
 800bef6:	5011      	str	r1, [r2, r0]
 800bef8:	3301      	adds	r3, #1
 800befa:	e7cb      	b.n	800be94 <__lshift+0x30>
 800befc:	cb02      	ldmia	r3!, {r1}
 800befe:	c402      	stmia	r4!, {r1}
 800bf00:	429a      	cmp	r2, r3
 800bf02:	d8fb      	bhi.n	800befc <__lshift+0x98>
 800bf04:	e7e9      	b.n	800beda <__lshift+0x76>

0800bf06 <__mcmp>:
 800bf06:	690a      	ldr	r2, [r1, #16]
 800bf08:	6903      	ldr	r3, [r0, #16]
 800bf0a:	b530      	push	{r4, r5, lr}
 800bf0c:	1a9b      	subs	r3, r3, r2
 800bf0e:	d10e      	bne.n	800bf2e <__mcmp+0x28>
 800bf10:	0092      	lsls	r2, r2, #2
 800bf12:	3014      	adds	r0, #20
 800bf14:	3114      	adds	r1, #20
 800bf16:	1884      	adds	r4, r0, r2
 800bf18:	1889      	adds	r1, r1, r2
 800bf1a:	3c04      	subs	r4, #4
 800bf1c:	3904      	subs	r1, #4
 800bf1e:	6822      	ldr	r2, [r4, #0]
 800bf20:	680d      	ldr	r5, [r1, #0]
 800bf22:	42aa      	cmp	r2, r5
 800bf24:	d005      	beq.n	800bf32 <__mcmp+0x2c>
 800bf26:	42aa      	cmp	r2, r5
 800bf28:	4192      	sbcs	r2, r2
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	0018      	movs	r0, r3
 800bf30:	bd30      	pop	{r4, r5, pc}
 800bf32:	42a0      	cmp	r0, r4
 800bf34:	d3f1      	bcc.n	800bf1a <__mcmp+0x14>
 800bf36:	e7fa      	b.n	800bf2e <__mcmp+0x28>

0800bf38 <__mdiff>:
 800bf38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf3a:	000d      	movs	r5, r1
 800bf3c:	b085      	sub	sp, #20
 800bf3e:	0007      	movs	r7, r0
 800bf40:	0011      	movs	r1, r2
 800bf42:	0028      	movs	r0, r5
 800bf44:	0014      	movs	r4, r2
 800bf46:	f7ff ffde 	bl	800bf06 <__mcmp>
 800bf4a:	1e06      	subs	r6, r0, #0
 800bf4c:	d108      	bne.n	800bf60 <__mdiff+0x28>
 800bf4e:	0001      	movs	r1, r0
 800bf50:	0038      	movs	r0, r7
 800bf52:	f7ff fdc7 	bl	800bae4 <_Balloc>
 800bf56:	2301      	movs	r3, #1
 800bf58:	6146      	str	r6, [r0, #20]
 800bf5a:	6103      	str	r3, [r0, #16]
 800bf5c:	b005      	add	sp, #20
 800bf5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf60:	2301      	movs	r3, #1
 800bf62:	9301      	str	r3, [sp, #4]
 800bf64:	2800      	cmp	r0, #0
 800bf66:	db04      	blt.n	800bf72 <__mdiff+0x3a>
 800bf68:	0023      	movs	r3, r4
 800bf6a:	002c      	movs	r4, r5
 800bf6c:	001d      	movs	r5, r3
 800bf6e:	2300      	movs	r3, #0
 800bf70:	9301      	str	r3, [sp, #4]
 800bf72:	6861      	ldr	r1, [r4, #4]
 800bf74:	0038      	movs	r0, r7
 800bf76:	f7ff fdb5 	bl	800bae4 <_Balloc>
 800bf7a:	002f      	movs	r7, r5
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	9b01      	ldr	r3, [sp, #4]
 800bf80:	6926      	ldr	r6, [r4, #16]
 800bf82:	60c3      	str	r3, [r0, #12]
 800bf84:	3414      	adds	r4, #20
 800bf86:	00b3      	lsls	r3, r6, #2
 800bf88:	18e3      	adds	r3, r4, r3
 800bf8a:	9302      	str	r3, [sp, #8]
 800bf8c:	692b      	ldr	r3, [r5, #16]
 800bf8e:	3714      	adds	r7, #20
 800bf90:	009b      	lsls	r3, r3, #2
 800bf92:	18fb      	adds	r3, r7, r3
 800bf94:	9303      	str	r3, [sp, #12]
 800bf96:	0003      	movs	r3, r0
 800bf98:	4694      	mov	ip, r2
 800bf9a:	3314      	adds	r3, #20
 800bf9c:	cc20      	ldmia	r4!, {r5}
 800bf9e:	cf04      	ldmia	r7!, {r2}
 800bfa0:	9201      	str	r2, [sp, #4]
 800bfa2:	b2aa      	uxth	r2, r5
 800bfa4:	4494      	add	ip, r2
 800bfa6:	466a      	mov	r2, sp
 800bfa8:	4661      	mov	r1, ip
 800bfaa:	8892      	ldrh	r2, [r2, #4]
 800bfac:	0c2d      	lsrs	r5, r5, #16
 800bfae:	1a8a      	subs	r2, r1, r2
 800bfb0:	9901      	ldr	r1, [sp, #4]
 800bfb2:	0c09      	lsrs	r1, r1, #16
 800bfb4:	1a69      	subs	r1, r5, r1
 800bfb6:	1415      	asrs	r5, r2, #16
 800bfb8:	1949      	adds	r1, r1, r5
 800bfba:	140d      	asrs	r5, r1, #16
 800bfbc:	b292      	uxth	r2, r2
 800bfbe:	0409      	lsls	r1, r1, #16
 800bfc0:	430a      	orrs	r2, r1
 800bfc2:	601a      	str	r2, [r3, #0]
 800bfc4:	9a03      	ldr	r2, [sp, #12]
 800bfc6:	46ac      	mov	ip, r5
 800bfc8:	3304      	adds	r3, #4
 800bfca:	42ba      	cmp	r2, r7
 800bfcc:	d8e6      	bhi.n	800bf9c <__mdiff+0x64>
 800bfce:	9902      	ldr	r1, [sp, #8]
 800bfd0:	001a      	movs	r2, r3
 800bfd2:	428c      	cmp	r4, r1
 800bfd4:	d305      	bcc.n	800bfe2 <__mdiff+0xaa>
 800bfd6:	3a04      	subs	r2, #4
 800bfd8:	6813      	ldr	r3, [r2, #0]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d00e      	beq.n	800bffc <__mdiff+0xc4>
 800bfde:	6106      	str	r6, [r0, #16]
 800bfe0:	e7bc      	b.n	800bf5c <__mdiff+0x24>
 800bfe2:	cc04      	ldmia	r4!, {r2}
 800bfe4:	b291      	uxth	r1, r2
 800bfe6:	4461      	add	r1, ip
 800bfe8:	140d      	asrs	r5, r1, #16
 800bfea:	0c12      	lsrs	r2, r2, #16
 800bfec:	1952      	adds	r2, r2, r5
 800bfee:	1415      	asrs	r5, r2, #16
 800bff0:	b289      	uxth	r1, r1
 800bff2:	0412      	lsls	r2, r2, #16
 800bff4:	430a      	orrs	r2, r1
 800bff6:	46ac      	mov	ip, r5
 800bff8:	c304      	stmia	r3!, {r2}
 800bffa:	e7e8      	b.n	800bfce <__mdiff+0x96>
 800bffc:	3e01      	subs	r6, #1
 800bffe:	e7ea      	b.n	800bfd6 <__mdiff+0x9e>

0800c000 <__d2b>:
 800c000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c002:	001d      	movs	r5, r3
 800c004:	2101      	movs	r1, #1
 800c006:	9f08      	ldr	r7, [sp, #32]
 800c008:	0014      	movs	r4, r2
 800c00a:	f7ff fd6b 	bl	800bae4 <_Balloc>
 800c00e:	032b      	lsls	r3, r5, #12
 800c010:	006d      	lsls	r5, r5, #1
 800c012:	0006      	movs	r6, r0
 800c014:	0b1b      	lsrs	r3, r3, #12
 800c016:	0d6d      	lsrs	r5, r5, #21
 800c018:	d124      	bne.n	800c064 <__d2b+0x64>
 800c01a:	9301      	str	r3, [sp, #4]
 800c01c:	2c00      	cmp	r4, #0
 800c01e:	d027      	beq.n	800c070 <__d2b+0x70>
 800c020:	4668      	mov	r0, sp
 800c022:	9400      	str	r4, [sp, #0]
 800c024:	f7ff fe05 	bl	800bc32 <__lo0bits>
 800c028:	9c00      	ldr	r4, [sp, #0]
 800c02a:	2800      	cmp	r0, #0
 800c02c:	d01e      	beq.n	800c06c <__d2b+0x6c>
 800c02e:	9b01      	ldr	r3, [sp, #4]
 800c030:	2120      	movs	r1, #32
 800c032:	001a      	movs	r2, r3
 800c034:	1a09      	subs	r1, r1, r0
 800c036:	408a      	lsls	r2, r1
 800c038:	40c3      	lsrs	r3, r0
 800c03a:	4322      	orrs	r2, r4
 800c03c:	6172      	str	r2, [r6, #20]
 800c03e:	9301      	str	r3, [sp, #4]
 800c040:	9c01      	ldr	r4, [sp, #4]
 800c042:	61b4      	str	r4, [r6, #24]
 800c044:	1e63      	subs	r3, r4, #1
 800c046:	419c      	sbcs	r4, r3
 800c048:	3401      	adds	r4, #1
 800c04a:	6134      	str	r4, [r6, #16]
 800c04c:	2d00      	cmp	r5, #0
 800c04e:	d018      	beq.n	800c082 <__d2b+0x82>
 800c050:	4b12      	ldr	r3, [pc, #72]	; (800c09c <__d2b+0x9c>)
 800c052:	18ed      	adds	r5, r5, r3
 800c054:	2335      	movs	r3, #53	; 0x35
 800c056:	182d      	adds	r5, r5, r0
 800c058:	603d      	str	r5, [r7, #0]
 800c05a:	1a18      	subs	r0, r3, r0
 800c05c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c05e:	6018      	str	r0, [r3, #0]
 800c060:	0030      	movs	r0, r6
 800c062:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c064:	2280      	movs	r2, #128	; 0x80
 800c066:	0352      	lsls	r2, r2, #13
 800c068:	4313      	orrs	r3, r2
 800c06a:	e7d6      	b.n	800c01a <__d2b+0x1a>
 800c06c:	6174      	str	r4, [r6, #20]
 800c06e:	e7e7      	b.n	800c040 <__d2b+0x40>
 800c070:	a801      	add	r0, sp, #4
 800c072:	f7ff fdde 	bl	800bc32 <__lo0bits>
 800c076:	2401      	movs	r4, #1
 800c078:	9b01      	ldr	r3, [sp, #4]
 800c07a:	6134      	str	r4, [r6, #16]
 800c07c:	6173      	str	r3, [r6, #20]
 800c07e:	3020      	adds	r0, #32
 800c080:	e7e4      	b.n	800c04c <__d2b+0x4c>
 800c082:	4b07      	ldr	r3, [pc, #28]	; (800c0a0 <__d2b+0xa0>)
 800c084:	18c0      	adds	r0, r0, r3
 800c086:	4b07      	ldr	r3, [pc, #28]	; (800c0a4 <__d2b+0xa4>)
 800c088:	6038      	str	r0, [r7, #0]
 800c08a:	18e3      	adds	r3, r4, r3
 800c08c:	009b      	lsls	r3, r3, #2
 800c08e:	18f3      	adds	r3, r6, r3
 800c090:	6958      	ldr	r0, [r3, #20]
 800c092:	f7ff fdb4 	bl	800bbfe <__hi0bits>
 800c096:	0164      	lsls	r4, r4, #5
 800c098:	1a20      	subs	r0, r4, r0
 800c09a:	e7df      	b.n	800c05c <__d2b+0x5c>
 800c09c:	fffffbcd 	.word	0xfffffbcd
 800c0a0:	fffffbce 	.word	0xfffffbce
 800c0a4:	3fffffff 	.word	0x3fffffff

0800c0a8 <_read_r>:
 800c0a8:	b570      	push	{r4, r5, r6, lr}
 800c0aa:	0005      	movs	r5, r0
 800c0ac:	0008      	movs	r0, r1
 800c0ae:	0011      	movs	r1, r2
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	4c06      	ldr	r4, [pc, #24]	; (800c0cc <_read_r+0x24>)
 800c0b4:	6022      	str	r2, [r4, #0]
 800c0b6:	001a      	movs	r2, r3
 800c0b8:	f7f9 f896 	bl	80051e8 <_read>
 800c0bc:	1c43      	adds	r3, r0, #1
 800c0be:	d103      	bne.n	800c0c8 <_read_r+0x20>
 800c0c0:	6823      	ldr	r3, [r4, #0]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d000      	beq.n	800c0c8 <_read_r+0x20>
 800c0c6:	602b      	str	r3, [r5, #0]
 800c0c8:	bd70      	pop	{r4, r5, r6, pc}
 800c0ca:	46c0      	nop			; (mov r8, r8)
 800c0cc:	20000f80 	.word	0x20000f80

0800c0d0 <__sprint_r>:
 800c0d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0d2:	b085      	sub	sp, #20
 800c0d4:	9001      	str	r0, [sp, #4]
 800c0d6:	6890      	ldr	r0, [r2, #8]
 800c0d8:	000e      	movs	r6, r1
 800c0da:	0014      	movs	r4, r2
 800c0dc:	2800      	cmp	r0, #0
 800c0de:	d102      	bne.n	800c0e6 <__sprint_r+0x16>
 800c0e0:	6050      	str	r0, [r2, #4]
 800c0e2:	b005      	add	sp, #20
 800c0e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0e6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c0e8:	049b      	lsls	r3, r3, #18
 800c0ea:	d524      	bpl.n	800c136 <__sprint_r+0x66>
 800c0ec:	6815      	ldr	r5, [r2, #0]
 800c0ee:	68a0      	ldr	r0, [r4, #8]
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	d103      	bne.n	800c0fc <__sprint_r+0x2c>
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	60a3      	str	r3, [r4, #8]
 800c0f8:	6063      	str	r3, [r4, #4]
 800c0fa:	e7f2      	b.n	800c0e2 <__sprint_r+0x12>
 800c0fc:	2700      	movs	r7, #0
 800c0fe:	682b      	ldr	r3, [r5, #0]
 800c100:	9302      	str	r3, [sp, #8]
 800c102:	686b      	ldr	r3, [r5, #4]
 800c104:	9300      	str	r3, [sp, #0]
 800c106:	089b      	lsrs	r3, r3, #2
 800c108:	9303      	str	r3, [sp, #12]
 800c10a:	9b03      	ldr	r3, [sp, #12]
 800c10c:	42bb      	cmp	r3, r7
 800c10e:	dc07      	bgt.n	800c120 <__sprint_r+0x50>
 800c110:	2203      	movs	r2, #3
 800c112:	9b00      	ldr	r3, [sp, #0]
 800c114:	3508      	adds	r5, #8
 800c116:	4393      	bics	r3, r2
 800c118:	68a2      	ldr	r2, [r4, #8]
 800c11a:	1ad3      	subs	r3, r2, r3
 800c11c:	60a3      	str	r3, [r4, #8]
 800c11e:	e7e6      	b.n	800c0ee <__sprint_r+0x1e>
 800c120:	9902      	ldr	r1, [sp, #8]
 800c122:	00bb      	lsls	r3, r7, #2
 800c124:	58c9      	ldr	r1, [r1, r3]
 800c126:	0032      	movs	r2, r6
 800c128:	9801      	ldr	r0, [sp, #4]
 800c12a:	f000 f87e 	bl	800c22a <_fputwc_r>
 800c12e:	1c43      	adds	r3, r0, #1
 800c130:	d0e0      	beq.n	800c0f4 <__sprint_r+0x24>
 800c132:	3701      	adds	r7, #1
 800c134:	e7e9      	b.n	800c10a <__sprint_r+0x3a>
 800c136:	9801      	ldr	r0, [sp, #4]
 800c138:	f7fc faac 	bl	8008694 <__sfvwrite_r>
 800c13c:	e7da      	b.n	800c0f4 <__sprint_r+0x24>

0800c13e <__ascii_wctomb>:
 800c13e:	1e0b      	subs	r3, r1, #0
 800c140:	d004      	beq.n	800c14c <__ascii_wctomb+0xe>
 800c142:	2aff      	cmp	r2, #255	; 0xff
 800c144:	d904      	bls.n	800c150 <__ascii_wctomb+0x12>
 800c146:	238a      	movs	r3, #138	; 0x8a
 800c148:	6003      	str	r3, [r0, #0]
 800c14a:	3b8b      	subs	r3, #139	; 0x8b
 800c14c:	0018      	movs	r0, r3
 800c14e:	4770      	bx	lr
 800c150:	700a      	strb	r2, [r1, #0]
 800c152:	2301      	movs	r3, #1
 800c154:	e7fa      	b.n	800c14c <__ascii_wctomb+0xe>

0800c156 <_calloc_r>:
 800c156:	b510      	push	{r4, lr}
 800c158:	4351      	muls	r1, r2
 800c15a:	f7fc fceb 	bl	8008b34 <_malloc_r>
 800c15e:	1e04      	subs	r4, r0, #0
 800c160:	d01a      	beq.n	800c198 <_calloc_r+0x42>
 800c162:	0003      	movs	r3, r0
 800c164:	3b08      	subs	r3, #8
 800c166:	685a      	ldr	r2, [r3, #4]
 800c168:	2303      	movs	r3, #3
 800c16a:	439a      	bics	r2, r3
 800c16c:	3a04      	subs	r2, #4
 800c16e:	2a24      	cmp	r2, #36	; 0x24
 800c170:	d819      	bhi.n	800c1a6 <_calloc_r+0x50>
 800c172:	0003      	movs	r3, r0
 800c174:	2a13      	cmp	r2, #19
 800c176:	d90b      	bls.n	800c190 <_calloc_r+0x3a>
 800c178:	2100      	movs	r1, #0
 800c17a:	3308      	adds	r3, #8
 800c17c:	6001      	str	r1, [r0, #0]
 800c17e:	6041      	str	r1, [r0, #4]
 800c180:	2a1b      	cmp	r2, #27
 800c182:	d905      	bls.n	800c190 <_calloc_r+0x3a>
 800c184:	6081      	str	r1, [r0, #8]
 800c186:	60c1      	str	r1, [r0, #12]
 800c188:	2a24      	cmp	r2, #36	; 0x24
 800c18a:	d007      	beq.n	800c19c <_calloc_r+0x46>
 800c18c:	0003      	movs	r3, r0
 800c18e:	3310      	adds	r3, #16
 800c190:	2200      	movs	r2, #0
 800c192:	601a      	str	r2, [r3, #0]
 800c194:	605a      	str	r2, [r3, #4]
 800c196:	609a      	str	r2, [r3, #8]
 800c198:	0020      	movs	r0, r4
 800c19a:	bd10      	pop	{r4, pc}
 800c19c:	0003      	movs	r3, r0
 800c19e:	6101      	str	r1, [r0, #16]
 800c1a0:	3318      	adds	r3, #24
 800c1a2:	6141      	str	r1, [r0, #20]
 800c1a4:	e7f4      	b.n	800c190 <_calloc_r+0x3a>
 800c1a6:	2100      	movs	r1, #0
 800c1a8:	f7fc feee 	bl	8008f88 <memset>
 800c1ac:	e7f4      	b.n	800c198 <_calloc_r+0x42>

0800c1ae <__fputwc>:
 800c1ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1b0:	b085      	sub	sp, #20
 800c1b2:	9001      	str	r0, [sp, #4]
 800c1b4:	000e      	movs	r6, r1
 800c1b6:	0014      	movs	r4, r2
 800c1b8:	f7ff fc54 	bl	800ba64 <__locale_mb_cur_max>
 800c1bc:	2801      	cmp	r0, #1
 800c1be:	d11a      	bne.n	800c1f6 <__fputwc+0x48>
 800c1c0:	1e73      	subs	r3, r6, #1
 800c1c2:	2bfe      	cmp	r3, #254	; 0xfe
 800c1c4:	d817      	bhi.n	800c1f6 <__fputwc+0x48>
 800c1c6:	0005      	movs	r5, r0
 800c1c8:	ab02      	add	r3, sp, #8
 800c1ca:	711e      	strb	r6, [r3, #4]
 800c1cc:	2700      	movs	r7, #0
 800c1ce:	42af      	cmp	r7, r5
 800c1d0:	d020      	beq.n	800c214 <__fputwc+0x66>
 800c1d2:	ab03      	add	r3, sp, #12
 800c1d4:	5dd9      	ldrb	r1, [r3, r7]
 800c1d6:	68a3      	ldr	r3, [r4, #8]
 800c1d8:	3b01      	subs	r3, #1
 800c1da:	60a3      	str	r3, [r4, #8]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	da04      	bge.n	800c1ea <__fputwc+0x3c>
 800c1e0:	69a2      	ldr	r2, [r4, #24]
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	db19      	blt.n	800c21a <__fputwc+0x6c>
 800c1e6:	290a      	cmp	r1, #10
 800c1e8:	d017      	beq.n	800c21a <__fputwc+0x6c>
 800c1ea:	6823      	ldr	r3, [r4, #0]
 800c1ec:	1c5a      	adds	r2, r3, #1
 800c1ee:	6022      	str	r2, [r4, #0]
 800c1f0:	7019      	strb	r1, [r3, #0]
 800c1f2:	3701      	adds	r7, #1
 800c1f4:	e7eb      	b.n	800c1ce <__fputwc+0x20>
 800c1f6:	0023      	movs	r3, r4
 800c1f8:	0032      	movs	r2, r6
 800c1fa:	335c      	adds	r3, #92	; 0x5c
 800c1fc:	a903      	add	r1, sp, #12
 800c1fe:	9801      	ldr	r0, [sp, #4]
 800c200:	f000 f83c 	bl	800c27c <_wcrtomb_r>
 800c204:	0005      	movs	r5, r0
 800c206:	1c43      	adds	r3, r0, #1
 800c208:	d1e0      	bne.n	800c1cc <__fputwc+0x1e>
 800c20a:	2340      	movs	r3, #64	; 0x40
 800c20c:	0006      	movs	r6, r0
 800c20e:	89a2      	ldrh	r2, [r4, #12]
 800c210:	4313      	orrs	r3, r2
 800c212:	81a3      	strh	r3, [r4, #12]
 800c214:	0030      	movs	r0, r6
 800c216:	b005      	add	sp, #20
 800c218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c21a:	0022      	movs	r2, r4
 800c21c:	9801      	ldr	r0, [sp, #4]
 800c21e:	f7fe fbe5 	bl	800a9ec <__swbuf_r>
 800c222:	1c43      	adds	r3, r0, #1
 800c224:	d1e5      	bne.n	800c1f2 <__fputwc+0x44>
 800c226:	0006      	movs	r6, r0
 800c228:	e7f4      	b.n	800c214 <__fputwc+0x66>

0800c22a <_fputwc_r>:
 800c22a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800c22c:	b570      	push	{r4, r5, r6, lr}
 800c22e:	0005      	movs	r5, r0
 800c230:	000e      	movs	r6, r1
 800c232:	0014      	movs	r4, r2
 800c234:	07db      	lsls	r3, r3, #31
 800c236:	d405      	bmi.n	800c244 <_fputwc_r+0x1a>
 800c238:	8993      	ldrh	r3, [r2, #12]
 800c23a:	059b      	lsls	r3, r3, #22
 800c23c:	d402      	bmi.n	800c244 <_fputwc_r+0x1a>
 800c23e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800c240:	f7fc fbee 	bl	8008a20 <__retarget_lock_acquire_recursive>
 800c244:	230c      	movs	r3, #12
 800c246:	5ee2      	ldrsh	r2, [r4, r3]
 800c248:	2380      	movs	r3, #128	; 0x80
 800c24a:	019b      	lsls	r3, r3, #6
 800c24c:	421a      	tst	r2, r3
 800c24e:	d104      	bne.n	800c25a <_fputwc_r+0x30>
 800c250:	431a      	orrs	r2, r3
 800c252:	81a2      	strh	r2, [r4, #12]
 800c254:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c256:	4313      	orrs	r3, r2
 800c258:	6663      	str	r3, [r4, #100]	; 0x64
 800c25a:	0028      	movs	r0, r5
 800c25c:	0022      	movs	r2, r4
 800c25e:	0031      	movs	r1, r6
 800c260:	f7ff ffa5 	bl	800c1ae <__fputwc>
 800c264:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c266:	0005      	movs	r5, r0
 800c268:	07db      	lsls	r3, r3, #31
 800c26a:	d405      	bmi.n	800c278 <_fputwc_r+0x4e>
 800c26c:	89a3      	ldrh	r3, [r4, #12]
 800c26e:	059b      	lsls	r3, r3, #22
 800c270:	d402      	bmi.n	800c278 <_fputwc_r+0x4e>
 800c272:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c274:	f7fc fbd5 	bl	8008a22 <__retarget_lock_release_recursive>
 800c278:	0028      	movs	r0, r5
 800c27a:	bd70      	pop	{r4, r5, r6, pc}

0800c27c <_wcrtomb_r>:
 800c27c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c27e:	001d      	movs	r5, r3
 800c280:	4b0f      	ldr	r3, [pc, #60]	; (800c2c0 <_wcrtomb_r+0x44>)
 800c282:	0004      	movs	r4, r0
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	6a1b      	ldr	r3, [r3, #32]
 800c288:	2900      	cmp	r1, #0
 800c28a:	d111      	bne.n	800c2b0 <_wcrtomb_r+0x34>
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d100      	bne.n	800c292 <_wcrtomb_r+0x16>
 800c290:	4b0c      	ldr	r3, [pc, #48]	; (800c2c4 <_wcrtomb_r+0x48>)
 800c292:	33e0      	adds	r3, #224	; 0xe0
 800c294:	681e      	ldr	r6, [r3, #0]
 800c296:	2200      	movs	r2, #0
 800c298:	002b      	movs	r3, r5
 800c29a:	a901      	add	r1, sp, #4
 800c29c:	0020      	movs	r0, r4
 800c29e:	47b0      	blx	r6
 800c2a0:	1c43      	adds	r3, r0, #1
 800c2a2:	d103      	bne.n	800c2ac <_wcrtomb_r+0x30>
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	602b      	str	r3, [r5, #0]
 800c2a8:	338a      	adds	r3, #138	; 0x8a
 800c2aa:	6023      	str	r3, [r4, #0]
 800c2ac:	b004      	add	sp, #16
 800c2ae:	bd70      	pop	{r4, r5, r6, pc}
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d100      	bne.n	800c2b6 <_wcrtomb_r+0x3a>
 800c2b4:	4b03      	ldr	r3, [pc, #12]	; (800c2c4 <_wcrtomb_r+0x48>)
 800c2b6:	33e0      	adds	r3, #224	; 0xe0
 800c2b8:	681e      	ldr	r6, [r3, #0]
 800c2ba:	002b      	movs	r3, r5
 800c2bc:	e7ee      	b.n	800c29c <_wcrtomb_r+0x20>
 800c2be:	46c0      	nop			; (mov r8, r8)
 800c2c0:	200001d0 	.word	0x200001d0
 800c2c4:	200006d8 	.word	0x200006d8

0800c2c8 <__EH_FRAME_BEGIN__>:
 800c2c8:	00000000                                ....

0800c2cc <_init>:
 800c2cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2ce:	46c0      	nop			; (mov r8, r8)
 800c2d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2d2:	bc08      	pop	{r3}
 800c2d4:	469e      	mov	lr, r3
 800c2d6:	4770      	bx	lr

0800c2d8 <_fini>:
 800c2d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2da:	46c0      	nop			; (mov r8, r8)
 800c2dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2de:	bc08      	pop	{r3}
 800c2e0:	469e      	mov	lr, r3
 800c2e2:	4770      	bx	lr
 800c2e4:	0800361c 	.word	0x0800361c
 800c2e8:	080036e2 	.word	0x080036e2
 800c2ec:	080036e2 	.word	0x080036e2
 800c2f0:	080036e2 	.word	0x080036e2
 800c2f4:	080036e2 	.word	0x080036e2
 800c2f8:	080036e2 	.word	0x080036e2
 800c2fc:	080036e2 	.word	0x080036e2
 800c300:	080036e2 	.word	0x080036e2
 800c304:	080036e2 	.word	0x080036e2
 800c308:	080036e2 	.word	0x080036e2
 800c30c:	080036e2 	.word	0x080036e2
 800c310:	080036e2 	.word	0x080036e2
 800c314:	080036e2 	.word	0x080036e2
 800c318:	080036e2 	.word	0x080036e2
 800c31c:	080036e2 	.word	0x080036e2
 800c320:	0800359c 	.word	0x0800359c
 800c324:	080036e2 	.word	0x080036e2
 800c328:	080036e2 	.word	0x080036e2
 800c32c:	080035c0 	.word	0x080035c0
 800c330:	08003584 	.word	0x08003584
 800c334:	080036e2 	.word	0x080036e2
 800c338:	080036e2 	.word	0x080036e2
 800c33c:	080036e2 	.word	0x080036e2
 800c340:	080036e2 	.word	0x080036e2
 800c344:	080036e2 	.word	0x080036e2
 800c348:	080036e2 	.word	0x080036e2
 800c34c:	080036e2 	.word	0x080036e2
 800c350:	080036e2 	.word	0x080036e2
 800c354:	080036e2 	.word	0x080036e2
 800c358:	080036e2 	.word	0x080036e2
 800c35c:	080036e2 	.word	0x080036e2
 800c360:	080036e2 	.word	0x080036e2
 800c364:	080036e2 	.word	0x080036e2
 800c368:	080036e2 	.word	0x080036e2
 800c36c:	080036e2 	.word	0x080036e2
 800c370:	080036e2 	.word	0x080036e2
 800c374:	080036e2 	.word	0x080036e2
 800c378:	080036e2 	.word	0x080036e2
 800c37c:	080036e2 	.word	0x080036e2
 800c380:	080036e2 	.word	0x080036e2
 800c384:	080036e2 	.word	0x080036e2
 800c388:	080036e2 	.word	0x080036e2
 800c38c:	080036e2 	.word	0x080036e2
 800c390:	080036e2 	.word	0x080036e2
 800c394:	080036e2 	.word	0x080036e2
 800c398:	080036e2 	.word	0x080036e2
 800c39c:	080036e2 	.word	0x080036e2
 800c3a0:	080035a8 	.word	0x080035a8
 800c3a4:	080036e2 	.word	0x080036e2
 800c3a8:	080036e2 	.word	0x080036e2
 800c3ac:	080035b4 	.word	0x080035b4
 800c3b0:	08003590 	.word	0x08003590

0800c3b4 <_ZTVN4mbed8AnalogInE>:
	...
 800c3bc:	08003221 080033c1 08003225 0800323d     !2...3..%2..=2..

0800c3cc <_ZZN4mbed8CallbackIFvvEE8generateIPS1_EEvRKT_E3ops>:
 800c3cc:	08003255 0800325d 08003267 4f534143     U2..]2..g2..CASO
 800c3dc:	0d0a5320 00000000 4f534143 0d0a4120      S......CASO A..
 800c3ec:	00000000 6f727245 49202e72 6f72746e     ....Error. Intro
 800c3fc:	637a7564 6e752061 6c617620 7620726f     duzca un valor v
 800c40c:	64696c61 000d0a6f 4f545345 55532059     alido...ESTOY SU
 800c41c:	4e454942 45204f44 4553204c 0a4f5652     BIENDO EL SERVO.
 800c42c:	0000000d 4f545345 41422059 444e414a     ....ESTOY BAJAND
 800c43c:	4c45204f 52455320 0d0a4f56 00000000     O EL SERVO......
 800c44c:	706d6554 74617265 3a617275 20662520     Temperatura: %f 
 800c45c:	64617267 4320736f 69736c65 0d0a7375     grados Celsius..
 800c46c:	00000000 69736f50 6e6f6963 6c656420     ....Posicion del
 800c47c:	72657320 203a6f76 0a206625 0000000d      servo: %f .....
 800c48c:	75410d0a 3a726f74 6d615320 206c6575     ..Autor: Samuel 
 800c49c:	696d6f44 6575676e 6943207a 500d0a64     Dominguez Cid..P
 800c4ac:	74636172 20616369 43203a33 72746e6f     ractica 3: Contr
 800c4bc:	64206c6f 65732065 206f7672 206e6f63     ol de servo con 
 800c4cc:	65746f50 6f69636e 7274656d 2065206f     Potenciometro e 
 800c4dc:	65746e49 70757272 6e6f6963 0a2e7365     Interrupciones..
 800c4ec:	7265540d 61726563 72617020 203a6574     .Tercera parte: 
 800c4fc:	65636552 6f696370 6564206e 6d6f6320     Recepcion de com
 800c50c:	6f646e61 6f702073 75702072 6f747265     andos por puerto
 800c51c:	72655320 70206569 20617261 69746361      Serie para acti
 800c52c:	20726176 6c20616c 75746365 64206172     var la lectura d
 800c53c:	616c2065 6d657420 61726570 61727574     e la temperatura
 800c54c:	64206f20 616c2065 736f7020 6f696369      o de la posicio
 800c55c:	6564206e 72657320 6d2d6f76 726f746f     n de servo-motor
 800c56c:	0a0d0a2e 0000000d                       ........

0800c574 <_ZTVN4mbed6SerialE>:
	...
 800c57c:	08003aff 08003b11 080033f5 080039d5     .:...;...3...9..
 800c58c:	08003b25 08003b3d ffffff44 00000000     %;..=;..D.......
 800c59c:	08003421 08003a05 08004977 08004935     !4...:..wI..5I..
 800c5ac:	080049a9 08004931 080049b7 080049b3     .I..1I...I...I..
 800c5bc:	080049ad 080049b1 080049bb 08003ac9     .I...I...I...:..
 800c5cc:	08003ad3 08003add 08003ae7 08003af5     .:...:...:...:..
 800c5dc:	08003af9 08003afd 08003b45 08003b2d     .:...:..E;..-;..
 800c5ec:	08003b01 08003b15 ffffff40 00000000     .;...;..@.......
 800c5fc:	08003431 08003a15                       14...:..

0800c604 <_ZTVN4mbed10SerialBaseE>:
	...
 800c60c:	08003ba5 08003ba7 08003de1 08003e61     .;...;...=..a>..

0800c61c <_ZTVN4mbed6TickerE>:
	...
 800c624:	080033cd 08003901 08003e8b              .3...9...>..

0800c630 <_ZTVN4mbed10TimerEventE>:
	...
 800c640:	0800534b                                KS..

0800c644 <us_data>:
 800c644:	0800c64c 20000b28                       L...(.. 

0800c64c <us_interface>:
 800c64c:	08007ac9 08007add 08007b25 08007b39     .z...z..%{..9{..
 800c65c:	08007ae9 08007b05 080079d9              .z...{...y..

0800c668 <_ZTVN4mbed8FileBaseE>:
	...
 800c670:	080047b9 08004825                       .G..%H..

0800c678 <_ZTVN4mbed10FileHandleE>:
	...
 800c688:	0800534b 0800534b 0800534b 0800534b     KS..KS..KS..KS..
 800c698:	08004837 0800483b 08003fc5 08003fd3     7H..;H...?...?..
 800c6a8:	0800483f 08003ac9 08003ad3 08003add     ?H...:...:...:..
 800c6b8:	08003ae7 08003af5 08003af9 08003afd     .:...:...:...:..
 800c6c8:	0000002f                                /...

0800c6cc <_ZTVN4mbed8FileLikeE>:
	...
 800c6dc:	0800534b 0800534b 0800534b 0800534b     KS..KS..KS..KS..
 800c6ec:	08004837 0800483b 08003fc5 08003fd3     7H..;H...?...?..
 800c6fc:	0800483f 08003ac9 08003ad3 08003add     ?H...:...:...:..
 800c70c:	08003ae7 08003af5 08003af9 08003afd     .:...:...:...:..
 800c71c:	fffffffc 00000000 00000000 00000000     ................
 800c72c:	00002b77                                w+..

0800c730 <_ZTVN4mbed6StreamE>:
	...
 800c740:	08004977 08004935 080049a9 08004931     wI..5I...I..1I..
 800c750:	080049b7 080049b3 080049ad 080049b1     .I...I...I...I..
 800c760:	080049bb 08003ac9 08003ad3 08003add     .I...:...:...:..
 800c770:	08003ae7 08003af5 08003af9 08003afd     .:...:...:...:..
 800c780:	0800534b 0800534b 0800492d 0800492f     KS..KS..-I../I..
 800c790:	fffffffc 00000000 00000000 00000000     ................

0800c7a0 <_ZTV12DirectSerial>:
	...
 800c7a8:	08004c99 08005475 08004cbd 08004c9d     .L..uT...L...L..
 800c7b8:	08004c81 08004c91 08004837 08004c8d     .L...L..7H...L..
 800c7c8:	08003fc5 08003fd3 08004c87 08003ac9     .?...?...L...:..
 800c7d8:	08003ad3 08003add 08003ae7 08003af5     .:...:...:...:..
 800c7e8:	08004cd9 08003afd                       .L...:..

0800c7f0 <__stderr_name>:
 800c7f0:	6474732f 00727265                       /stderr.

0800c7f8 <__stdin_name>:
 800c7f8:	6474732f 00006e69                       /stdin..

0800c800 <__stdout_name>:
 800c800:	6474732f 0074756f                       /stdout.

0800c808 <PinMap_ADC>:
 800c808:	00000000 40012400 00000003 00000001     .....$.@........
 800c818:	40012400 00001003 00000004 40012400     .$.@.........$.@
 800c828:	00004003 00000005 40012400 00005003     .@.......$.@.P..
 800c838:	00000006 40012400 00006003 00000007     .....$.@.`......
 800c848:	40012400 00007003 00000010 40012400     .$.@.p.......$.@
 800c858:	00008003 00000011 40012400 00009003     .........$.@....
 800c868:	00000020 40012400 0000a003 00000021      ....$.@....!...
 800c878:	40012400 0000b003 00000022 40012400     .$.@...."....$.@
 800c888:	0000c003 00000023 40012400 0000d003     ....#....$.@....
 800c898:	00000024 40012400 0000e003 00000025     $....$.@....%...
 800c8a8:	40012400 0000f003 0000ffff ffffffff     .$.@............
 800c8b8:	00000000                                ....

0800c8bc <PinMap_ADC_Internal>:
 800c8bc:	000000f0 40012400 00010003 000000f1     .....$.@........
 800c8cc:	40012400 00011003 0000ffff ffffffff     .$.@............
 800c8dc:	00000000                                ....

0800c8e0 <PinMap_PWM>:
 800c8e0:	00000001 40014000 00021512 00000004     .....@.@........
 800c8f0:	40002000 00001412 00000006 40000400     . .@...........@
 800c900:	00001112 00000106 40014400 00001512     .........D.@....
 800c910:	00000007 40000400 00002112 00000107     .......@.!......
 800c920:	40002000 00001412 00000207 40014800     . .@.........H.@
 800c930:	00001512 00000010 40000400 00003112     ...........@.1..
 800c940:	00000011 40000400 00004112 00000111     .......@.A......
 800c950:	40002000 00001012 00000014 40000400     . .@...........@
 800c960:	00001112 00000015 40000400 00002112     ...........@.!..
 800c970:	00000016 40014400 00021212 00000017     .....D.@........
 800c980:	40014800 00021212 00000018 40014400     .H.@.........D.@
 800c990:	00001212 00000019 40014800 00001212     .........H.@....
 800c9a0:	0000001e 40014000 00001112 0000001f     .....@.@........
 800c9b0:	40014000 00021312 0000011f 40014000     .@.@.........@.@
 800c9c0:	00002112 00000026 40000400 00001012     .!..&......@....
 800c9d0:	00000027 40000400 00002012 00000028     '......@. ..(...
 800c9e0:	40000400 00003012 00000029 40000400     ...@.0..)......@
 800c9f0:	00004012 0000ffff ffffffff 00000000     .@..............

0800ca00 <PinMap_UART_RX>:
 800ca00:	00000001 40004c00 00000412 00000003     .....L.@........
 800ca10:	40004400 00000112 0000000a 40013800     .D.@.........8.@
 800ca20:	00000112 0000000f 40004400 00000112     .........D.@....
 800ca30:	00000017 40013800 00000012 0000001b     .....8.@........
 800ca40:	40004800 00000412 00000025 40004800     .H.@....%....H.@
 800ca50:	00000112 0000002b 40004800 00000112     ....+....H.@....
 800ca60:	0000012b 40004c00 00000012 0000ffff     +....L.@........
 800ca70:	ffffffff 00000000                       ........

0800ca78 <PinMap_UART_TX>:
 800ca78:	00000000 40004c00 00000412 00000002     .....L.@........
 800ca88:	40004400 00000112 00000009 40013800     .D.@.........8.@
 800ca98:	00000112 0000000e 40004400 00000112     .........D.@....
 800caa8:	00000016 40013800 00000012 0000001a     .....8.@........
 800cab8:	40004800 00000412 00000024 40004800     .H.@....$....H.@
 800cac8:	00000112 0000002a 40004800 00000112     ....*....H.@....
 800cad8:	0000012a 40004c00 00000012 0000ffff     *....L.@........
 800cae8:	ffffffff 00000000 53746553 6c437379     ........SetSysCl
 800caf8:	206b636f 6c696166 000a6465 080057e6     ock failed...W..
 800cb08:	080057e2 0800580c 08005812 08005818     .W...X...X...X..
 800cb18:	0800581e 08005824 0800582a 08005830     .X..$X..*X..0X..
 800cb28:	08005836 0800583c 08005842 08005848     6X..<X..BX..HX..
 800cb38:	0800584e 08005854 0800585a 08005860     NX..TX..ZX..`X..
 800cb48:	0800586a 6e6e6143 6920746f 6974696e     jX..Cannot initi
 800cb58:	7a696c61 44412065 00000043 05040302     alize ADC.......
 800cb68:	09080706 0d0c0b0a 10100f0e 04030201     ................
 800cb78:	08070605 0c0b0a09 100f0e0d              ............

0800cb84 <AHBPrescTable>:
	...
 800cb8c:	04030201 09080706                       ........

0800cb94 <APBPrescTable>:
 800cb94:	00000000 04030201                       ........

0800cb9c <pwm_apb_map_table>:
 800cb9c:	40000400 00000000 40002000 00000000     ...@..... .@....
 800cbac:	40012c00 00000000 40014000 00000000     .,.@.....@.@....
 800cbbc:	40014400 00000000 40014800 00000000     .D.@.....H.@....
 800cbcc:	00000000 00000001 08007014 08007030     .........p..0p..
 800cbdc:	08007048 08007060 08007090 08007078     Hp..`p...p..xp..
 800cbec:	6d6e6950 65207061 726f7272 7277203a     Pinmap error: wr
 800cbfc:	20676e6f 74726f70 6d756e20 2e726562     ong port number.
 800cc0c:	00000000                                ....

0800cc10 <ll_pin_defines>:
 800cc10:	00000001 00000002 00000004 00000008     ................
 800cc20:	00000010 00000020 00000040 00000080     .... ...@.......
 800cc30:	00000100 00000200 00000400 00000800     ................
 800cc40:	00001000 00002000 00004000 00008000     ..... ...@......
 800cc50:	6e6b6e55 206e776f 204d5750 74736e69     Unknown PWM inst
 800cc60:	65636e61 00000000 6e6e6143 6920746f     ance....Cannot i
 800cc70:	6974696e 7a696c61 57502065 00000a4d     nitialize PWM...
 800cc80:	6f727245 6e203a72 73207765 61697265     Error: new seria
 800cc90:	626f206c 7463656a 20736920 6e697375     l object is usin
 800cca0:	61732067 5520656d 20545241 53207361     g same UART as S
 800ccb0:	4f494454 00000000                       TDIO....

0800ccb8 <info.9237>:
 800ccb8:	000f4240 00000010                       @B......

0800ccc0 <__sf_fake_stderr>:
	...

0800cce0 <__sf_fake_stdin>:
	...

0800cd00 <__sf_fake_stdout>:
	...

0800cd20 <_global_impure_ptr>:
 800cd20:	200001d4 00464e49 00666e69 004e414e     ... INF.inf.NAN.
 800cd30:	006e616e 33323130 37363534 42413938     nan.0123456789AB
 800cd40:	46454443 32313000 36353433 61393837     CDEF.0123456789a
 800cd50:	65646362 00300066                       bcdef.0.

0800cd58 <blanks.7251>:
 800cd58:	20202020 20202020 20202020 20202020                     

0800cd68 <zeroes.7252>:
 800cd68:	30303030 30303030 30303030 30303030     0000000000000000
 800cd78:	69666e49 7974696e 4e614e00 50004300     Infinity.NaN.C.P
 800cd88:	5849534f 00002e00                       OSIX....

0800cd90 <__mprec_bigtens>:
 800cd90:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 800cda0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 800cdb0:	7f73bf3c 75154fdd                       <.s..O.u

0800cdb8 <__mprec_tens>:
 800cdb8:	00000000 3ff00000 00000000 40240000     .......?......$@
 800cdc8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 800cdd8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 800cde8:	00000000 412e8480 00000000 416312d0     .......A......cA
 800cdf8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 800ce08:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 800ce18:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 800ce28:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 800ce38:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 800ce48:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 800ce58:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 800ce68:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 800ce78:	79d99db4 44ea7843                       ...yCx.D

0800ce80 <p05.6073>:
 800ce80:	00000005 00000019 0000007d              ........}...

0800ce8c <_ctype_>:
 800ce8c:	20202000 20202020 28282020 20282828     .         ((((( 
 800ce9c:	20202020 20202020 20202020 20202020                     
 800ceac:	10108820 10101010 10101010 10101010      ...............
 800cebc:	04040410 04040404 10040404 10101010     ................
 800cecc:	41411010 41414141 01010101 01010101     ..AAAAAA........
 800cedc:	01010101 01010101 01010101 10101010     ................
 800ceec:	42421010 42424242 02020202 02020202     ..BBBBBB........
 800cefc:	02020202 02020202 02020202 10101010     ................
 800cf0c:	00000020 00000000 00000000 00000000      ...............
	...
 800cf90:	08000ca0 08000c70 08000c82 08000bc4     ....p...........
 800cfa0:	08000c82 08000c66 08000c82 08000bc4     ....f...........
 800cfb0:	08000c70 08000c70 08000c66 08000bc4     p...p...f.......
 800cfc0:	08000bcc 08000bcc 08000bcc 08000c88     ................
 800cfd0:	08000c70 08000c70 08000c44 08000d28     p...p...D...(...
 800cfe0:	08000c44 08000c66 08000c44 08000d28     D...f...D...(...
 800cff0:	08000c70 08000c70 08000c66 08000d28     p...p...f...(...
 800d000:	08000bcc 08000bcc 08000bcc 08000d32     ............2...
 800d010:	08001020 08000f70 08000f70 08000f6e      ...p...p...n...
 800d020:	08001012 08001012 08001008 08000f6e     ............n...
 800d030:	08001012 08001008 08001012 08000f6e     ............n...
 800d040:	08001018 08001018 08001018 080010a8     ................
 800d050:	08001df0 08001dd2 08001d8c 08001caa     ................
 800d060:	08001d8c 08001dc4 08001d8c 08001caa     ................
 800d070:	08001dd2 08001dd2 08001dc4 08001caa     ................
 800d080:	08001ca2 08001ca2 08001ca2 08002008     ............. ..
 800d090:	08002650 08002510 08002510 0800250c     P&...%...%...%..
 800d0a0:	08002628 08002628 0800261a 0800250c     (&..(&...&...%..
 800d0b0:	08002628 0800261a 08002628 0800250c     (&...&..(&...%..
 800d0c0:	08002630 08002630 08002630 08002834     0&..0&..0&..4(..
