;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 106
	DJN <-1, @-20
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	SUB @107, 100
	SPL 0, 10
	SPL 0, 10
	CMP @0, @2
	CMP @0, @2
	SUB @321, 153
	ADD 210, 60
	SUB @321, 153
	SUB @-184, <-663
	SUB @124, 106
	ADD 210, 60
	MOV -4, <-20
	SUB @-127, 100
	MOV -4, <-20
	DJN -1, @-20
	SUB 300, -90
	SUB 300, -90
	MOV -4, <-20
	ADD 76, 1
	MOV -1, <-20
	SUB @124, 106
	SUB 0, 10
	SUB @124, 106
	SUB #100, -40
	SUB @121, 103
	SUB 0, 10
	CMP #0, 0
	SUB #100, -40
	MOV -1, <-20
	SUB 0, 10
	JMP 30, 9
	SUB @0, @2
	SUB @0, @2
	SUB 300, -90
	JMP 30, 9
	MOV -4, <-20
	SUB #0, 0
	SUB #100, -40
	SPL 0, 90
	SPL 0, 90
	SPL 0, 10
	MOV -1, <-20
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	DJN <-1, @-20
	DJN -1, @-20
	SUB 0, 10
	SLT 0, 0
	SUB @121, 103
	SPL 0, 10
	SPL 0, 10
	SUB @121, 103
