
      Lattice Mapping Report File for Design Module 'MEMORIA_PROGRAMA00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     MemoriaPrograma_MemoriaPrograma.ngd -o
     MemoriaPrograma_MemoriaPrograma_map.ncd -pr
     MemoriaPrograma_MemoriaPrograma.prf -mp MemoriaPrograma_MemoriaPrograma.mrp
     -lpf C:/Users/morco/OneDrive/Desktop/Procesador/MP00/MemoriaPrograma/Memori
     aPrograma_MemoriaPrograma_synplify.lpf -lpf
     C:/Users/morco/OneDrive/Desktop/Procesador/MP00/MemoriaPrograma.lpf -c 0
     -gui -msgset C:/Users/morco/OneDrive/Desktop/Procesador/MP00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  06/22/23  19:43:48

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        52 out of  3432 (2%)
      SLICEs as Logic/ROM:     52 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         74 out of  6864 (1%)
      Number used as logic LUTs:         74
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 38 + 4(JTAG) out of 115 (37%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0

                                    Page 1




Design:  MEMORIA_PROGRAMA00                            Date:  06/22/23  19:43:48

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A_c[2]: 45 loads
     Net A_c[3]: 44 loads
     Net A_c[1]: 40 loads
     Net A_c[0]: 37 loads
     Net A_c[5]: 28 loads
     Net A_c[4]: 27 loads
     Net D_c[0]: 1 loads
     Net D_c[29]: 1 loads
     Net D_c[30]: 1 loads
     Net D_c[31]: 1 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| D[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[31]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[30]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[29]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[28]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[27]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[26]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[25]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[24]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[23]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  MEMORIA_PROGRAMA00                            Date:  06/22/23  19:43:48

IO (PIO) Attributes (cont)
--------------------------
| D[22]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[21]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[20]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[19]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[18]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[17]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[16]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[15]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[14]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[13]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[12]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[11]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[10]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[9]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[8]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[7]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[6]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[5]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[4]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



                                    Page 3




Design:  MEMORIA_PROGRAMA00                            Date:  06/22/23  19:43:48

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 59 MB
        











































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
