16:17:44 INFO  : Registering command handlers for SDK TCF services
16:17:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
16:17:48 INFO  : XSCT server has started successfully.
16:17:50 INFO  : Successfully done setting XSCT server connection channel  
16:17:50 INFO  : Successfully done setting SDK workspace  
16:17:50 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
13:50:35 INFO  : Registering command handlers for SDK TCF services
13:50:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
13:50:39 INFO  : XSCT server has started successfully.
13:50:39 INFO  : Successfully done setting XSCT server connection channel  
13:50:41 INFO  : Successfully done setting SDK workspace  
13:50:41 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
13:50:42 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
14:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:24 INFO  : 'fpga -state' command is executed.
14:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:26 INFO  : 'jtag frequency' command is executed.
14:24:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:24:26 INFO  : Context for 'APU' is selected.
14:24:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:26 INFO  : Context for 'APU' is selected.
14:24:26 INFO  : 'stop' command is executed.
14:24:27 INFO  : 'ps7_init' command is executed.
14:24:27 INFO  : 'ps7_post_config' command is executed.
14:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:27 INFO  : Memory regions updated for context APU
14:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:27 INFO  : 'con' command is executed.
14:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:24:27 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
14:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:42 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:06 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:46 INFO  : 'fpga -state' command is executed.
14:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:46 INFO  : 'jtag frequency' command is executed.
14:26:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:46 INFO  : Context for 'APU' is selected.
14:26:46 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:46 INFO  : Context for 'APU' is selected.
14:26:46 INFO  : 'stop' command is executed.
14:26:46 INFO  : 'ps7_init' command is executed.
14:26:46 INFO  : 'ps7_post_config' command is executed.
14:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:47 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:47 INFO  : 'con' command is executed.
14:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:26:47 INFO  : Disconnected from the channel tcfchan#1.
14:34:05 WARN  : channel "tcfchan#1" closed
14:34:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:06 INFO  : 'fpga -state' command is executed.
14:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:06 INFO  : 'jtag frequency' command is executed.
14:34:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:06 INFO  : Context for 'APU' is selected.
14:34:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:08 INFO  : Context for 'APU' is selected.
14:34:08 INFO  : 'stop' command is executed.
14:34:08 INFO  : 'ps7_init' command is executed.
14:34:08 INFO  : 'ps7_post_config' command is executed.
14:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:09 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:09 INFO  : Memory regions updated for context APU
14:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:09 INFO  : 'con' command is executed.
14:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:09 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
14:34:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:18 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:31 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:20 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:26 INFO  : 'fpga -state' command is executed.
14:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:26 INFO  : 'jtag frequency' command is executed.
14:35:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:26 INFO  : Context for 'APU' is selected.
14:35:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:35:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:26 INFO  : Context for 'APU' is selected.
14:35:26 INFO  : 'stop' command is executed.
14:35:26 INFO  : 'ps7_init' command is executed.
14:35:26 INFO  : 'ps7_post_config' command is executed.
14:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:27 INFO  : 'con' command is executed.
14:35:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:27 INFO  : Disconnected from the channel tcfchan#2.
14:35:34 WARN  : channel "tcfchan#2" closed
14:35:49 INFO  : Registering command handlers for SDK TCF services
14:35:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
14:35:52 INFO  : XSCT server has started successfully.
14:35:52 INFO  : Successfully done setting XSCT server connection channel  
14:35:52 INFO  : Successfully done setting SDK workspace  
14:35:52 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
14:35:52 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
14:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:21 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:53 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:37:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:51 INFO  : 'fpga -state' command is executed.
14:37:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:51 INFO  : 'jtag frequency' command is executed.
14:37:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:51 INFO  : Context for 'APU' is selected.
14:37:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:37:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:51 INFO  : Context for 'APU' is selected.
14:37:51 INFO  : 'stop' command is executed.
14:37:52 INFO  : 'ps7_init' command is executed.
14:37:52 INFO  : 'ps7_post_config' command is executed.
14:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:02 INFO  : Disconnected from the channel tcfchan#1.
14:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:08 INFO  : 'fpga -state' command is executed.
14:38:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:08 INFO  : 'jtag frequency' command is executed.
14:38:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:08 INFO  : Context for 'APU' is selected.
14:38:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:38:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:10 INFO  : Context for 'APU' is selected.
14:38:10 INFO  : 'stop' command is executed.
14:38:10 INFO  : 'ps7_init' command is executed.
14:38:10 INFO  : 'ps7_post_config' command is executed.
14:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:10 INFO  : 'con' command is executed.
14:38:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:10 INFO  : Disconnected from the channel tcfchan#2.
14:38:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:33 INFO  : 'fpga -state' command is executed.
14:38:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:33 INFO  : 'jtag frequency' command is executed.
14:38:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:33 INFO  : Context for 'APU' is selected.
14:38:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:38:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:35 INFO  : Context for 'APU' is selected.
14:38:35 INFO  : 'stop' command is executed.
14:38:35 INFO  : 'ps7_init' command is executed.
14:38:35 INFO  : 'ps7_post_config' command is executed.
14:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:35 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:35 INFO  : Memory regions updated for context APU
14:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:35 INFO  : 'con' command is executed.
14:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:35 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
14:39:18 INFO  : Disconnected from the channel tcfchan#3.
14:43:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:04 INFO  : 'fpga -state' command is executed.
14:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:04 INFO  : 'jtag frequency' command is executed.
14:43:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:04 INFO  : Context for 'APU' is selected.
14:43:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:43:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:04 INFO  : Context for 'APU' is selected.
14:43:04 INFO  : 'stop' command is executed.
14:43:04 INFO  : 'ps7_init' command is executed.
14:43:04 INFO  : 'ps7_post_config' command is executed.
14:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:05 INFO  : Memory regions updated for context APU
14:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:05 INFO  : 'con' command is executed.
14:43:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:05 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
14:43:14 INFO  : Disconnected from the channel tcfchan#4.
14:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:19 INFO  : 'fpga -state' command is executed.
14:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:19 INFO  : 'jtag frequency' command is executed.
14:47:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:19 INFO  : Context for 'APU' is selected.
14:47:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:47:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:21 INFO  : Context for 'APU' is selected.
14:47:21 INFO  : 'stop' command is executed.
14:47:21 INFO  : 'ps7_init' command is executed.
14:47:21 INFO  : 'ps7_post_config' command is executed.
14:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:22 INFO  : 'con' command is executed.
14:47:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:47:22 INFO  : Disconnected from the channel tcfchan#5.
14:49:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:47 INFO  : 'fpga -state' command is executed.
14:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:47 INFO  : 'jtag frequency' command is executed.
14:49:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:47 INFO  : Context for 'APU' is selected.
14:49:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:49:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:49 INFO  : Context for 'APU' is selected.
14:49:49 INFO  : 'stop' command is executed.
14:49:49 INFO  : 'ps7_init' command is executed.
14:49:49 INFO  : 'ps7_post_config' command is executed.
14:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:49 INFO  : 'con' command is executed.
14:49:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:49:49 INFO  : Disconnected from the channel tcfchan#6.
14:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:05 INFO  : 'fpga -state' command is executed.
14:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:05 INFO  : 'jtag frequency' command is executed.
14:50:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:05 INFO  : Context for 'APU' is selected.
14:50:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:06 INFO  : Context for 'APU' is selected.
14:50:06 INFO  : 'stop' command is executed.
14:50:07 INFO  : 'ps7_init' command is executed.
14:50:07 INFO  : 'ps7_post_config' command is executed.
14:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:07 INFO  : 'con' command is executed.
14:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:50:07 INFO  : Disconnected from the channel tcfchan#7.
15:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:22 INFO  : 'fpga -state' command is executed.
15:17:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:22 INFO  : 'jtag frequency' command is executed.
15:17:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:22 INFO  : Context for 'APU' is selected.
15:17:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:24 INFO  : Context for 'APU' is selected.
15:17:24 INFO  : 'stop' command is executed.
15:17:24 INFO  : 'ps7_init' command is executed.
15:17:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:24 ERROR : Context does not support memory read. Unsupported command
15:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
----------------End of Script----------------

15:17:24 INFO  : 'fpga -state' command is executed.
15:17:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:24 INFO  : 'jtag frequency' command is executed.
15:17:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:24 INFO  : Context for 'APU' is selected.
15:17:24 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:24 INFO  : Context for 'APU' is selected.
15:17:24 INFO  : 'stop' command is executed.
15:17:25 INFO  : 'ps7_init' command is executed.
15:17:25 INFO  : 'ps7_post_config' command is executed.
15:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:25 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:25 INFO  : Memory regions updated for context APU
15:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:25 INFO  : 'con' command is executed.
15:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:25 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
15:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:24 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
15:23:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:29 INFO  : 'fpga -state' command is executed.
15:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:30 INFO  : 'jtag frequency' command is executed.
15:23:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:30 INFO  : Context for 'APU' is selected.
15:23:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:30 INFO  : Context for 'APU' is selected.
15:23:30 INFO  : 'stop' command is executed.
15:23:30 INFO  : 'ps7_init' command is executed.
15:23:30 INFO  : 'ps7_post_config' command is executed.
15:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:30 INFO  : 'con' command is executed.
15:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:30 INFO  : Disconnected from the channel tcfchan#8.
15:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:45 INFO  : 'fpga -state' command is executed.
15:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:45 INFO  : 'jtag frequency' command is executed.
15:36:45 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:45 INFO  : Context for 'APU' is selected.
15:36:47 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:47 INFO  : Context for 'APU' is selected.
15:36:47 INFO  : 'stop' command is executed.
15:36:47 INFO  : 'ps7_init' command is executed.
15:36:47 INFO  : 'ps7_post_config' command is executed.
15:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:47 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:47 INFO  : 'con' command is executed.
15:36:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:47 INFO  : Disconnected from the channel tcfchan#9.
15:40:11 WARN  : channel "tcfchan#8" closed
15:40:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:40:13 INFO  : 'fpga -state' command is executed.
15:40:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:13 INFO  : 'jtag frequency' command is executed.
15:40:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:13 INFO  : Context for 'APU' is selected.
15:40:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:14 INFO  : Context for 'APU' is selected.
15:40:14 INFO  : 'stop' command is executed.
15:40:14 INFO  : 'ps7_init' command is executed.
15:40:14 INFO  : 'ps7_post_config' command is executed.
15:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:15 INFO  : Memory regions updated for context APU
15:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:15 INFO  : 'con' command is executed.
15:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:40:15 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
15:42:40 INFO  : Disconnected from the channel tcfchan#10.
15:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:41 INFO  : 'fpga -state' command is executed.
15:42:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:41 INFO  : 'jtag frequency' command is executed.
15:42:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:41 INFO  : Context for 'APU' is selected.
15:42:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:43 INFO  : Context for 'APU' is selected.
15:42:43 INFO  : 'stop' command is executed.
15:42:44 INFO  : 'ps7_init' command is executed.
15:42:44 INFO  : 'ps7_post_config' command is executed.
15:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:44 INFO  : Memory regions updated for context APU
15:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:44 INFO  : 'con' command is executed.
15:42:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:44 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
15:44:32 INFO  : Disconnected from the channel tcfchan#11.
15:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:33 INFO  : 'fpga -state' command is executed.
15:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:33 INFO  : 'jtag frequency' command is executed.
15:44:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:33 INFO  : Context for 'APU' is selected.
15:44:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:44:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:35 INFO  : Context for 'APU' is selected.
15:44:35 INFO  : 'stop' command is executed.
15:44:35 INFO  : 'ps7_init' command is executed.
15:44:35 INFO  : 'ps7_post_config' command is executed.
15:44:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:35 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:35 INFO  : Memory regions updated for context APU
15:44:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:35 INFO  : 'con' command is executed.
15:44:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:35 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
15:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:19 INFO  : 'fpga -state' command is executed.
15:49:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:19 INFO  : 'jtag frequency' command is executed.
15:49:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:49:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:19 INFO  : Context for 'APU' is selected.
15:49:19 INFO  : 'stop' command is executed.
15:49:19 INFO  : 'ps7_init' command is executed.
15:49:19 INFO  : 'ps7_post_config' command is executed.
15:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:20 INFO  : 'con' command is executed.
15:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:20 INFO  : Disconnected from the channel tcfchan#12.
15:50:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:02 INFO  : 'fpga -state' command is executed.
15:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:03 INFO  : 'jtag frequency' command is executed.
15:50:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:03 INFO  : Context for 'APU' is selected.
15:50:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:50:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:04 INFO  : Context for 'APU' is selected.
15:50:04 INFO  : 'stop' command is executed.
15:50:05 INFO  : 'ps7_init' command is executed.
15:50:05 INFO  : 'ps7_post_config' command is executed.
15:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:05 INFO  : 'con' command is executed.
15:50:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:05 INFO  : Disconnected from the channel tcfchan#13.
15:56:12 WARN  : channel "tcfchan#12" closed
15:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:13 INFO  : 'fpga -state' command is executed.
15:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:13 INFO  : 'jtag frequency' command is executed.
15:56:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:13 INFO  : Context for 'APU' is selected.
15:56:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:56:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:15 INFO  : Context for 'APU' is selected.
15:56:15 INFO  : 'stop' command is executed.
15:56:15 INFO  : 'ps7_init' command is executed.
15:56:15 INFO  : 'ps7_post_config' command is executed.
15:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:15 INFO  : Memory regions updated for context APU
15:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:16 INFO  : 'con' command is executed.
15:56:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:16 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
15:57:04 INFO  : Disconnected from the channel tcfchan#14.
15:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:05 INFO  : 'fpga -state' command is executed.
15:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:05 INFO  : 'jtag frequency' command is executed.
15:57:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:05 INFO  : Context for 'APU' is selected.
15:57:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:57:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:07 INFO  : Context for 'APU' is selected.
15:57:07 INFO  : 'stop' command is executed.
15:57:07 INFO  : 'ps7_init' command is executed.
15:57:07 INFO  : 'ps7_post_config' command is executed.
15:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:08 INFO  : Memory regions updated for context APU
15:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:08 INFO  : 'con' command is executed.
15:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:08 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
15:57:57 INFO  : Disconnected from the channel tcfchan#15.
15:57:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:58 INFO  : 'fpga -state' command is executed.
15:58:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:00 INFO  : 'jtag frequency' command is executed.
15:58:00 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:00 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:02 INFO  : Context for 'APU' is selected.
15:58:02 INFO  : 'stop' command is executed.
15:58:02 INFO  : 'ps7_init' command is executed.
15:58:02 INFO  : 'ps7_post_config' command is executed.
15:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:03 INFO  : Memory regions updated for context APU
15:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:03 INFO  : 'con' command is executed.
15:58:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:03 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
15:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:43 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
15:59:12 INFO  : Disconnected from the channel tcfchan#16.
15:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:13 INFO  : 'fpga -state' command is executed.
15:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:13 INFO  : 'jtag frequency' command is executed.
15:59:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:13 INFO  : Context for 'APU' is selected.
15:59:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:59:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:14 INFO  : Context for 'APU' is selected.
15:59:14 INFO  : 'stop' command is executed.
15:59:15 INFO  : 'ps7_init' command is executed.
15:59:15 INFO  : 'ps7_post_config' command is executed.
15:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:15 INFO  : Memory regions updated for context APU
15:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:15 INFO  : 'con' command is executed.
15:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:15 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
16:10:03 INFO  : Disconnected from the channel tcfchan#17.
16:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:10:04 INFO  : 'fpga -state' command is executed.
16:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:04 INFO  : 'jtag frequency' command is executed.
16:10:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:04 INFO  : Context for 'APU' is selected.
16:10:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
16:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:06 INFO  : Context for 'APU' is selected.
16:10:06 INFO  : 'stop' command is executed.
16:10:06 INFO  : 'ps7_init' command is executed.
16:10:06 INFO  : 'ps7_post_config' command is executed.
16:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:07 INFO  : Memory regions updated for context APU
16:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:07 INFO  : 'con' command is executed.
16:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:10:07 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
16:11:16 INFO  : Disconnected from the channel tcfchan#18.
16:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:19 INFO  : 'fpga -state' command is executed.
16:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:19 INFO  : 'jtag frequency' command is executed.
16:11:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:19 INFO  : Context for 'APU' is selected.
16:11:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
16:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:21 INFO  : Context for 'APU' is selected.
16:11:21 INFO  : 'stop' command is executed.
16:11:21 INFO  : 'ps7_init' command is executed.
16:11:21 INFO  : 'ps7_post_config' command is executed.
16:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

16:11:21 INFO  : Memory regions updated for context APU
16:11:21 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
16:11:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:11:37 INFO  : 'fpga -state' command is executed.
16:11:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:11:37 INFO  : 'jtag frequency' command is executed.
16:11:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:11:37 INFO  : Context for 'APU' is selected.
16:11:37 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
16:11:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:37 INFO  : Context for 'APU' is selected.
16:11:37 INFO  : 'stop' command is executed.
16:11:37 INFO  : 'ps7_init' command is executed.
16:11:37 INFO  : 'ps7_post_config' command is executed.
16:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:11:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:38 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:38 INFO  : 'con' command is executed.
16:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:11:38 INFO  : Disconnected from the channel tcfchan#19.
16:26:49 WARN  : channel "tcfchan#19" closed
14:08:34 INFO  : Registering command handlers for SDK TCF services
14:08:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
14:08:38 INFO  : XSCT server has started successfully.
14:08:40 INFO  : Successfully done setting XSCT server connection channel  
14:08:40 INFO  : Successfully done setting SDK workspace  
14:08:40 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
14:08:40 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
14:15:14 INFO  : Registering command handlers for SDK TCF services
14:15:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
14:15:16 INFO  : XSCT server has started successfully.
14:15:17 INFO  : Successfully done setting XSCT server connection channel  
14:15:17 INFO  : Successfully done setting SDK workspace  
14:15:17 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
14:15:17 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
14:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:54 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:22:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:32 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:41 INFO  : 'fpga -state' command is executed.
14:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:41 INFO  : 'jtag frequency' command is executed.
14:22:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:41 INFO  : Context for 'APU' is selected.
14:22:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:22:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:42 INFO  : Context for 'APU' is selected.
14:22:42 INFO  : 'stop' command is executed.
14:22:42 INFO  : 'ps7_init' command is executed.
14:22:42 INFO  : 'ps7_post_config' command is executed.
14:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:42 INFO  : 'con' command is executed.
14:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:22:42 INFO  : Disconnected from the channel tcfchan#1.
14:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:32:29 INFO  : 'fpga -state' command is executed.
14:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:32:29 INFO  : 'jtag frequency' command is executed.
14:32:29 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:29 INFO  : Context for 'APU' is selected.
14:32:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:31 INFO  : Context for 'APU' is selected.
14:32:31 INFO  : 'stop' command is executed.
14:32:32 INFO  : 'ps7_init' command is executed.
14:32:32 INFO  : 'ps7_post_config' command is executed.
14:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:32 INFO  : 'con' command is executed.
14:32:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:32:32 INFO  : Disconnected from the channel tcfchan#2.
14:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:32 INFO  : 'fpga -state' command is executed.
14:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:33 INFO  : 'jtag frequency' command is executed.
14:34:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:33 INFO  : Context for 'APU' is selected.
14:34:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:34 INFO  : Context for 'APU' is selected.
14:34:34 INFO  : 'stop' command is executed.
14:34:34 INFO  : 'ps7_init' command is executed.
14:34:34 INFO  : 'ps7_post_config' command is executed.
14:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:35 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:35 INFO  : 'con' command is executed.
14:34:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:35 INFO  : Disconnected from the channel tcfchan#3.
14:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:59 INFO  : 'fpga -state' command is executed.
14:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:00 INFO  : 'jtag frequency' command is executed.
14:35:00 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:00 INFO  : Context for 'APU' is selected.
14:35:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:35:01 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:01 INFO  : Context for 'APU' is selected.
14:35:01 INFO  : 'stop' command is executed.
14:35:02 INFO  : 'ps7_init' command is executed.
14:35:02 INFO  : 'ps7_post_config' command is executed.
14:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:02 INFO  : 'con' command is executed.
14:35:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:02 INFO  : Disconnected from the channel tcfchan#4.
14:35:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:52 INFO  : 'fpga -state' command is executed.
14:35:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:52 INFO  : 'jtag frequency' command is executed.
14:35:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:52 INFO  : Context for 'APU' is selected.
14:35:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:35:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:54 INFO  : Context for 'APU' is selected.
14:35:54 INFO  : 'stop' command is executed.
14:35:54 INFO  : 'ps7_init' command is executed.
14:35:54 INFO  : 'ps7_post_config' command is executed.
14:35:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:55 INFO  : Memory regions updated for context APU
14:35:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:55 INFO  : 'con' command is executed.
14:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:55 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_interrupt.elf_on_local.tcl'
14:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:59 INFO  : 'fpga -state' command is executed.
14:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:59 INFO  : 'jtag frequency' command is executed.
14:35:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:59 INFO  : Context for 'APU' is selected.
14:35:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:35:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:59 INFO  : Context for 'APU' is selected.
14:35:59 INFO  : 'stop' command is executed.
14:35:59 INFO  : 'ps7_init' command is executed.
14:35:59 INFO  : 'ps7_post_config' command is executed.
14:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:00 INFO  : 'con' command is executed.
14:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:00 INFO  : Disconnected from the channel tcfchan#5.
14:36:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:21 INFO  : 'fpga -state' command is executed.
14:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:21 INFO  : 'jtag frequency' command is executed.
14:36:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:21 INFO  : Context for 'APU' is selected.
14:36:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:36:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:23 INFO  : Context for 'APU' is selected.
14:36:23 INFO  : 'stop' command is executed.
14:36:23 INFO  : 'ps7_init' command is executed.
14:36:23 INFO  : 'ps7_post_config' command is executed.
14:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:24 INFO  : 'con' command is executed.
14:36:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:24 INFO  : Disconnected from the channel tcfchan#6.
14:36:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:52 INFO  : 'fpga -state' command is executed.
14:36:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:52 INFO  : 'jtag frequency' command is executed.
14:36:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:52 INFO  : Context for 'APU' is selected.
14:36:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:54 INFO  : Context for 'APU' is selected.
14:36:54 INFO  : 'stop' command is executed.
14:36:54 INFO  : 'ps7_init' command is executed.
14:36:54 INFO  : 'ps7_post_config' command is executed.
14:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:55 INFO  : 'con' command is executed.
14:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:55 INFO  : Disconnected from the channel tcfchan#7.
14:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:40 INFO  : 'fpga -state' command is executed.
14:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:41 INFO  : 'jtag frequency' command is executed.
14:37:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:41 INFO  : Context for 'APU' is selected.
14:37:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:37:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:42 INFO  : Context for 'APU' is selected.
14:37:42 INFO  : 'stop' command is executed.
14:37:42 INFO  : 'ps7_init' command is executed.
14:37:42 INFO  : 'ps7_post_config' command is executed.
14:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:43 INFO  : 'con' command is executed.
14:37:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:43 INFO  : Disconnected from the channel tcfchan#8.
14:39:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:01 INFO  : 'fpga -state' command is executed.
14:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:06 INFO  : 'jtag frequency' command is executed.
14:39:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:06 INFO  : Context for 'APU' is selected.
14:39:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:39:07 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:07 INFO  : Context for 'APU' is selected.
14:39:07 INFO  : 'stop' command is executed.
14:39:08 INFO  : 'ps7_init' command is executed.
14:39:08 INFO  : 'ps7_post_config' command is executed.
14:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:08 INFO  : 'con' command is executed.
14:39:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:08 INFO  : Disconnected from the channel tcfchan#9.
14:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:30 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:36 INFO  : 'fpga -state' command is executed.
14:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:36 INFO  : 'jtag frequency' command is executed.
14:39:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:36 INFO  : Context for 'APU' is selected.
14:39:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:36 INFO  : Context for 'APU' is selected.
14:39:36 INFO  : 'stop' command is executed.
14:39:37 INFO  : 'ps7_init' command is executed.
14:39:37 INFO  : 'ps7_post_config' command is executed.
14:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:37 INFO  : 'con' command is executed.
14:39:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:37 INFO  : Disconnected from the channel tcfchan#10.
14:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:03 INFO  : 'fpga -state' command is executed.
14:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:03 INFO  : 'jtag frequency' command is executed.
14:41:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:03 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:05 INFO  : Context for 'APU' is selected.
14:41:05 INFO  : 'stop' command is executed.
14:41:05 INFO  : 'ps7_init' command is executed.
14:41:05 INFO  : 'ps7_post_config' command is executed.
14:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:05 INFO  : 'con' command is executed.
14:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:41:05 INFO  : Disconnected from the channel tcfchan#11.
14:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:41:31 INFO  : 'fpga -state' command is executed.
14:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:31 INFO  : 'jtag frequency' command is executed.
14:41:31 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:31 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : 'stop' command is executed.
14:41:33 INFO  : 'ps7_init' command is executed.
14:41:33 INFO  : 'ps7_post_config' command is executed.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:34 INFO  : 'con' command is executed.
14:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:41:34 INFO  : Disconnected from the channel tcfchan#12.
14:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:03 INFO  : 'fpga -state' command is executed.
14:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:03 INFO  : 'jtag frequency' command is executed.
14:43:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:03 INFO  : Context for 'APU' is selected.
14:43:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:05 INFO  : Context for 'APU' is selected.
14:43:05 INFO  : 'stop' command is executed.
14:43:05 INFO  : 'ps7_init' command is executed.
14:43:05 INFO  : 'ps7_post_config' command is executed.
14:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:06 INFO  : 'con' command is executed.
14:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:06 INFO  : Disconnected from the channel tcfchan#13.
14:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:37 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:43:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:53 INFO  : 'fpga -state' command is executed.
14:43:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:53 INFO  : 'jtag frequency' command is executed.
14:43:53 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:53 INFO  : Context for 'APU' is selected.
14:43:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:53 INFO  : Context for 'APU' is selected.
14:43:53 INFO  : 'stop' command is executed.
14:43:53 INFO  : 'ps7_init' command is executed.
14:43:53 INFO  : 'ps7_post_config' command is executed.
14:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:54 INFO  : 'con' command is executed.
14:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:54 INFO  : Disconnected from the channel tcfchan#14.
14:44:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:32 INFO  : 'fpga -state' command is executed.
14:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:32 INFO  : 'jtag frequency' command is executed.
14:44:32 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:32 INFO  : Context for 'APU' is selected.
14:44:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:44:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:34 INFO  : Context for 'APU' is selected.
14:44:34 INFO  : 'stop' command is executed.
14:44:34 INFO  : 'ps7_init' command is executed.
14:44:34 INFO  : 'ps7_post_config' command is executed.
14:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:34 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:34 INFO  : 'con' command is executed.
14:44:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:44:34 INFO  : Disconnected from the channel tcfchan#15.
14:46:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:46:06 INFO  : 'fpga -state' command is executed.
14:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:46:06 INFO  : 'jtag frequency' command is executed.
14:46:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:06 INFO  : Context for 'APU' is selected.
14:46:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:08 INFO  : Context for 'APU' is selected.
14:46:08 INFO  : 'stop' command is executed.
14:46:08 INFO  : 'ps7_init' command is executed.
14:46:08 INFO  : 'ps7_post_config' command is executed.
14:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:08 INFO  : 'con' command is executed.
14:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:46:08 INFO  : Disconnected from the channel tcfchan#16.
14:48:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:48:02 INFO  : 'fpga -state' command is executed.
14:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:48:02 INFO  : 'jtag frequency' command is executed.
14:48:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:02 INFO  : Context for 'APU' is selected.
14:48:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:04 INFO  : Context for 'APU' is selected.
14:48:04 INFO  : 'stop' command is executed.
14:48:04 INFO  : 'ps7_init' command is executed.
14:48:04 INFO  : 'ps7_post_config' command is executed.
14:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:04 INFO  : 'con' command is executed.
14:48:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:48:04 INFO  : Disconnected from the channel tcfchan#17.
14:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:09 INFO  : 'fpga -state' command is executed.
14:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:09 INFO  : 'jtag frequency' command is executed.
14:49:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:09 INFO  : Context for 'APU' is selected.
14:49:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:10 INFO  : Context for 'APU' is selected.
14:49:10 INFO  : 'stop' command is executed.
14:49:11 INFO  : 'ps7_init' command is executed.
14:49:11 INFO  : 'ps7_post_config' command is executed.
14:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:11 INFO  : 'con' command is executed.
14:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:49:11 INFO  : Disconnected from the channel tcfchan#18.
14:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:49:54 INFO  : 'fpga -state' command is executed.
14:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:49:54 INFO  : 'jtag frequency' command is executed.
14:49:54 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:49:54 INFO  : Context for 'APU' is selected.
14:49:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:49:55 INFO  : Context for 'APU' is selected.
14:49:56 INFO  : 'stop' command is executed.
14:49:56 INFO  : 'ps7_init' command is executed.
14:49:56 INFO  : 'ps7_post_config' command is executed.
14:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:56 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:49:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:49:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:49:56 INFO  : 'con' command is executed.
14:49:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:49:56 INFO  : Disconnected from the channel tcfchan#19.
14:51:03 WARN  : channel "tcfchan#5" closed
14:51:15 INFO  : Registering command handlers for SDK TCF services
14:51:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
14:51:18 INFO  : XSCT server has started successfully.
14:51:18 INFO  : Successfully done setting XSCT server connection channel  
14:51:18 INFO  : Successfully done setting SDK workspace  
14:51:18 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
14:51:18 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
14:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:33 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:51:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:51:49 INFO  : 'fpga -state' command is executed.
14:51:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:51:49 INFO  : 'jtag frequency' command is executed.
14:51:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:49 INFO  : Context for 'APU' is selected.
14:51:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:51:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:49 INFO  : Context for 'APU' is selected.
14:51:49 INFO  : 'stop' command is executed.
14:51:50 INFO  : 'ps7_init' command is executed.
14:51:50 INFO  : 'ps7_post_config' command is executed.
14:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:50 INFO  : 'con' command is executed.
14:51:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:51:50 INFO  : Disconnected from the channel tcfchan#1.
14:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:33 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:06 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:53:14 INFO  : 'fpga -state' command is executed.
14:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:53:14 INFO  : 'jtag frequency' command is executed.
14:53:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:14 INFO  : Context for 'APU' is selected.
14:53:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:53:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:14 INFO  : Context for 'APU' is selected.
14:53:14 INFO  : 'stop' command is executed.
14:53:15 INFO  : 'ps7_init' command is executed.
14:53:15 INFO  : 'ps7_post_config' command is executed.
14:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:15 INFO  : 'con' command is executed.
14:53:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:15 INFO  : Disconnected from the channel tcfchan#2.
14:54:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:57 INFO  : 'fpga -state' command is executed.
14:54:58 INFO  : Memory regions updated for context APU
14:55:01 ERROR : Failed to start performance analysis programatically. It can be started manually from Performance Session Manager view.
14:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:57 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
14:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:07 INFO  : 'fpga -state' command is executed.
14:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:08 INFO  : 'jtag frequency' command is executed.
14:57:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:08 INFO  : Context for 'APU' is selected.
14:57:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
14:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:08 INFO  : Context for 'APU' is selected.
14:57:08 INFO  : 'stop' command is executed.
14:57:08 INFO  : 'ps7_init' command is executed.
14:57:08 INFO  : 'ps7_post_config' command is executed.
14:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:08 INFO  : 'con' command is executed.
14:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:08 INFO  : Disconnected from the channel tcfchan#3.
15:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:00:27 INFO  : 'fpga -state' command is executed.
15:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:27 INFO  : 'jtag frequency' command is executed.
15:00:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:27 INFO  : Context for 'APU' is selected.
15:00:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:29 INFO  : Context for 'APU' is selected.
15:00:29 INFO  : 'stop' command is executed.
15:00:29 INFO  : 'ps7_init' command is executed.
15:00:29 INFO  : 'ps7_post_config' command is executed.
15:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:29 INFO  : 'con' command is executed.
15:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:00:29 INFO  : Disconnected from the channel tcfchan#4.
15:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:00:48 INFO  : 'fpga -state' command is executed.
15:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:48 INFO  : 'jtag frequency' command is executed.
15:00:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:48 INFO  : Context for 'APU' is selected.
15:00:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:50 INFO  : Context for 'APU' is selected.
15:00:50 INFO  : 'stop' command is executed.
15:00:50 INFO  : 'ps7_init' command is executed.
15:00:50 INFO  : 'ps7_post_config' command is executed.
15:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:50 INFO  : 'con' command is executed.
15:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:00:50 INFO  : Disconnected from the channel tcfchan#5.
15:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:29 INFO  : 'fpga -state' command is executed.
15:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:30 INFO  : 'jtag frequency' command is executed.
15:01:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:30 INFO  : Context for 'APU' is selected.
15:01:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
15:01:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:31 INFO  : Context for 'APU' is selected.
15:01:31 INFO  : 'stop' command is executed.
15:01:32 INFO  : 'ps7_init' command is executed.
15:01:32 INFO  : 'ps7_post_config' command is executed.
15:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:32 INFO  : 'con' command is executed.
15:01:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:32 INFO  : Disconnected from the channel tcfchan#6.
15:03:00 INFO  : Registering command handlers for SDK TCF services
15:03:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
15:03:02 INFO  : XSCT server has started successfully.
15:03:03 INFO  : Successfully done setting XSCT server connection channel  
15:03:03 INFO  : Successfully done setting SDK workspace  
15:03:03 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
15:03:03 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
15:03:43 INFO  : Registering command handlers for SDK TCF services
15:03:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
15:03:47 INFO  : XSCT server has started successfully.
15:03:50 INFO  : Successfully done setting XSCT server connection channel  
15:03:50 INFO  : Successfully done setting SDK workspace  
15:03:50 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
15:03:50 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
16:07:18 INFO  : Registering command handlers for SDK TCF services
16:07:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
16:07:21 INFO  : XSCT server has started successfully.
16:07:21 INFO  : Successfully done setting XSCT server connection channel  
16:07:21 INFO  : Successfully done setting SDK workspace  
16:07:21 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
16:07:21 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
22:18:20 INFO  : Registering command handlers for SDK TCF services
22:18:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
22:18:23 INFO  : XSCT server has started successfully.
22:18:26 INFO  : Successfully done setting XSCT server connection channel  
22:18:26 INFO  : Successfully done setting SDK workspace  
22:18:26 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
22:18:26 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
23:42:50 INFO  : Registering command handlers for SDK TCF services
23:42:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
23:42:54 INFO  : XSCT server has started successfully.
23:42:54 INFO  : Successfully done setting XSCT server connection channel  
23:42:57 INFO  : Successfully done setting SDK workspace  
23:42:57 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
23:42:57 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
23:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:45:17 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/interrupt_wrapper.bit"
23:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:46:16 INFO  : 'fpga -state' command is executed.
23:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:46:16 INFO  : 'jtag frequency' command is executed.
23:46:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:16 INFO  : Context for 'APU' is selected.
23:46:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
23:46:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:16 INFO  : Context for 'APU' is selected.
23:46:16 INFO  : 'stop' command is executed.
23:46:17 INFO  : 'ps7_init' command is executed.
23:46:17 INFO  : 'ps7_post_config' command is executed.
23:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:17 INFO  : 'con' command is executed.
23:46:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:46:17 INFO  : Disconnected from the channel tcfchan#1.
23:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:46:47 INFO  : 'fpga -state' command is executed.
23:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:46:47 INFO  : 'jtag frequency' command is executed.
23:46:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:47 INFO  : Context for 'APU' is selected.
23:46:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf'.
23:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:49 INFO  : Context for 'APU' is selected.
23:46:49 INFO  : 'stop' command is executed.
23:46:49 INFO  : 'ps7_init' command is executed.
23:46:49 INFO  : 'ps7_post_config' command is executed.
23:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/GPIO_Interrupt/Debug/GPIO_Interrupt.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:50 INFO  : 'con' command is executed.
23:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:46:50 INFO  : Disconnected from the channel tcfchan#2.
23:48:24 INFO  : Registering command handlers for SDK TCF services
23:48:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
23:48:27 INFO  : XSCT server has started successfully.
23:48:27 INFO  : Successfully done setting XSCT server connection channel  
23:48:27 INFO  : Successfully done setting SDK workspace  
23:48:27 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
23:48:27 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
19:23:38 INFO  : Registering command handlers for SDK TCF services
19:23:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\hw3\hw3\hw3.sdk\temp_xsdb_launch_script.tcl
19:23:43 INFO  : XSCT server has started successfully.
19:23:43 INFO  : Successfully done setting XSCT server connection channel  
19:23:46 INFO  : Successfully done setting SDK workspace  
19:23:46 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/hw3/hw3/hw3.sdk/interrupt_wrapper.hdf.
19:23:46 INFO  : Checking for hwspec changes in the project interrupt_wrapper_hw_platform_0.
