{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538529246947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538529246955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 02 20:14:06 2018 " "Processing started: Tue Oct 02 20:14:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538529246955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529246955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529246955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538529248095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538529248095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/ece385/lab5_multiplier/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "reg_8.sv" "" { Text "C:/ece385/lab5_multiplier/reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/ece385/lab5_multiplier/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1538529270791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/ece385/lab5_multiplier/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/ece385/lab5_multiplier/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "Synchronizers.sv" "" { Text "C:/ece385/lab5_multiplier/Synchronizers.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270832 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "Synchronizers.sv" "" { Text "C:/ece385/lab5_multiplier/Synchronizers.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270832 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "Synchronizers.sv" "" { Text "C:/ece385/lab5_multiplier/Synchronizers.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "9_bit_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file 9_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nine_bit_adder " "Found entity 1: Nine_bit_adder" {  } { { "9_bit_adder.sv" "" { Text "C:/ece385/lab5_multiplier/9_bit_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffx.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_x " "Found entity 1: ff_x" {  } { { "ffx.sv" "" { Text "C:/ece385/lab5_multiplier/ffx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/ece385/lab5_multiplier/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538529270889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529270889 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0 9_bit_adder.sv(16) " "Verilog HDL Implicit Net warning at 9_bit_adder.sv(16): created implicit net for \"c0\"" {  } { { "9_bit_adder.sv" "" { Text "C:/ece385/lab5_multiplier/9_bit_adder.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529270892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538529270982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top_level.sv(20) " "Verilog HDL assignment warning at top_level.sv(20): truncated value with size 8 to match size of target (7)" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538529270985 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top_level.sv(21) " "Verilog HDL assignment warning at top_level.sv(21): truncated value with size 8 to match size of target (7)" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538529270985 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top_level.sv(22) " "Verilog HDL assignment warning at top_level.sv(22): truncated value with size 8 to match size of target (7)" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538529270985 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top_level.sv(23) " "Verilog HDL assignment warning at top_level.sv(23): truncated value with size 8 to match size of target (7)" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1538529270985 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:Sync " "Elaborating entity \"sync\" for hierarchy \"sync:Sync\"" {  } { { "top_level.sv" "Sync" { Text "C:/ece385/lab5_multiplier/top_level.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529270990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controller " "Elaborating entity \"control\" for hierarchy \"control:controller\"" {  } { { "top_level.sv" "controller" { Text "C:/ece385/lab5_multiplier/top_level.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529271000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nine_bit_adder Nine_bit_adder:adder " "Elaborating entity \"Nine_bit_adder\" for hierarchy \"Nine_bit_adder:adder\"" {  } { { "top_level.sv" "adder" { Text "C:/ece385/lab5_multiplier/top_level.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529271009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Nine_bit_adder:adder\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"Nine_bit_adder:adder\|full_adder:FA0\"" {  } { { "9_bit_adder.sv" "FA0" { Text "C:/ece385/lab5_multiplier/9_bit_adder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529271014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_x ff_x:ff_x " "Elaborating entity \"ff_x\" for hierarchy \"ff_x:ff_x\"" {  } { { "top_level.sv" "ff_x" { Text "C:/ece385/lab5_multiplier/top_level.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529271035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:regA " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:regA\"" {  } { { "top_level.sv" "regA" { Text "C:/ece385/lab5_multiplier/top_level.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529271040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AhexU_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AhexU_inst\"" {  } { { "top_level.sv" "AhexU_inst" { Text "C:/ece385/lab5_multiplier/top_level.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529271049 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "syncReset " "Net \"syncReset\" is missing source, defaulting to GND" {  } { { "top_level.sv" "syncReset" { Text "C:/ece385/lab5_multiplier/top_level.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1538529271097 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "syncRun " "Net \"syncRun\" is missing source, defaulting to GND" {  } { { "top_level.sv" "syncRun" { Text "C:/ece385/lab5_multiplier/top_level.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1538529271097 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1538529271097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1538529271915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X GND " "Pin \"X\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|X"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[0\] GND " "Pin \"AhexU\[0\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[1\] GND " "Pin \"AhexU\[1\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[2\] GND " "Pin \"AhexU\[2\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[3\] GND " "Pin \"AhexU\[3\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[4\] GND " "Pin \"AhexU\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[5\] GND " "Pin \"AhexU\[5\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexU\[6\] VCC " "Pin \"AhexU\[6\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[0\] GND " "Pin \"AhexL\[0\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[1\] GND " "Pin \"AhexL\[1\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[2\] GND " "Pin \"AhexL\[2\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexL[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[3\] GND " "Pin \"AhexL\[3\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexL[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[4\] GND " "Pin \"AhexL\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[5\] GND " "Pin \"AhexL\[5\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexL[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AhexL\[6\] VCC " "Pin \"AhexL\[6\]\" is stuck at VCC" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|AhexL[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[0\] GND " "Pin \"Aval\[0\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[1\] GND " "Pin \"Aval\[1\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[2\] GND " "Pin \"Aval\[2\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[3\] GND " "Pin \"Aval\[3\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[4\] GND " "Pin \"Aval\[4\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[5\] GND " "Pin \"Aval\[5\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[6\] GND " "Pin \"Aval\[6\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aval\[7\] GND " "Pin \"Aval\[7\]\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538529271937 "|top_level|Aval[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538529271937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538529272117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538529272820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece385/lab5_multiplier/output_files/top_level.map.smsg " "Generated suppressed messages file C:/ece385/lab5_multiplier/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529272910 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538529273160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538529273160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538529273264 "|top_level|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "top_level.sv" "" { Text "C:/ece385/lab5_multiplier/top_level.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538529273264 "|top_level|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538529273264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538529273266 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538529273266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538529273266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538529273266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538529273299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 02 20:14:33 2018 " "Processing ended: Tue Oct 02 20:14:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538529273299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538529273299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538529273299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538529273299 ""}
