#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 29 20:56:19 2017
# Process ID: 10964
# Current directory: /home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/lab2_simple_arm_system_ila_0_synth_1
# Command line: vivado -log lab2_simple_arm_system_ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_simple_arm_system_ila_0.tcl
# Log file: /home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/lab2_simple_arm_system_ila_0_synth_1/lab2_simple_arm_system_ila_0.vds
# Journal file: /home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.runs/lab2_simple_arm_system_ila_0_synth_1/vivado.jou
#-----------------------------------------------------------
source lab2_simple_arm_system_ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1157.570 ; gain = 227.086 ; free physical = 470 ; free virtual = 7316
INFO: [Synth 8-638] synthesizing module 'lab2_simple_arm_system_ila_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/synth/lab2_simple_arm_system_ila_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/hdl/bd_4eb0.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_g_inst_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_1/synth/bd_4eb0_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_g_inst_0_gigantic_mux' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_1/bd_4eb0_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_g_inst_0_gigantic_mux' (1#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_1/bd_4eb0_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_g_inst_0' (2#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_1/synth/bd_4eb0_g_inst_0.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_ila_lib_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_0/synth/bd_4eb0_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (10#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (11#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (21#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (23#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (25#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (30#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_ila_lib_0' (48#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_0/synth/bd_4eb0_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_slot_0_ar_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_5/synth/bd_4eb0_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (49#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_slot_0_ar_0' (50#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_5/synth/bd_4eb0_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_slot_0_aw_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_2/synth/bd_4eb0_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_slot_0_aw_0' (51#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_2/synth/bd_4eb0_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_slot_0_b_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_4/synth/bd_4eb0_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_slot_0_b_0' (52#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_4/synth/bd_4eb0_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_slot_0_r_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_6/synth/bd_4eb0_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_slot_0_r_0' (53#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_6/synth/bd_4eb0_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_4eb0_slot_0_w_0' [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_3/synth/bd_4eb0_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0_slot_0_w_0' (54#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/ip/ip_3/synth/bd_4eb0_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_4eb0' (55#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/bd_0/hdl/bd_4eb0.v:13]
INFO: [Synth 8-256] done synthesizing module 'lab2_simple_arm_system_ila_0' (56#1) [/home/nikolas/Git_Repos/CE435/lab3/lab3_HwDebug/lab3_HwDebug.srcs/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_system_ila_0/synth/lab2_simple_arm_system_ila_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1475.383 ; gain = 544.898 ; free physical = 443 ; free virtual = 6883
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1475.383 ; gain = 544.898 ; free physical = 443 ; free virtual = 6883
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1601.203 ; gain = 0.000 ; free physical = 366 ; free virtual = 6806
Finished Constraint Validation : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 956 ; free virtual = 7398
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 956 ; free virtual = 7398
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 957 ; free virtual = 7399
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 952 ; free virtual = 7394
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 902 ; free virtual = 7346
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:28 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1529 ; free virtual = 7982
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1529 ; free virtual = 7982
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1503 ; free virtual = 7957
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1504 ; free virtual = 7957
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:30 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1504 ; free virtual = 7957
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1504 ; free virtual = 7957
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1504 ; free virtual = 7957
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1504 ; free virtual = 7957
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1504 ; free virtual = 7957

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    44|
|2     |CFGLUT5  |   125|
|3     |LUT1     |    23|
|4     |LUT2     |    63|
|5     |LUT3     |   102|
|6     |LUT4     |   186|
|7     |LUT5     |   132|
|8     |LUT6     |   543|
|9     |MUXF7    |    22|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |    97|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1720|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 1601.203 ; gain = 670.719 ; free physical = 1504 ; free virtual = 7957
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:22 . Memory (MB): peak = 1601.211 ; gain = 541.223 ; free physical = 1506 ; free virtual = 7960
