
*** Running vivado
    with args -log design_1_v_frm_wr_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_frm_wr_0_0.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_v_frm_wr_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.133 ; gain = 113.227
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zynqmp_cam_isp_demo/xil_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Converted RTL already exists. Skipping compile_c
Command: synth_design -top design_1_v_frm_wr_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3356
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 1703.145 ; gain = 306.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_v_frmbuf_wr.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.dat' is read successfully [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.dat' is read successfully [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_entry_proc' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_entry_proc' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mux_83_10_1_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mux_83_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mux_83_10_1_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mux_83_10_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_reg_unsigned_short_s' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_reg_unsigned_short_s' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:83]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_MultiPixStream2Bytes' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_Bytes2AXIMMvideo' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_Bytes2AXIMMvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w32_d4_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w32_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d3_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w16_d4_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w16_d4_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w6_d3_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w6_d3_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w60_d2_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w60_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w12_d2_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w12_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:52]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w128_d480_B' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w128_d480_B.v:52]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_fifo_w15_d2_S' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_fifo_w15_d2_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_FrmbufWrHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_CTRL_s_axi' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:252]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_CTRL_s_axi' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_store' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:814]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized2' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized2' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_store' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:814]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_load' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:358]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized3' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_mem__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2952]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized3' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_load' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:358]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_write' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1886]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized4' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized2' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized2' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized4' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_throttle' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2394]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized5' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized3' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized3' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized5' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized6' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized4' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized4' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized6' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_throttle' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2394]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_write' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1886]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_read' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1502]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2618]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized7' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized5' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_srl__parameterized5' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2898]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_fifo__parameterized7' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:2720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1878]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_read' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1502]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_flushManager' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi_flushManager' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:1359]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mm_video_m_axi' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mm_video_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_12ns_3ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_regslice_both' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_regslice_both' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized0' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized1' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_regslice_both__parameterized1' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_v_frmbuf_wr.v:10]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_AWUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_WUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_ARUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_RUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BID' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7071] port 'm_axi_mm_video_BUSER' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' is unconnected for instance 'inst' [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_v_frm_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frm_wr_0_0' (0#1) [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/synth/design_1_v_frm_wr_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_CTRL_s_axi.v:340]
WARNING: [Synth 8-7129] Port rst in module design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module design_1_v_frm_wr_0_0_mm_video_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[9] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[8] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[7] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[6] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[5] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[4] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[3] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[2] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[1] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_num_data_valid[0] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[9] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[8] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[7] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[6] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[5] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[4] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[3] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[2] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[1] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bytePlanes1_fifo_cap[0] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_AWREADY in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_ARREADY in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RVALID in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[127] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[126] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[125] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[124] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[123] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[122] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[121] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[120] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[119] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[118] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[117] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[116] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[115] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[114] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[113] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[112] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[111] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[110] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[109] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[108] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[107] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[106] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[105] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[104] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[103] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[102] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[101] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[100] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[99] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[98] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[97] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[96] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[95] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[94] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[93] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[92] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[91] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[90] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[89] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[88] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[87] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[86] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[85] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[84] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[83] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[82] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[81] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[80] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[79] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[78] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[77] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[76] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[75] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[74] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[73] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[72] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[71] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[70] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[69] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[68] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[67] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[66] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[65] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[64] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[63] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[62] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[61] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_mm_video_RDATA[60] in module design_1_v_frm_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1086_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1910.336 ; gain = 514.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1910.336 ; gain = 514.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1910.336 ; gain = 514.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1910.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1988.605 ; gain = 1.664
Finished Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/design_1_v_frm_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1988.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.505 . Memory (MB): peak = 1988.809 ; gain = 0.203
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1988.809 ; gain = 592.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1988.809 ; gain = 592.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1988.809 ; gain = 592.625
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln132_reg_347_reg' and it is trimmed from '16' to '6' bits. [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_v_frmbuf_wr.v:785]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_frm_wr_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frm_wr_0_0_mm_video_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1988.809 ; gain = 592.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 11    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 19    
	   2 Input    2 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              145 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              129 Bit    Registers := 2     
	              128 Bit    Registers := 4     
	              109 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	               60 Bit    Registers := 5     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 18    
	               28 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 36    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 47    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 231   
+---RAMs : 
	              59K Bit	(479 X 128 bit)          RAMs := 1     
	              32K Bit	(255 X 130 bit)          RAMs := 1     
	               2K Bit	(15 X 144 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 5     
	   3 Input  109 Bit        Muxes := 1     
	   2 Input  109 Bit        Muxes := 1     
	 110 Input  109 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   60 Bit        Muxes := 5     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 10    
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	  23 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 5     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 45    
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 20    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 5     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 20    
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 84    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 247   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'urem_12ns_5ns_12_16_seq_1_U94/remd_reg' and it is trimmed from '12' to '4' bits. [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:150]
WARNING: [Synth 8-3936] Found unconnected internal register 'urem_12ns_5ns_12_16_seq_1_U94/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '12' to '11' bits. [d:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.gen/sources_1/bd/design_1/ip/design_1_v_frm_wr_0_0/hdl/verilog/design_1_v_frm_wr_0_0_urem_12ns_5ns_12_16_seq_1.v:40]
DSP Report: Generating DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((A:0x5556)'*B2)'.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_frm_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_frm_wr_0_0_v_frmbuf_wr.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module design_1_v_frm_wr_0_0_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module design_1_v_frm_wr_0_0_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (mul_mul_14ns_15ns_29_4_1_U142/design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module design_1_v_frm_wr_0_0_v_frmbuf_wr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 1988.809 ; gain = 592.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------+------------+---------------+----------------+
|Module Name                                       | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------+------------+---------------+----------------+
|design_1_v_frm_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R | ram        | 64x3          | LUT            | 
|design_1_v_frm_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R     | ram        | 64x3          | LUT            | 
|design_1_v_frm_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
|design_1_v_frm_wr_0_0_v_frmbuf_wr                 | p_0_out    | 64x3          | LUT            | 
+--------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FrmbufWrHlsDataFlow_fu_184 | bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                            | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0 | ((A:0x5556)'*B2)' | 15     | 16     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+-------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:47 . Memory (MB): peak = 2433.203 ; gain = 1037.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 2508.188 ; gain = 1112.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object                                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/grp_FrmbufWrHlsDataFlow_fu_184 | bytePlanes_plane0_U/U_design_1_v_frm_wr_0_0_fifo_w128_d480_B_ram/mem_reg | 479 x 128(READ_FIRST)  | W |   | 479 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|inst/mm_video_m_axi_U               | store_unit/buff_wdata/U_fifo_mem/mem_reg                                 | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
+------------------------------------+--------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:02 . Memory (MB): peak = 2517.266 ; gain = 1121.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:08 . Memory (MB): peak = 2531.270 ; gain = 1135.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:08 . Memory (MB): peak = 2531.270 ; gain = 1135.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:09 . Memory (MB): peak = 2531.270 ; gain = 1135.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:09 . Memory (MB): peak = 2531.270 ; gain = 1135.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:09 . Memory (MB): peak = 2531.270 ; gain = 1135.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:02:09 . Memory (MB): peak = 2531.270 ; gain = 1135.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 15     | 15         | 15     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[103]   | 64     | 64         | 0      | 256     | 128    | 64     | 0      | 
|dsrl__6     | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[103]   | 1      | 1          | 0      | 4       | 2      | 1      | 0      | 
|dsrl__8     | mem_reg[2]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[2]     | 40     | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                            | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_frm_wr_0_0_mul_mul_14ns_15ns_29_4_1_DSP48_0 | ((A'*B)')'  | 14     | 15     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+-------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    50|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    68|
|11    |LUT2            |   185|
|12    |LUT3            |   379|
|13    |LUT4            |   503|
|14    |LUT5            |   308|
|15    |LUT6            |   720|
|16    |MUXF7           |    80|
|17    |MUXF8           |    40|
|18    |RAMB36E2        |     4|
|20    |SRL16E          |   245|
|21    |SRLC32E         |   160|
|22    |FDRE            |  2597|
|23    |FDSE            |    46|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:02:09 . Memory (MB): peak = 2531.270 ; gain = 1135.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 486 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:56 . Memory (MB): peak = 2531.270 ; gain = 1056.613
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:02:09 . Memory (MB): peak = 2531.270 ; gain = 1135.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2543.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 171 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2562.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Synth Design complete, checksum: 48dff15a
INFO: [Common 17-83] Releasing license: Synthesis
193 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:32 . Memory (MB): peak = 2562.199 ; gain = 1166.016
INFO: [Common 17-1381] The checkpoint 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/design_1_v_frm_wr_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_frm_wr_0_0, cache-ID = 0fe0862a936d08a2
INFO: [Common 17-1381] The checkpoint 'D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/design_1_v_frm_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_frm_wr_0_0_utilization_synth.rpt -pb design_1_v_frm_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 10 20:39:04 2022...
