#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178d9e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x178db70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x179e6a0 .functor NOT 1, L_0x17cc950, C4<0>, C4<0>, C4<0>;
L_0x17cc6b0 .functor XOR 1, L_0x17cc550, L_0x17cc610, C4<0>, C4<0>;
L_0x17cc840 .functor XOR 1, L_0x17cc6b0, L_0x17cc770, C4<0>, C4<0>;
v0x17c6510_0 .net *"_ivl_10", 0 0, L_0x17cc770;  1 drivers
v0x17c6610_0 .net *"_ivl_12", 0 0, L_0x17cc840;  1 drivers
v0x17c66f0_0 .net *"_ivl_2", 0 0, L_0x17c84c0;  1 drivers
v0x17c67b0_0 .net *"_ivl_4", 0 0, L_0x17cc550;  1 drivers
v0x17c6890_0 .net *"_ivl_6", 0 0, L_0x17cc610;  1 drivers
v0x17c69c0_0 .net *"_ivl_8", 0 0, L_0x17cc6b0;  1 drivers
v0x17c6aa0_0 .net "a", 0 0, v0x17c1fb0_0;  1 drivers
v0x17c6b40_0 .net "b", 0 0, v0x17c2050_0;  1 drivers
v0x17c6be0_0 .net "c", 0 0, v0x17c20f0_0;  1 drivers
v0x17c6c80_0 .var "clk", 0 0;
v0x17c6d20_0 .net "d", 0 0, v0x17c2230_0;  1 drivers
v0x17c6dc0_0 .net "q_dut", 0 0, L_0x17cc200;  1 drivers
v0x17c6e60_0 .net "q_ref", 0 0, L_0x17c7500;  1 drivers
v0x17c6f00_0 .var/2u "stats1", 159 0;
v0x17c6fa0_0 .var/2u "strobe", 0 0;
v0x17c7040_0 .net "tb_match", 0 0, L_0x17cc950;  1 drivers
v0x17c7100_0 .net "tb_mismatch", 0 0, L_0x179e6a0;  1 drivers
v0x17c71c0_0 .net "wavedrom_enable", 0 0, v0x17c2320_0;  1 drivers
v0x17c7260_0 .net "wavedrom_title", 511 0, v0x17c23c0_0;  1 drivers
L_0x17c84c0 .concat [ 1 0 0 0], L_0x17c7500;
L_0x17cc550 .concat [ 1 0 0 0], L_0x17c7500;
L_0x17cc610 .concat [ 1 0 0 0], L_0x17cc200;
L_0x17cc770 .concat [ 1 0 0 0], L_0x17c7500;
L_0x17cc950 .cmp/eeq 1, L_0x17c84c0, L_0x17cc840;
S_0x178dd00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x178db70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1778ea0 .functor NOT 1, v0x17c1fb0_0, C4<0>, C4<0>, C4<0>;
L_0x178e460 .functor XOR 1, L_0x1778ea0, v0x17c2050_0, C4<0>, C4<0>;
L_0x179e710 .functor XOR 1, L_0x178e460, v0x17c20f0_0, C4<0>, C4<0>;
L_0x17c7500 .functor XOR 1, L_0x179e710, v0x17c2230_0, C4<0>, C4<0>;
v0x179e910_0 .net *"_ivl_0", 0 0, L_0x1778ea0;  1 drivers
v0x179e9b0_0 .net *"_ivl_2", 0 0, L_0x178e460;  1 drivers
v0x1778ff0_0 .net *"_ivl_4", 0 0, L_0x179e710;  1 drivers
v0x1779090_0 .net "a", 0 0, v0x17c1fb0_0;  alias, 1 drivers
v0x17c1370_0 .net "b", 0 0, v0x17c2050_0;  alias, 1 drivers
v0x17c1480_0 .net "c", 0 0, v0x17c20f0_0;  alias, 1 drivers
v0x17c1540_0 .net "d", 0 0, v0x17c2230_0;  alias, 1 drivers
v0x17c1600_0 .net "q", 0 0, L_0x17c7500;  alias, 1 drivers
S_0x17c1760 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x178db70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17c1fb0_0 .var "a", 0 0;
v0x17c2050_0 .var "b", 0 0;
v0x17c20f0_0 .var "c", 0 0;
v0x17c2190_0 .net "clk", 0 0, v0x17c6c80_0;  1 drivers
v0x17c2230_0 .var "d", 0 0;
v0x17c2320_0 .var "wavedrom_enable", 0 0;
v0x17c23c0_0 .var "wavedrom_title", 511 0;
E_0x17888b0/0 .event negedge, v0x17c2190_0;
E_0x17888b0/1 .event posedge, v0x17c2190_0;
E_0x17888b0 .event/or E_0x17888b0/0, E_0x17888b0/1;
E_0x1788b00 .event posedge, v0x17c2190_0;
E_0x17719f0 .event negedge, v0x17c2190_0;
S_0x17c1ab0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17c1760;
 .timescale -12 -12;
v0x17c1cb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17c1db0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17c1760;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17c2520 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x178db70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17c7630 .functor NOT 1, v0x17c1fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17c76a0 .functor NOT 1, v0x17c2050_0, C4<0>, C4<0>, C4<0>;
L_0x17c7730 .functor AND 1, L_0x17c7630, L_0x17c76a0, C4<1>, C4<1>;
L_0x17c77f0 .functor NOT 1, v0x17c20f0_0, C4<0>, C4<0>, C4<0>;
L_0x17c7890 .functor AND 1, L_0x17c7730, L_0x17c77f0, C4<1>, C4<1>;
L_0x17c79a0 .functor NOT 1, v0x17c2230_0, C4<0>, C4<0>, C4<0>;
L_0x17c7a50 .functor AND 1, L_0x17c7890, L_0x17c79a0, C4<1>, C4<1>;
L_0x17c7b60 .functor NOT 1, v0x17c1fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17c7c20 .functor NOT 1, v0x17c2050_0, C4<0>, C4<0>, C4<0>;
L_0x17c7c90 .functor AND 1, L_0x17c7b60, L_0x17c7c20, C4<1>, C4<1>;
L_0x17c7e00 .functor NOT 1, v0x17c20f0_0, C4<0>, C4<0>, C4<0>;
L_0x17c7e70 .functor AND 1, L_0x17c7c90, L_0x17c7e00, C4<1>, C4<1>;
L_0x17c7fa0 .functor AND 1, L_0x17c7e70, v0x17c2230_0, C4<1>, C4<1>;
L_0x17c8060 .functor OR 1, L_0x17c7a50, L_0x17c7fa0, C4<0>, C4<0>;
L_0x17c7f30 .functor NOT 1, v0x17c1fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17c81f0 .functor NOT 1, v0x17c2050_0, C4<0>, C4<0>, C4<0>;
L_0x17c82f0 .functor AND 1, L_0x17c7f30, L_0x17c81f0, C4<1>, C4<1>;
L_0x17c8400 .functor AND 1, L_0x17c82f0, v0x17c20f0_0, C4<1>, C4<1>;
L_0x17c8560 .functor NOT 1, v0x17c2230_0, C4<0>, C4<0>, C4<0>;
L_0x17c85d0 .functor AND 1, L_0x17c8400, L_0x17c8560, C4<1>, C4<1>;
L_0x17c8790 .functor OR 1, L_0x17c8060, L_0x17c85d0, C4<0>, C4<0>;
L_0x17c88a0 .functor NOT 1, v0x17c1fb0_0, C4<0>, C4<0>, C4<0>;
L_0x17c8ae0 .functor AND 1, L_0x17c88a0, v0x17c2050_0, C4<1>, C4<1>;
L_0x17c8cb0 .functor AND 1, L_0x17c8ae0, v0x17c20f0_0, C4<1>, C4<1>;
L_0x17c8f50 .functor NOT 1, v0x17c2230_0, C4<0>, C4<0>, C4<0>;
L_0x17c90d0 .functor AND 1, L_0x17c8cb0, L_0x17c8f50, C4<1>, C4<1>;
L_0x17c92c0 .functor OR 1, L_0x17c8790, L_0x17c90d0, C4<0>, C4<0>;
L_0x17c93d0 .functor NOT 1, v0x17c2050_0, C4<0>, C4<0>, C4<0>;
L_0x17c9530 .functor AND 1, v0x17c1fb0_0, L_0x17c93d0, C4<1>, C4<1>;
L_0x17c95f0 .functor NOT 1, v0x17c20f0_0, C4<0>, C4<0>, C4<0>;
L_0x17c9760 .functor AND 1, L_0x17c9530, L_0x17c95f0, C4<1>, C4<1>;
L_0x17c9870 .functor NOT 1, v0x17c2230_0, C4<0>, C4<0>, C4<0>;
L_0x17c99f0 .functor AND 1, L_0x17c9760, L_0x17c9870, C4<1>, C4<1>;
L_0x17c9b00 .functor OR 1, L_0x17c92c0, L_0x17c99f0, C4<0>, C4<0>;
L_0x17c9d30 .functor NOT 1, v0x17c2050_0, C4<0>, C4<0>, C4<0>;
L_0x17c9da0 .functor AND 1, v0x17c1fb0_0, L_0x17c9d30, C4<1>, C4<1>;
L_0x17c9f90 .functor AND 1, L_0x17c9da0, v0x17c20f0_0, C4<1>, C4<1>;
L_0x17ca050 .functor NOT 1, v0x17c2230_0, C4<0>, C4<0>, C4<0>;
L_0x17ca200 .functor AND 1, L_0x17c9f90, L_0x17ca050, C4<1>, C4<1>;
L_0x17ca310 .functor OR 1, L_0x17c9b00, L_0x17ca200, C4<0>, C4<0>;
L_0x17ca570 .functor NOT 1, v0x17c2050_0, C4<0>, C4<0>, C4<0>;
L_0x17ca5e0 .functor AND 1, v0x17c1fb0_0, L_0x17ca570, C4<1>, C4<1>;
L_0x17ca800 .functor AND 1, L_0x17ca5e0, v0x17c20f0_0, C4<1>, C4<1>;
L_0x17ca8c0 .functor AND 1, L_0x17ca800, v0x17c2230_0, C4<1>, C4<1>;
L_0x17caaf0 .functor OR 1, L_0x17ca310, L_0x17ca8c0, C4<0>, C4<0>;
L_0x17cac00 .functor AND 1, v0x17c1fb0_0, v0x17c2050_0, C4<1>, C4<1>;
L_0x17cadf0 .functor NOT 1, v0x17c20f0_0, C4<0>, C4<0>, C4<0>;
L_0x17cae60 .functor AND 1, L_0x17cac00, L_0x17cadf0, C4<1>, C4<1>;
L_0x17cb100 .functor NOT 1, v0x17c2230_0, C4<0>, C4<0>, C4<0>;
L_0x17cb170 .functor AND 1, L_0x17cae60, L_0x17cb100, C4<1>, C4<1>;
L_0x17cb420 .functor OR 1, L_0x17caaf0, L_0x17cb170, C4<0>, C4<0>;
L_0x17cb530 .functor AND 1, v0x17c1fb0_0, v0x17c2050_0, C4<1>, C4<1>;
L_0x17cb750 .functor NOT 1, v0x17c20f0_0, C4<0>, C4<0>, C4<0>;
L_0x17cb7c0 .functor AND 1, L_0x17cb530, L_0x17cb750, C4<1>, C4<1>;
L_0x17cba90 .functor AND 1, L_0x17cb7c0, v0x17c2230_0, C4<1>, C4<1>;
L_0x17cbb50 .functor OR 1, L_0x17cb420, L_0x17cba90, C4<0>, C4<0>;
L_0x17cbe30 .functor AND 1, v0x17c1fb0_0, v0x17c2050_0, C4<1>, C4<1>;
L_0x17cbea0 .functor AND 1, L_0x17cbe30, v0x17c20f0_0, C4<1>, C4<1>;
L_0x17cc140 .functor AND 1, L_0x17cbea0, v0x17c2230_0, C4<1>, C4<1>;
L_0x17cc200 .functor OR 1, L_0x17cbb50, L_0x17cc140, C4<0>, C4<0>;
v0x17c2810_0 .net *"_ivl_0", 0 0, L_0x17c7630;  1 drivers
v0x17c28f0_0 .net *"_ivl_10", 0 0, L_0x17c79a0;  1 drivers
v0x17c29d0_0 .net *"_ivl_100", 0 0, L_0x17cb420;  1 drivers
v0x17c2ac0_0 .net *"_ivl_102", 0 0, L_0x17cb530;  1 drivers
v0x17c2ba0_0 .net *"_ivl_104", 0 0, L_0x17cb750;  1 drivers
v0x17c2cd0_0 .net *"_ivl_106", 0 0, L_0x17cb7c0;  1 drivers
v0x17c2db0_0 .net *"_ivl_108", 0 0, L_0x17cba90;  1 drivers
v0x17c2e90_0 .net *"_ivl_110", 0 0, L_0x17cbb50;  1 drivers
v0x17c2f70_0 .net *"_ivl_112", 0 0, L_0x17cbe30;  1 drivers
v0x17c3050_0 .net *"_ivl_114", 0 0, L_0x17cbea0;  1 drivers
v0x17c3130_0 .net *"_ivl_116", 0 0, L_0x17cc140;  1 drivers
v0x17c3210_0 .net *"_ivl_12", 0 0, L_0x17c7a50;  1 drivers
v0x17c32f0_0 .net *"_ivl_14", 0 0, L_0x17c7b60;  1 drivers
v0x17c33d0_0 .net *"_ivl_16", 0 0, L_0x17c7c20;  1 drivers
v0x17c34b0_0 .net *"_ivl_18", 0 0, L_0x17c7c90;  1 drivers
v0x17c3590_0 .net *"_ivl_2", 0 0, L_0x17c76a0;  1 drivers
v0x17c3670_0 .net *"_ivl_20", 0 0, L_0x17c7e00;  1 drivers
v0x17c3750_0 .net *"_ivl_22", 0 0, L_0x17c7e70;  1 drivers
v0x17c3830_0 .net *"_ivl_24", 0 0, L_0x17c7fa0;  1 drivers
v0x17c3910_0 .net *"_ivl_26", 0 0, L_0x17c8060;  1 drivers
v0x17c39f0_0 .net *"_ivl_28", 0 0, L_0x17c7f30;  1 drivers
v0x17c3ad0_0 .net *"_ivl_30", 0 0, L_0x17c81f0;  1 drivers
v0x17c3bb0_0 .net *"_ivl_32", 0 0, L_0x17c82f0;  1 drivers
v0x17c3c90_0 .net *"_ivl_34", 0 0, L_0x17c8400;  1 drivers
v0x17c3d70_0 .net *"_ivl_36", 0 0, L_0x17c8560;  1 drivers
v0x17c3e50_0 .net *"_ivl_38", 0 0, L_0x17c85d0;  1 drivers
v0x17c3f30_0 .net *"_ivl_4", 0 0, L_0x17c7730;  1 drivers
v0x17c4010_0 .net *"_ivl_40", 0 0, L_0x17c8790;  1 drivers
v0x17c40f0_0 .net *"_ivl_42", 0 0, L_0x17c88a0;  1 drivers
v0x17c41d0_0 .net *"_ivl_44", 0 0, L_0x17c8ae0;  1 drivers
v0x17c42b0_0 .net *"_ivl_46", 0 0, L_0x17c8cb0;  1 drivers
v0x17c4390_0 .net *"_ivl_48", 0 0, L_0x17c8f50;  1 drivers
v0x17c4470_0 .net *"_ivl_50", 0 0, L_0x17c90d0;  1 drivers
v0x17c4760_0 .net *"_ivl_52", 0 0, L_0x17c92c0;  1 drivers
v0x17c4840_0 .net *"_ivl_54", 0 0, L_0x17c93d0;  1 drivers
v0x17c4920_0 .net *"_ivl_56", 0 0, L_0x17c9530;  1 drivers
v0x17c4a00_0 .net *"_ivl_58", 0 0, L_0x17c95f0;  1 drivers
v0x17c4ae0_0 .net *"_ivl_6", 0 0, L_0x17c77f0;  1 drivers
v0x17c4bc0_0 .net *"_ivl_60", 0 0, L_0x17c9760;  1 drivers
v0x17c4ca0_0 .net *"_ivl_62", 0 0, L_0x17c9870;  1 drivers
v0x17c4d80_0 .net *"_ivl_64", 0 0, L_0x17c99f0;  1 drivers
v0x17c4e60_0 .net *"_ivl_66", 0 0, L_0x17c9b00;  1 drivers
v0x17c4f40_0 .net *"_ivl_68", 0 0, L_0x17c9d30;  1 drivers
v0x17c5020_0 .net *"_ivl_70", 0 0, L_0x17c9da0;  1 drivers
v0x17c5100_0 .net *"_ivl_72", 0 0, L_0x17c9f90;  1 drivers
v0x17c51e0_0 .net *"_ivl_74", 0 0, L_0x17ca050;  1 drivers
v0x17c52c0_0 .net *"_ivl_76", 0 0, L_0x17ca200;  1 drivers
v0x17c53a0_0 .net *"_ivl_78", 0 0, L_0x17ca310;  1 drivers
v0x17c5480_0 .net *"_ivl_8", 0 0, L_0x17c7890;  1 drivers
v0x17c5560_0 .net *"_ivl_80", 0 0, L_0x17ca570;  1 drivers
v0x17c5640_0 .net *"_ivl_82", 0 0, L_0x17ca5e0;  1 drivers
v0x17c5720_0 .net *"_ivl_84", 0 0, L_0x17ca800;  1 drivers
v0x17c5800_0 .net *"_ivl_86", 0 0, L_0x17ca8c0;  1 drivers
v0x17c58e0_0 .net *"_ivl_88", 0 0, L_0x17caaf0;  1 drivers
v0x17c59c0_0 .net *"_ivl_90", 0 0, L_0x17cac00;  1 drivers
v0x17c5aa0_0 .net *"_ivl_92", 0 0, L_0x17cadf0;  1 drivers
v0x17c5b80_0 .net *"_ivl_94", 0 0, L_0x17cae60;  1 drivers
v0x17c5c60_0 .net *"_ivl_96", 0 0, L_0x17cb100;  1 drivers
v0x17c5d40_0 .net *"_ivl_98", 0 0, L_0x17cb170;  1 drivers
v0x17c5e20_0 .net "a", 0 0, v0x17c1fb0_0;  alias, 1 drivers
v0x17c5ec0_0 .net "b", 0 0, v0x17c2050_0;  alias, 1 drivers
v0x17c5fb0_0 .net "c", 0 0, v0x17c20f0_0;  alias, 1 drivers
v0x17c60a0_0 .net "d", 0 0, v0x17c2230_0;  alias, 1 drivers
v0x17c6190_0 .net "q", 0 0, L_0x17cc200;  alias, 1 drivers
S_0x17c62f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x178db70;
 .timescale -12 -12;
E_0x1788650 .event anyedge, v0x17c6fa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17c6fa0_0;
    %nor/r;
    %assign/vec4 v0x17c6fa0_0, 0;
    %wait E_0x1788650;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17c1760;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c2230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c2050_0, 0;
    %assign/vec4 v0x17c1fb0_0, 0;
    %wait E_0x17719f0;
    %wait E_0x1788b00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c2230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c2050_0, 0;
    %assign/vec4 v0x17c1fb0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17888b0;
    %load/vec4 v0x17c1fb0_0;
    %load/vec4 v0x17c2050_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17c20f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17c2230_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17c2230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c2050_0, 0;
    %assign/vec4 v0x17c1fb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17c1db0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17888b0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17c2230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c20f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17c2050_0, 0;
    %assign/vec4 v0x17c1fb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x178db70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c6c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17c6fa0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x178db70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17c6c80_0;
    %inv;
    %store/vec4 v0x17c6c80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x178db70;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17c2190_0, v0x17c7100_0, v0x17c6aa0_0, v0x17c6b40_0, v0x17c6be0_0, v0x17c6d20_0, v0x17c6e60_0, v0x17c6dc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x178db70;
T_7 ;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x178db70;
T_8 ;
    %wait E_0x17888b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17c6f00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c6f00_0, 4, 32;
    %load/vec4 v0x17c7040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c6f00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17c6f00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c6f00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17c6e60_0;
    %load/vec4 v0x17c6e60_0;
    %load/vec4 v0x17c6dc0_0;
    %xor;
    %load/vec4 v0x17c6e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c6f00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17c6f00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17c6f00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/circuit2/iter1/response4/top_module.sv";
