/*
 * Copyright (c) 2020, Antmicro <www.antmicro.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#define DT_NUM_IRQ_PRIO_BITS			DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#define DT_NUM_MPU_REGIONS			DT_ARM_ARMV7M_MPU_E000ED90_ARM_NUM_MPU_REGIONS

/* PL011 UART */
#define DT_PL011_PORT0_BASE_ADDRESS		DT_ARM_PL011_40010000_BASE_ADDRESS
#define DT_PL011_PORT0_IRQ_RX			DT_ARM_PL011_40010000_IRQ_RX
#define DT_PL011_PORT0_IRQ_PRI			DT_ARM_PL011_40010000_IRQ_0_PRIORITY
#define DT_PL011_PORT0_CLOCK_FREQUENCY		DT_ARM_PL011_40010000_CLOCK_FREQUENCY
#define DT_PL011_PORT0_BAUD_RATE		DT_ARM_PL011_40010000_CURRENT_SPEED
#define DT_PL011_PORT0_NAME			DT_ARM_PL011_40010000_LABEL

/* EOS S3 GPIO */
#define DT_GPIO_EOS_S3_NAME			DT_QUICKLOGIC_EOS_S3_GPIO_GPIO_LABEL
#define DT_GPIO_EOS_S3_IRQ_PRI			DT_QUICKLOGIC_EOS_S3_GPIO_GPIO_IRQ_0_PRIORITY

/* End of SoC Level DTS fixup file */
