// Seed: 1357588101
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    output supply1 id_5
);
  always @(1'b0 < 1 or 1) release id_5;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4
    , id_10,
    input supply0 id_5,
    input tri0 id_6,
    output logic id_7,
    input wand id_8
);
  assign id_7 = id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_8,
      id_4,
      id_0
  );
  assign modCall_1.type_0 = 0;
  wire id_11 = id_11;
  always @(1)
    if (1) id_7 <= 1;
    else begin : LABEL_0
      id_7 = #id_12 1'b0;
    end
endmodule
