<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 12:10:09 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clock</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
paused_menu/i10068_2_lut_3_lut/A	->	paused_menu/i10068_2_lut_3_lut/Z

++++ Loop2
paused_menu/i7111_3_lut_3_lut/A	->	paused_menu/i7111_3_lut_3_lut/Z

++++ Loop3
paused_menu/i12_3_lut/B	->	paused_menu/i12_3_lut/Z

++++ Loop4
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop5
paused_menu/i1_3_lut_adj_123/B	->	paused_menu/i1_3_lut_adj_123/Z

++++ Loop6
paused_menu/i10067_3_lut/C	->	paused_menu/i10067_3_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          24.700 ns |         40.486 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clock"</big></U></B>

create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          21.726 ns |         46.028 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 2.47246%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |   39.800 ns |   18.074 ns |   12   |   21.726 ns |  46.028 MHz |       36       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>3333333333 [get_nets clk]</A>               |   83.333 ns |   58.633 ns |   16   |   24.700 ns |  40.486 MHz |       24       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |   18.075 ns 
vga_driver/v_count__i8/D                 |   20.428 ns 
vga_driver/h_count_447__i9/D             |   20.641 ns 
vga_driver/v_count__i7/D                 |   20.706 ns 
vga_driver/h_count_447__i8/D             |   22.994 ns 
vga_driver/v_count__i6/D                 |   23.059 ns 
vga_driver/h_count_447__i7/D             |   23.272 ns 
vga_driver/v_count__i5/D                 |   23.337 ns 
vga_driver/h_count_447__i6/D             |   25.625 ns 
vga_driver/v_count__i4/D                 |   25.690 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       36       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>3333333333 [get_nets clk]</A>               |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       24       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
timer_clock_446__i9/D                    |    5.991 ns 
timer_clock_446__i10/D                   |    5.991 ns 
timer_clock_446__i7/D                    |    5.991 ns 
timer_clock_446__i8/D                    |    5.991 ns 
timer_clock_446__i5/D                    |    5.991 ns 
timer_clock_446__i6/D                    |    5.991 ns 
timer_clock_446__i3/D                    |    5.991 ns 
timer_clock_446__i4/D                    |    5.991 ns 
timer_clock_446__i1/D                    |    5.991 ns 
timer_clock_446__i2/D                    |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
vga_driver/v_count__i0/SR               |           No arrival time
vga_driver/v_count__i7/SR               |           No arrival time
vga_driver/v_count__i4/SR               |           No arrival time
vga_driver/v_count__i3/SR               |           No arrival time
vga_driver/v_count__i2/SR               |           No arrival time
vga_driver/v_count__i1/SR               |           No arrival time
vga_driver/v_count__i5/SR               |           No arrival time
vga_driver/v_count__i9/SR               |           No arrival time
vga_driver/v_count__i8/SR               |           No arrival time
vga_driver/v_count__i6/SR               |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
b                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i1                                |                  No Clock
pos_y_i2                                |                  No Clock
timer_450__i1                           |                  No Clock
timer_450__i2                           |                  No Clock
pos_y_i9                                |                  No Clock
timer_450__i5                           |                  No Clock
timer_450__i6                           |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
pos_y_i5                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       729
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
36 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 12
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 18.074 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             21.527
-------------------------------------------   ------
End-of-path arrival time( ns )                25.827

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_219/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_219/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/D",
        "phy_name":"SLICE_226/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_219/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_219/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_115/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_115/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114544",
            "phy_name":"vga_driver/n114544"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_114/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_114/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127039",
            "phy_name":"vga_driver/n127039"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_114/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_114/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114546",
            "phy_name":"vga_driver/n114546"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_113/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_113/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127042",
            "phy_name":"vga_driver/n127042"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_113/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_113/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114548",
            "phy_name":"vga_driver/n114548"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_112/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_112/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127045",
            "phy_name":"vga_driver/n127045"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI1",
            "phy_name":"SLICE_112/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO1",
            "phy_name":"SLICE_112/COUT1"
        },
        "arrive":16.017,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114550",
            "phy_name":"vga_driver/n114550"
        },
        "arrive":18.092,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/CI0",
            "phy_name":"SLICE_111/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/CO0",
            "phy_name":"SLICE_111/COUT0"
        },
        "arrive":18.370,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127387",
            "phy_name":"vga_driver/n127387"
        },
        "arrive":18.370,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/CI1",
            "phy_name":"SLICE_111/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/CO1",
            "phy_name":"SLICE_111/COUT1"
        },
        "arrive":18.648,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114552",
            "phy_name":"vga_driver/n114552"
        },
        "arrive":20.723,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_11/D0",
            "phy_name":"SLICE_110/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_11/S0",
            "phy_name":"SLICE_110/F0"
        },
        "arrive":21.200,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[9]",
            "phy_name":"vga_driver/n57[9]"
        },
        "arrive":23.275,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i9739_2_lut/A",
            "phy_name":"SLICE_226/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i9739_2_lut/Z",
            "phy_name":"SLICE_226/F0"
        },
        "arrive":23.752,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[9]",
            "phy_name":"vga_driver/n38[9]"
        },
        "arrive":25.827,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n114544                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n127039                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n114546                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n127042                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n114548                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n127045                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n114550                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.370  2       
vga_driver/n127387                                        NET DELAY            0.000        18.370  1       
vga_driver/add_28_add_5_9/CI1->vga_driver/add_28_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.648  2       
vga_driver/n114552                                        NET DELAY            2.075        20.723  1       
vga_driver/add_28_add_5_11/D0->vga_driver/add_28_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.200  1       
vga_driver/n57[9]                                         NET DELAY            2.075        23.275  1       
vga_driver/i9739_2_lut/A->vga_driver/i9739_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        23.752  1       
vga_driver/n38[9]                                         NET DELAY            2.075        25.827  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/CK",
        "phy_name":"SLICE_226/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 11
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.427 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             19.174
-------------------------------------------   ------
End-of-path arrival time( ns )                23.474

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_219/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_219/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/D",
        "phy_name":"SLICE_227/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_219/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_219/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_115/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_115/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114544",
            "phy_name":"vga_driver/n114544"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_114/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_114/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127039",
            "phy_name":"vga_driver/n127039"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_114/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_114/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114546",
            "phy_name":"vga_driver/n114546"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_113/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_113/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127042",
            "phy_name":"vga_driver/n127042"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_113/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_113/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114548",
            "phy_name":"vga_driver/n114548"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_112/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_112/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127045",
            "phy_name":"vga_driver/n127045"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI1",
            "phy_name":"SLICE_112/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO1",
            "phy_name":"SLICE_112/COUT1"
        },
        "arrive":16.017,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114550",
            "phy_name":"vga_driver/n114550"
        },
        "arrive":18.092,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/CI0",
            "phy_name":"SLICE_111/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/CO0",
            "phy_name":"SLICE_111/COUT0"
        },
        "arrive":18.370,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127387",
            "phy_name":"vga_driver/n127387"
        },
        "arrive":18.370,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/D1",
            "phy_name":"SLICE_111/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/S1",
            "phy_name":"SLICE_111/F1"
        },
        "arrive":18.847,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[8]",
            "phy_name":"vga_driver/n57[8]"
        },
        "arrive":20.922,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i9740_2_lut/A",
            "phy_name":"SLICE_227/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i9740_2_lut/Z",
            "phy_name":"SLICE_227/F0"
        },
        "arrive":21.399,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[8]",
            "phy_name":"vga_driver/n38[8]"
        },
        "arrive":23.474,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n114544                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n127039                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n114546                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n127042                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n114548                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n127045                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n114550                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/CI0->vga_driver/add_28_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.370  2       
vga_driver/n127387                                        NET DELAY            0.000        18.370  1       
vga_driver/add_28_add_5_9/D1->vga_driver/add_28_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.847  1       
vga_driver/n57[8]                                         NET DELAY            2.075        20.922  1       
vga_driver/i9740_2_lut/A->vga_driver/i9740_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        21.399  1       
vga_driver/n38[8]                                         NET DELAY            2.075        23.474  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/CK",
        "phy_name":"SLICE_227/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i0/Q
Path End         : vga_driver/h_count_447__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.640 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             18.961
-------------------------------------------   ------
End-of-path arrival time( ns )                23.261

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/Q",
        "phy_name":"SLICE_109/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i9/D",
        "phy_name":"SLICE_104/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i0/CK",
            "phy_name":"SLICE_109/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i0/Q",
            "phy_name":"SLICE_109/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/C1",
            "phy_name":"SLICE_109/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114471",
            "phy_name":"vga_driver/n114471"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127474",
            "phy_name":"vga_driver/n127474"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114473",
            "phy_name":"vga_driver/n114473"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127477",
            "phy_name":"vga_driver/n127477"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI1",
            "phy_name":"SLICE_107/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO1",
            "phy_name":"SLICE_107/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114475",
            "phy_name":"vga_driver/n114475"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CI0",
            "phy_name":"SLICE_106/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CO0",
            "phy_name":"SLICE_106/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127480",
            "phy_name":"vga_driver/n127480"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CI1",
            "phy_name":"SLICE_106/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CO1",
            "phy_name":"SLICE_106/COUT1"
        },
        "arrive":16.003,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114477",
            "phy_name":"vga_driver/n114477"
        },
        "arrive":18.078,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/CI0",
            "phy_name":"SLICE_105/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/CO0",
            "phy_name":"SLICE_105/COUT0"
        },
        "arrive":18.356,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127483",
            "phy_name":"vga_driver/n127483"
        },
        "arrive":18.356,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/CI1",
            "phy_name":"SLICE_105/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/CO1",
            "phy_name":"SLICE_105/COUT1"
        },
        "arrive":18.634,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114479",
            "phy_name":"vga_driver/n114479"
        },
        "arrive":20.709,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_11/D0",
            "phy_name":"SLICE_104/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_11/S0",
            "phy_name":"SLICE_104/F0"
        },
        "arrive":21.186,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[9]",
            "phy_name":"vga_driver/n45[9]"
        },
        "arrive":23.261,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_447__i0/CK->vga_driver/h_count_447__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  15      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_447_add_4_1/C1->vga_driver/h_count_447_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n114471                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_447_add_4_3/CI0->vga_driver/h_count_447_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n127474                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_447_add_4_3/CI1->vga_driver/h_count_447_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n114473                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_447_add_4_5/CI0->vga_driver/h_count_447_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n127477                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_447_add_4_5/CI1->vga_driver/h_count_447_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n114475                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_447_add_4_7/CI0->vga_driver/h_count_447_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n127480                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_447_add_4_7/CI1->vga_driver/h_count_447_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n114477                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_447_add_4_9/CI0->vga_driver/h_count_447_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.356  2       
vga_driver/n127483                                        NET DELAY            0.000        18.356  1       
vga_driver/h_count_447_add_4_9/CI1->vga_driver/h_count_447_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.634  2       
vga_driver/n114479                                        NET DELAY            2.075        20.709  1       
vga_driver/h_count_447_add_4_11/D0->vga_driver/h_count_447_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.186  1       
vga_driver/n45[9]                                         NET DELAY            2.075        23.261  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i9/CK",
        "phy_name":"SLICE_104/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.705 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             18.896
-------------------------------------------   ------
End-of-path arrival time( ns )                23.196

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_219/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_219/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/D",
        "phy_name":"SLICE_220/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_219/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_219/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_115/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_115/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114544",
            "phy_name":"vga_driver/n114544"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_114/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_114/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127039",
            "phy_name":"vga_driver/n127039"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_114/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_114/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114546",
            "phy_name":"vga_driver/n114546"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_113/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_113/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127042",
            "phy_name":"vga_driver/n127042"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_113/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_113/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114548",
            "phy_name":"vga_driver/n114548"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_112/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_112/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127045",
            "phy_name":"vga_driver/n127045"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI1",
            "phy_name":"SLICE_112/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO1",
            "phy_name":"SLICE_112/COUT1"
        },
        "arrive":16.017,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114550",
            "phy_name":"vga_driver/n114550"
        },
        "arrive":18.092,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_9/D0",
            "phy_name":"SLICE_111/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_9/S0",
            "phy_name":"SLICE_111/F0"
        },
        "arrive":18.569,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[7]",
            "phy_name":"vga_driver/n57[7]"
        },
        "arrive":20.644,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i9741_2_lut/A",
            "phy_name":"SLICE_220/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i9741_2_lut/Z",
            "phy_name":"SLICE_220/F0"
        },
        "arrive":21.121,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[7]",
            "phy_name":"vga_driver/n38[7]"
        },
        "arrive":23.196,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n114544                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n127039                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n114546                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n127042                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n114548                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n127045                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/CI1->vga_driver/add_28_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.017  2       
vga_driver/n114550                                        NET DELAY            2.075        18.092  1       
vga_driver/add_28_add_5_9/D0->vga_driver/add_28_add_5_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.569  1       
vga_driver/n57[7]                                         NET DELAY            2.075        20.644  1       
vga_driver/i9741_2_lut/A->vga_driver/i9741_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        21.121  1       
vga_driver/n38[7]                                         NET DELAY            2.075        23.196  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_220/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i0/Q
Path End         : vga_driver/h_count_447__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.993 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.608
-------------------------------------------   ------
End-of-path arrival time( ns )                20.908

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/Q",
        "phy_name":"SLICE_109/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i8/D",
        "phy_name":"SLICE_105/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i0/CK",
            "phy_name":"SLICE_109/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i0/Q",
            "phy_name":"SLICE_109/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/C1",
            "phy_name":"SLICE_109/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114471",
            "phy_name":"vga_driver/n114471"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127474",
            "phy_name":"vga_driver/n127474"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114473",
            "phy_name":"vga_driver/n114473"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127477",
            "phy_name":"vga_driver/n127477"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI1",
            "phy_name":"SLICE_107/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO1",
            "phy_name":"SLICE_107/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114475",
            "phy_name":"vga_driver/n114475"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CI0",
            "phy_name":"SLICE_106/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CO0",
            "phy_name":"SLICE_106/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127480",
            "phy_name":"vga_driver/n127480"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CI1",
            "phy_name":"SLICE_106/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CO1",
            "phy_name":"SLICE_106/COUT1"
        },
        "arrive":16.003,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114477",
            "phy_name":"vga_driver/n114477"
        },
        "arrive":18.078,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/CI0",
            "phy_name":"SLICE_105/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/CO0",
            "phy_name":"SLICE_105/COUT0"
        },
        "arrive":18.356,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127483",
            "phy_name":"vga_driver/n127483"
        },
        "arrive":18.356,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/D1",
            "phy_name":"SLICE_105/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/S1",
            "phy_name":"SLICE_105/F1"
        },
        "arrive":18.833,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[8]",
            "phy_name":"vga_driver/n45[8]"
        },
        "arrive":20.908,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_447__i0/CK->vga_driver/h_count_447__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  15      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_447_add_4_1/C1->vga_driver/h_count_447_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n114471                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_447_add_4_3/CI0->vga_driver/h_count_447_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n127474                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_447_add_4_3/CI1->vga_driver/h_count_447_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n114473                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_447_add_4_5/CI0->vga_driver/h_count_447_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n127477                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_447_add_4_5/CI1->vga_driver/h_count_447_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n114475                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_447_add_4_7/CI0->vga_driver/h_count_447_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n127480                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_447_add_4_7/CI1->vga_driver/h_count_447_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n114477                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_447_add_4_9/CI0->vga_driver/h_count_447_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.356  2       
vga_driver/n127483                                        NET DELAY            0.000        18.356  1       
vga_driver/h_count_447_add_4_9/D1->vga_driver/h_count_447_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        18.833  1       
vga_driver/n45[8]                                         NET DELAY            2.075        20.908  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 9
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.058 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.543
-------------------------------------------   ------
End-of-path arrival time( ns )                20.843

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_219/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_219/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/D",
        "phy_name":"SLICE_228/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_219/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_219/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_115/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_115/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114544",
            "phy_name":"vga_driver/n114544"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_114/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_114/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127039",
            "phy_name":"vga_driver/n127039"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_114/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_114/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114546",
            "phy_name":"vga_driver/n114546"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_113/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_113/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127042",
            "phy_name":"vga_driver/n127042"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_113/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_113/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114548",
            "phy_name":"vga_driver/n114548"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/CI0",
            "phy_name":"SLICE_112/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/CO0",
            "phy_name":"SLICE_112/COUT0"
        },
        "arrive":15.739,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127045",
            "phy_name":"vga_driver/n127045"
        },
        "arrive":15.739,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/D1",
            "phy_name":"SLICE_112/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/S1",
            "phy_name":"SLICE_112/F1"
        },
        "arrive":16.216,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[6]",
            "phy_name":"vga_driver/n57[6]"
        },
        "arrive":18.291,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i9742_2_lut/A",
            "phy_name":"SLICE_228/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i9742_2_lut/Z",
            "phy_name":"SLICE_228/F0"
        },
        "arrive":18.768,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[6]",
            "phy_name":"vga_driver/n38[6]"
        },
        "arrive":20.843,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n114544                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n127039                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n114546                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n127042                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n114548                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/CI0->vga_driver/add_28_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.739  2       
vga_driver/n127045                                        NET DELAY            0.000        15.739  1       
vga_driver/add_28_add_5_7/D1->vga_driver/add_28_add_5_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.216  1       
vga_driver/n57[6]                                         NET DELAY            2.075        18.291  1       
vga_driver/i9742_2_lut/A->vga_driver/i9742_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.768  1       
vga_driver/n38[6]                                         NET DELAY            2.075        20.843  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"SLICE_228/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i0/Q
Path End         : vga_driver/h_count_447__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.271 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.330
-------------------------------------------   ------
End-of-path arrival time( ns )                20.630

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/Q",
        "phy_name":"SLICE_109/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/D",
        "phy_name":"SLICE_105/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i0/CK",
            "phy_name":"SLICE_109/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i0/Q",
            "phy_name":"SLICE_109/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/C1",
            "phy_name":"SLICE_109/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114471",
            "phy_name":"vga_driver/n114471"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127474",
            "phy_name":"vga_driver/n127474"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114473",
            "phy_name":"vga_driver/n114473"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127477",
            "phy_name":"vga_driver/n127477"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI1",
            "phy_name":"SLICE_107/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO1",
            "phy_name":"SLICE_107/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114475",
            "phy_name":"vga_driver/n114475"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CI0",
            "phy_name":"SLICE_106/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CO0",
            "phy_name":"SLICE_106/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127480",
            "phy_name":"vga_driver/n127480"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CI1",
            "phy_name":"SLICE_106/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CO1",
            "phy_name":"SLICE_106/COUT1"
        },
        "arrive":16.003,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114477",
            "phy_name":"vga_driver/n114477"
        },
        "arrive":18.078,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/D0",
            "phy_name":"SLICE_105/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_9/S0",
            "phy_name":"SLICE_105/F0"
        },
        "arrive":18.555,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[7]",
            "phy_name":"vga_driver/n45[7]"
        },
        "arrive":20.630,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_447__i0/CK->vga_driver/h_count_447__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  15      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_447_add_4_1/C1->vga_driver/h_count_447_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n114471                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_447_add_4_3/CI0->vga_driver/h_count_447_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n127474                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_447_add_4_3/CI1->vga_driver/h_count_447_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n114473                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_447_add_4_5/CI0->vga_driver/h_count_447_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n127477                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_447_add_4_5/CI1->vga_driver/h_count_447_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n114475                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_447_add_4_7/CI0->vga_driver/h_count_447_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n127480                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_447_add_4_7/CI1->vga_driver/h_count_447_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.003  2       
vga_driver/n114477                                        NET DELAY            2.075        18.078  1       
vga_driver/h_count_447_add_4_9/D0->vga_driver/h_count_447_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.555  1       
vga_driver/n45[7]                                         NET DELAY            2.075        20.630  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 8
Delay Ratio      : 76.5% (route), 23.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.336 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             16.265
-------------------------------------------   ------
End-of-path arrival time( ns )                20.565

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_219/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_219/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/D",
        "phy_name":"SLICE_225/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_219/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_219/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_115/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_115/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114544",
            "phy_name":"vga_driver/n114544"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_114/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_114/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127039",
            "phy_name":"vga_driver/n127039"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_114/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_114/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114546",
            "phy_name":"vga_driver/n114546"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_113/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_113/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127042",
            "phy_name":"vga_driver/n127042"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI1",
            "phy_name":"SLICE_113/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO1",
            "phy_name":"SLICE_113/COUT1"
        },
        "arrive":13.386,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114548",
            "phy_name":"vga_driver/n114548"
        },
        "arrive":15.461,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_7/D0",
            "phy_name":"SLICE_112/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_7/S0",
            "phy_name":"SLICE_112/F0"
        },
        "arrive":15.938,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[5]",
            "phy_name":"vga_driver/n57[5]"
        },
        "arrive":18.013,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i9743_2_lut/A",
            "phy_name":"SLICE_225/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i9743_2_lut/Z",
            "phy_name":"SLICE_225/F0"
        },
        "arrive":18.490,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[5]",
            "phy_name":"vga_driver/n38[5]"
        },
        "arrive":20.565,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n114544                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n127039                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n114546                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n127042                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/CI1->vga_driver/add_28_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.386  2       
vga_driver/n114548                                        NET DELAY            2.075        15.461  1       
vga_driver/add_28_add_5_7/D0->vga_driver/add_28_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        15.938  1       
vga_driver/n57[5]                                         NET DELAY            2.075        18.013  1       
vga_driver/i9743_2_lut/A->vga_driver/i9743_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        18.490  1       
vga_driver/n38[5]                                         NET DELAY            2.075        20.565  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_225/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i0/Q
Path End         : vga_driver/h_count_447__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 8
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.624 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             13.977
-------------------------------------------   ------
End-of-path arrival time( ns )                18.277

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/Q",
        "phy_name":"SLICE_109/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i6/D",
        "phy_name":"SLICE_106/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i0/CK",
            "phy_name":"SLICE_109/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i0/Q",
            "phy_name":"SLICE_109/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/C1",
            "phy_name":"SLICE_109/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/CO1",
            "phy_name":"SLICE_109/COUT1"
        },
        "arrive":8.110,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114471",
            "phy_name":"vga_driver/n114471"
        },
        "arrive":10.185,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI0",
            "phy_name":"SLICE_108/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO0",
            "phy_name":"SLICE_108/COUT0"
        },
        "arrive":10.463,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127474",
            "phy_name":"vga_driver/n127474"
        },
        "arrive":10.463,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CI1",
            "phy_name":"SLICE_108/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/CO1",
            "phy_name":"SLICE_108/COUT1"
        },
        "arrive":10.741,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114473",
            "phy_name":"vga_driver/n114473"
        },
        "arrive":12.816,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI0",
            "phy_name":"SLICE_107/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO0",
            "phy_name":"SLICE_107/COUT0"
        },
        "arrive":13.094,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127477",
            "phy_name":"vga_driver/n127477"
        },
        "arrive":13.094,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CI1",
            "phy_name":"SLICE_107/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/CO1",
            "phy_name":"SLICE_107/COUT1"
        },
        "arrive":13.372,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114475",
            "phy_name":"vga_driver/n114475"
        },
        "arrive":15.447,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CI0",
            "phy_name":"SLICE_106/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/CO0",
            "phy_name":"SLICE_106/COUT0"
        },
        "arrive":15.725,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127480",
            "phy_name":"vga_driver/n127480"
        },
        "arrive":15.725,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/D1",
            "phy_name":"SLICE_106/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_7/S1",
            "phy_name":"SLICE_106/F1"
        },
        "arrive":16.202,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[6]",
            "phy_name":"vga_driver/n45[6]"
        },
        "arrive":18.277,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/h_count_447__i0/CK->vga_driver/h_count_447__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         5.691  15      
pixel_col[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/h_count_447_add_4_1/C1->vga_driver/h_count_447_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         8.110  2       
vga_driver/n114471                                        NET DELAY            2.075        10.185  1       
vga_driver/h_count_447_add_4_3/CI0->vga_driver/h_count_447_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.463  2       
vga_driver/n127474                                        NET DELAY            0.000        10.463  1       
vga_driver/h_count_447_add_4_3/CI1->vga_driver/h_count_447_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.741  2       
vga_driver/n114473                                        NET DELAY            2.075        12.816  1       
vga_driver/h_count_447_add_4_5/CI0->vga_driver/h_count_447_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.094  2       
vga_driver/n127477                                        NET DELAY            0.000        13.094  1       
vga_driver/h_count_447_add_4_5/CI1->vga_driver/h_count_447_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.372  2       
vga_driver/n114475                                        NET DELAY            2.075        15.447  1       
vga_driver/h_count_447_add_4_7/CI0->vga_driver/h_count_447_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.725  2       
vga_driver/n127480                                        NET DELAY            0.000        15.725  1       
vga_driver/h_count_447_add_4_7/D1->vga_driver/h_count_447_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.202  1       
vga_driver/n45[6]                                         NET DELAY            2.075        18.277  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i5/CK",
        "phy_name":"SLICE_106/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 7
Delay Ratio      : 74.6% (route), 25.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.689 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                             13.912
-------------------------------------------   ------
End-of-path arrival time( ns )                18.212

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_219/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/Q",
        "phy_name":"SLICE_219/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/D",
        "phy_name":"SLICE_221/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i0/CK",
            "phy_name":"SLICE_219/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i0/Q",
            "phy_name":"SLICE_219/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[0]",
            "phy_name":"pixel_row[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_1/B1",
            "phy_name":"SLICE_115/B1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_1/CO1",
            "phy_name":"SLICE_115/COUT1"
        },
        "arrive":8.124,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114544",
            "phy_name":"vga_driver/n114544"
        },
        "arrive":10.199,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI0",
            "phy_name":"SLICE_114/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO0",
            "phy_name":"SLICE_114/COUT0"
        },
        "arrive":10.477,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127039",
            "phy_name":"vga_driver/n127039"
        },
        "arrive":10.477,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_3/CI1",
            "phy_name":"SLICE_114/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_3/CO1",
            "phy_name":"SLICE_114/COUT1"
        },
        "arrive":10.755,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n114546",
            "phy_name":"vga_driver/n114546"
        },
        "arrive":12.830,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/CI0",
            "phy_name":"SLICE_113/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/CO0",
            "phy_name":"SLICE_113/COUT0"
        },
        "arrive":13.108,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n127042",
            "phy_name":"vga_driver/n127042"
        },
        "arrive":13.108,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_28_add_5_5/D1",
            "phy_name":"SLICE_113/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_28_add_5_5/S1",
            "phy_name":"SLICE_113/F1"
        },
        "arrive":13.585,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n57[4]",
            "phy_name":"vga_driver/n57[4]"
        },
        "arrive":15.660,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i9744_2_lut/A",
            "phy_name":"SLICE_221/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i9744_2_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":16.137,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[4]",
            "phy_name":"vga_driver/n38[4]"
        },
        "arrive":18.212,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  17      
pixel_row[0]                                              NET DELAY            2.075         7.766  1       
vga_driver/add_28_add_5_1/B1->vga_driver/add_28_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358         8.124  2       
vga_driver/n114544                                        NET DELAY            2.075        10.199  1       
vga_driver/add_28_add_5_3/CI0->vga_driver/add_28_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.477  2       
vga_driver/n127039                                        NET DELAY            0.000        10.477  1       
vga_driver/add_28_add_5_3/CI1->vga_driver/add_28_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        10.755  2       
vga_driver/n114546                                        NET DELAY            2.075        12.830  1       
vga_driver/add_28_add_5_5/CI0->vga_driver/add_28_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.108  2       
vga_driver/n127042                                        NET DELAY            0.000        13.108  1       
vga_driver/add_28_add_5_5/D1->vga_driver/add_28_add_5_5/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        13.585  1       
vga_driver/n57[4]                                         NET DELAY            2.075        15.660  1       
vga_driver/i9744_2_lut/A->vga_driver/i9744_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        16.137  1       
vga_driver/n38[4]                                         NET DELAY            2.075        18.212  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
24 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i14/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 58.633 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       24.501
-------------------------------------   ------
End-of-path arrival time( ns )          26.576

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i14/D",
        "phy_name":"SLICE_103/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127498",
            "phy_name":"n127498"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114436",
            "phy_name":"n114436"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI0",
            "phy_name":"SLICE_55/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO0",
            "phy_name":"SLICE_55/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127501",
            "phy_name":"n127501"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI1",
            "phy_name":"SLICE_55/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO1",
            "phy_name":"SLICE_55/COUT1"
        },
        "arrive":19.040,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114438",
            "phy_name":"n114438"
        },
        "arrive":21.115,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_13/CI0",
            "phy_name":"SLICE_116/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_13/CO0",
            "phy_name":"SLICE_116/COUT0"
        },
        "arrive":21.393,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127504",
            "phy_name":"n127504"
        },
        "arrive":21.393,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_13/CI1",
            "phy_name":"SLICE_116/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_13/CO1",
            "phy_name":"SLICE_116/COUT1"
        },
        "arrive":21.671,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114440",
            "phy_name":"n114440"
        },
        "arrive":23.746,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_15/CI0",
            "phy_name":"SLICE_103/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_15/CO0",
            "phy_name":"SLICE_103/COUT0"
        },
        "arrive":24.024,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127507",
            "phy_name":"n127507"
        },
        "arrive":24.024,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_15/D1",
            "phy_name":"SLICE_103/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_15/S1",
            "phy_name":"SLICE_103/F1"
        },
        "arrive":24.501,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n66",
            "phy_name":"n66"
        },
        "arrive":26.576,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/CI0->timer_clock_446_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n127498                                                   NET DELAY            0.000        16.131  1       
timer_clock_446_add_4_9/CI1->timer_clock_446_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n114436                                                   NET DELAY            2.075        18.484  1       
timer_clock_446_add_4_11/CI0->timer_clock_446_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n127501                                                   NET DELAY            0.000        18.762  1       
timer_clock_446_add_4_11/CI1->timer_clock_446_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n114438                                                   NET DELAY            2.075        21.115  1       
timer_clock_446_add_4_13/CI0->timer_clock_446_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n127504                                                   NET DELAY            0.000        21.393  1       
timer_clock_446_add_4_13/CI1->timer_clock_446_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.671  2       
n114440                                                   NET DELAY            2.075        23.746  1       
timer_clock_446_add_4_15/CI0->timer_clock_446_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        24.024  2       
n127507                                                   NET DELAY            0.000        24.024  1       
timer_clock_446_add_4_15/D1->timer_clock_446_add_4_15/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        24.501  1       
n66                                                       NET DELAY            2.075        26.576  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i13/CK",
        "phy_name":"SLICE_103/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i13/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 15
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 58.911 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       24.223
-------------------------------------   ------
End-of-path arrival time( ns )          26.298

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i13/D",
        "phy_name":"SLICE_103/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127498",
            "phy_name":"n127498"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114436",
            "phy_name":"n114436"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI0",
            "phy_name":"SLICE_55/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO0",
            "phy_name":"SLICE_55/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127501",
            "phy_name":"n127501"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI1",
            "phy_name":"SLICE_55/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO1",
            "phy_name":"SLICE_55/COUT1"
        },
        "arrive":19.040,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114438",
            "phy_name":"n114438"
        },
        "arrive":21.115,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_13/CI0",
            "phy_name":"SLICE_116/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_13/CO0",
            "phy_name":"SLICE_116/COUT0"
        },
        "arrive":21.393,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127504",
            "phy_name":"n127504"
        },
        "arrive":21.393,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_13/CI1",
            "phy_name":"SLICE_116/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_13/CO1",
            "phy_name":"SLICE_116/COUT1"
        },
        "arrive":21.671,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114440",
            "phy_name":"n114440"
        },
        "arrive":23.746,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_15/D0",
            "phy_name":"SLICE_103/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_15/S0",
            "phy_name":"SLICE_103/F0"
        },
        "arrive":24.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n67_2",
            "phy_name":"n67_2"
        },
        "arrive":26.298,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/CI0->timer_clock_446_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n127498                                                   NET DELAY            0.000        16.131  1       
timer_clock_446_add_4_9/CI1->timer_clock_446_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n114436                                                   NET DELAY            2.075        18.484  1       
timer_clock_446_add_4_11/CI0->timer_clock_446_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n127501                                                   NET DELAY            0.000        18.762  1       
timer_clock_446_add_4_11/CI1->timer_clock_446_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n114438                                                   NET DELAY            2.075        21.115  1       
timer_clock_446_add_4_13/CI0->timer_clock_446_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n127504                                                   NET DELAY            0.000        21.393  1       
timer_clock_446_add_4_13/CI1->timer_clock_446_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.671  2       
n114440                                                   NET DELAY            2.075        23.746  1       
timer_clock_446_add_4_15/D0->timer_clock_446_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.223  1       
n67_2                                                     NET DELAY            2.075        26.298  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i13/CK",
        "phy_name":"SLICE_103/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i12/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.264 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.870
-------------------------------------   ------
End-of-path arrival time( ns )          23.945

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i12/D",
        "phy_name":"SLICE_116/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127498",
            "phy_name":"n127498"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114436",
            "phy_name":"n114436"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI0",
            "phy_name":"SLICE_55/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO0",
            "phy_name":"SLICE_55/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127501",
            "phy_name":"n127501"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI1",
            "phy_name":"SLICE_55/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO1",
            "phy_name":"SLICE_55/COUT1"
        },
        "arrive":19.040,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114438",
            "phy_name":"n114438"
        },
        "arrive":21.115,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_13/CI0",
            "phy_name":"SLICE_116/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_13/CO0",
            "phy_name":"SLICE_116/COUT0"
        },
        "arrive":21.393,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127504",
            "phy_name":"n127504"
        },
        "arrive":21.393,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_13/D1",
            "phy_name":"SLICE_116/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_13/S1",
            "phy_name":"SLICE_116/F1"
        },
        "arrive":21.870,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n68",
            "phy_name":"n68"
        },
        "arrive":23.945,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/CI0->timer_clock_446_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n127498                                                   NET DELAY            0.000        16.131  1       
timer_clock_446_add_4_9/CI1->timer_clock_446_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n114436                                                   NET DELAY            2.075        18.484  1       
timer_clock_446_add_4_11/CI0->timer_clock_446_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n127501                                                   NET DELAY            0.000        18.762  1       
timer_clock_446_add_4_11/CI1->timer_clock_446_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n114438                                                   NET DELAY            2.075        21.115  1       
timer_clock_446_add_4_13/CI0->timer_clock_446_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n127504                                                   NET DELAY            0.000        21.393  1       
timer_clock_446_add_4_13/D1->timer_clock_446_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.870  1       
n68                                                       NET DELAY            2.075        23.945  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i11/CK",
        "phy_name":"SLICE_116/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i11/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.542 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.592
-------------------------------------   ------
End-of-path arrival time( ns )          23.667

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i11/D",
        "phy_name":"SLICE_116/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127498",
            "phy_name":"n127498"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114436",
            "phy_name":"n114436"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI0",
            "phy_name":"SLICE_55/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO0",
            "phy_name":"SLICE_55/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127501",
            "phy_name":"n127501"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI1",
            "phy_name":"SLICE_55/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO1",
            "phy_name":"SLICE_55/COUT1"
        },
        "arrive":19.040,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114438",
            "phy_name":"n114438"
        },
        "arrive":21.115,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_13/D0",
            "phy_name":"SLICE_116/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_13/S0",
            "phy_name":"SLICE_116/F0"
        },
        "arrive":21.592,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n69",
            "phy_name":"n69"
        },
        "arrive":23.667,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/CI0->timer_clock_446_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n127498                                                   NET DELAY            0.000        16.131  1       
timer_clock_446_add_4_9/CI1->timer_clock_446_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n114436                                                   NET DELAY            2.075        18.484  1       
timer_clock_446_add_4_11/CI0->timer_clock_446_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n127501                                                   NET DELAY            0.000        18.762  1       
timer_clock_446_add_4_11/CI1->timer_clock_446_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n114438                                                   NET DELAY            2.075        21.115  1       
timer_clock_446_add_4_13/D0->timer_clock_446_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.592  1       
n69                                                       NET DELAY            2.075        23.667  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i11/CK",
        "phy_name":"SLICE_116/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.895 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       19.239
-------------------------------------   ------
End-of-path arrival time( ns )          21.314

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i10/D",
        "phy_name":"SLICE_55/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127498",
            "phy_name":"n127498"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114436",
            "phy_name":"n114436"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/CI0",
            "phy_name":"SLICE_55/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/CO0",
            "phy_name":"SLICE_55/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127501",
            "phy_name":"n127501"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/D1",
            "phy_name":"SLICE_55/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/S1",
            "phy_name":"SLICE_55/F1"
        },
        "arrive":19.239,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n70",
            "phy_name":"n70"
        },
        "arrive":21.314,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/CI0->timer_clock_446_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n127498                                                   NET DELAY            0.000        16.131  1       
timer_clock_446_add_4_9/CI1->timer_clock_446_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n114436                                                   NET DELAY            2.075        18.484  1       
timer_clock_446_add_4_11/CI0->timer_clock_446_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n127501                                                   NET DELAY            0.000        18.762  1       
timer_clock_446_add_4_11/D1->timer_clock_446_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.239  1       
n70                                                       NET DELAY            2.075        21.314  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i9/CK",
        "phy_name":"SLICE_55/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.173 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       18.961
-------------------------------------   ------
End-of-path arrival time( ns )          21.036

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i9/D",
        "phy_name":"SLICE_55/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127498",
            "phy_name":"n127498"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114436",
            "phy_name":"n114436"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_11/D0",
            "phy_name":"SLICE_55/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_11/S0",
            "phy_name":"SLICE_55/F0"
        },
        "arrive":18.961,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n71",
            "phy_name":"n71"
        },
        "arrive":21.036,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/CI0->timer_clock_446_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n127498                                                   NET DELAY            0.000        16.131  1       
timer_clock_446_add_4_9/CI1->timer_clock_446_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n114436                                                   NET DELAY            2.075        18.484  1       
timer_clock_446_add_4_11/D0->timer_clock_446_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.961  1       
n71                                                       NET DELAY            2.075        21.036  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i9/CK",
        "phy_name":"SLICE_55/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.526 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       16.608
-------------------------------------   ------
End-of-path arrival time( ns )          18.683

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i8/D",
        "phy_name":"SLICE_56/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127498",
            "phy_name":"n127498"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/D1",
            "phy_name":"SLICE_56/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/S1",
            "phy_name":"SLICE_56/F1"
        },
        "arrive":16.608,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n72",
            "phy_name":"n72"
        },
        "arrive":18.683,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/CI0->timer_clock_446_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n127498                                                   NET DELAY            0.000        16.131  1       
timer_clock_446_add_4_9/D1->timer_clock_446_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.608  1       
n72                                                       NET DELAY            2.075        18.683  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.804 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       16.330
-------------------------------------   ------
End-of-path arrival time( ns )          18.405

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/D",
        "phy_name":"SLICE_56/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/CO1",
            "phy_name":"SLICE_60/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114428",
            "phy_name":"n114428"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI0",
            "phy_name":"SLICE_59/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO0",
            "phy_name":"SLICE_59/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127489",
            "phy_name":"n127489"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/CI1",
            "phy_name":"SLICE_59/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/CO1",
            "phy_name":"SLICE_59/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114430",
            "phy_name":"n114430"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127492",
            "phy_name":"n127492"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114432",
            "phy_name":"n114432"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n127495",
            "phy_name":"n127495"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n114434",
            "phy_name":"n114434"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/D0",
            "phy_name":"SLICE_56/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/S0",
            "phy_name":"SLICE_56/F0"
        },
        "arrive":16.330,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n73",
            "phy_name":"n73"
        },
        "arrive":18.405,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n114428                                                   NET DELAY            2.075         7.960  1       
timer_clock_446_add_4_3/CI0->timer_clock_446_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n127489                                                   NET DELAY            0.000         8.238  1       
timer_clock_446_add_4_3/CI1->timer_clock_446_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n114430                                                   NET DELAY            2.075        10.591  1       
timer_clock_446_add_4_5/CI0->timer_clock_446_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n127492                                                   NET DELAY            0.000        10.869  1       
timer_clock_446_add_4_5/CI1->timer_clock_446_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n114432                                                   NET DELAY            2.075        13.222  1       
timer_clock_446_add_4_7/CI0->timer_clock_446_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n127495                                                   NET DELAY            0.000        13.500  1       
timer_clock_446_add_4_7/CI1->timer_clock_446_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n114434                                                   NET DELAY            2.075        15.853  1       
timer_clock_446_add_4_9/D0->timer_clock_446_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        16.330  1       
n73                                                       NET DELAY            2.075        18.405  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i7/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 6
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.908 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       16.226
-------------------------------------   ------
End-of-path arrival time( ns )          18.301

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/Q",
        "phy_name":"SLICE_56/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_231/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i7/CK",
            "phy_name":"SLICE_56/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i7/Q",
            "phy_name":"SLICE_56/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[7]",
            "phy_name":"timer_clock[7]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_4_lut/D",
            "phy_name":"SLICE_2079/D0"
        },
        "pin1":
        {
            "log_name":"i9_4_lut/Z",
            "phy_name":"SLICE_2079/F0"
        },
        "arrive":6.018,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n24",
            "phy_name":"n24"
        },
        "arrive":8.093,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i12_4_lut/B",
            "phy_name":"SLICE_1330/B0"
        },
        "pin1":
        {
            "log_name":"i12_4_lut/Z",
            "phy_name":"SLICE_1330/F0"
        },
        "arrive":8.570,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n27",
            "phy_name":"n27"
        },
        "arrive":10.645,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_1329/B0"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_1329/F0"
        },
        "arrive":11.122,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15_adj_1012",
            "phy_name":"n15_adj_1012"
        },
        "arrive":13.197,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8_4_lut/A",
            "phy_name":"SLICE_1327/A0"
        },
        "pin1":
        {
            "log_name":"i8_4_lut/Z",
            "phy_name":"SLICE_1327/F0"
        },
        "arrive":13.674,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107003",
            "phy_name":"n107003"
        },
        "arrive":15.749,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_135/B",
            "phy_name":"SLICE_231/B0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_135/Z",
            "phy_name":"SLICE_231/F0"
        },
        "arrive":16.226,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n106393",
            "phy_name":"n106393"
        },
        "arrive":18.301,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i7/CK   timer_clock_446__i8/CK}->timer_clock_446__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[7]                                            NET DELAY        2.075         5.541  1       
i9_4_lut/D->i9_4_lut/Z                    SLICE           D0_TO_F0_DELAY   0.477         6.018  1       
n24                                                       NET DELAY        2.075         8.093  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE           B0_TO_F0_DELAY   0.477         8.570  1       
n27                                                       NET DELAY        2.075        10.645  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477        11.122  1       
n15_adj_1012                                              NET DELAY        2.075        13.197  1       
i8_4_lut/A->i8_4_lut/Z                    SLICE           A0_TO_F0_DELAY   0.477        13.674  9       
n107003                                                   NET DELAY        2.075        15.749  1       
i1_2_lut_adj_135/B->i1_2_lut_adj_135/Z    SLICE           B0_TO_F0_DELAY   0.477        16.226  1       
n106393                                                   NET DELAY        2.075        18.301  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_231/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i7/Q
Path End         : {timer_clock_446__i11/SR   timer_clock_446__i12/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.156 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       13.647
-------------------------------------   ------
End-of-path arrival time( ns )          15.722

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/Q",
        "phy_name":"SLICE_56/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock_446__i11/SR   timer_clock_446__i12/SR}",
        "phy_name":"SLICE_116/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i7/CK",
            "phy_name":"SLICE_56/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i7/Q",
            "phy_name":"SLICE_56/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[7]",
            "phy_name":"timer_clock[7]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_4_lut/D",
            "phy_name":"SLICE_2079/D0"
        },
        "pin1":
        {
            "log_name":"i9_4_lut/Z",
            "phy_name":"SLICE_2079/F0"
        },
        "arrive":6.018,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n24",
            "phy_name":"n24"
        },
        "arrive":8.093,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i12_4_lut/B",
            "phy_name":"SLICE_1330/B0"
        },
        "pin1":
        {
            "log_name":"i12_4_lut/Z",
            "phy_name":"SLICE_1330/F0"
        },
        "arrive":8.570,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n27",
            "phy_name":"n27"
        },
        "arrive":10.645,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i6_4_lut/B",
            "phy_name":"SLICE_1329/B0"
        },
        "pin1":
        {
            "log_name":"i6_4_lut/Z",
            "phy_name":"SLICE_1329/F0"
        },
        "arrive":11.122,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15_adj_1012",
            "phy_name":"n15_adj_1012"
        },
        "arrive":13.197,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i8_4_lut/A",
            "phy_name":"SLICE_1327/A0"
        },
        "pin1":
        {
            "log_name":"i8_4_lut/Z",
            "phy_name":"SLICE_1327/F0"
        },
        "arrive":13.647,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107003",
            "phy_name":"n107003"
        },
        "arrive":15.722,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i7/CK   timer_clock_446__i8/CK}->timer_clock_446__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[7]                                            NET DELAY        2.075         5.541  1       
i9_4_lut/D->i9_4_lut/Z                    SLICE           D0_TO_F0_DELAY   0.477         6.018  1       
n24                                                       NET DELAY        2.075         8.093  1       
i12_4_lut/B->i12_4_lut/Z                  SLICE           B0_TO_F0_DELAY   0.477         8.570  1       
n27                                                       NET DELAY        2.075        10.645  1       
i6_4_lut/B->i6_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477        11.122  1       
n15_adj_1012                                              NET DELAY        2.075        13.197  1       
i8_4_lut/A->i8_4_lut/Z                    SLICE           A0_TO_F0_DELAY   0.450        13.647  9       
n107003                                                   NET DELAY        2.075        15.722  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i11/CK",
        "phy_name":"SLICE_116/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
36 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i0/Q
Path End         : vga_driver/h_count_447__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/Q",
        "phy_name":"SLICE_109/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/D",
        "phy_name":"SLICE_109/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i0/CK",
            "phy_name":"SLICE_109/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i0/Q",
            "phy_name":"SLICE_109/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/C1",
            "phy_name":"SLICE_109/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_1/S1",
            "phy_name":"SLICE_109/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[0]",
            "phy_name":"vga_driver/n45[0]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_447__i0/CK->vga_driver/h_count_447__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  15      
pixel_col[0]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_447_add_4_1/C1->vga_driver/h_count_447_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i0/CK",
        "phy_name":"SLICE_109/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i1/Q
Path End         : vga_driver/h_count_447__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i1/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i1/Q",
        "phy_name":"SLICE_108/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i1/D",
        "phy_name":"SLICE_108/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i1/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i1/Q",
            "phy_name":"SLICE_108/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/C0",
            "phy_name":"SLICE_108/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/S0",
            "phy_name":"SLICE_108/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i1/CK   vga_driver/h_count_447__i2/CK}->vga_driver/h_count_447__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  15      
pixel_col[1]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_447_add_4_3/C0->vga_driver/h_count_447_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i1/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i2/Q
Path End         : vga_driver/h_count_447__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i1/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i2/Q",
        "phy_name":"SLICE_108/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i2/D",
        "phy_name":"SLICE_108/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i2/CK",
            "phy_name":"SLICE_108/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i2/Q",
            "phy_name":"SLICE_108/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[2]",
            "phy_name":"pixel_col[2]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/C1",
            "phy_name":"SLICE_108/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_3/S1",
            "phy_name":"SLICE_108/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[2]",
            "phy_name":"vga_driver/n45[2]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i1/CK   vga_driver/h_count_447__i2/CK}->vga_driver/h_count_447__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  19      
pixel_col[2]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_447_add_4_3/C1->vga_driver/h_count_447_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[2]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i1/CK",
        "phy_name":"SLICE_108/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i3/Q
Path End         : vga_driver/h_count_447__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i3/CK",
        "phy_name":"SLICE_107/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i3/Q",
        "phy_name":"SLICE_107/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i3/D",
        "phy_name":"SLICE_107/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i3/CK",
            "phy_name":"SLICE_107/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i3/Q",
            "phy_name":"SLICE_107/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[3]",
            "phy_name":"pixel_col[3]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/C0",
            "phy_name":"SLICE_107/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447_add_4_5/S0",
            "phy_name":"SLICE_107/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[3]",
            "phy_name":"vga_driver/n45[3]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i3/CK   vga_driver/h_count_447__i4/CK}->vga_driver/h_count_447__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  22      
pixel_col[3]                                              NET DELAY        2.075         7.766  1       
vga_driver/h_count_447_add_4_5/C0->vga_driver/h_count_447_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[3]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i3/CK",
        "phy_name":"SLICE_107/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i8/Q
Path End         : vga_driver/v_count__i6/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i8/Q",
        "phy_name":"SLICE_105/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/SP",
        "phy_name":"SLICE_228/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i8/CK",
            "phy_name":"SLICE_105/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i8/Q",
            "phy_name":"SLICE_105/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/D",
            "phy_name":"SLICE_2007/D0"
        },
        "pin1":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/Z",
            "phy_name":"SLICE_2007/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n98993",
            "phy_name":"n98993"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i7/CK   vga_driver/h_count_447__i8/CK}->vga_driver/h_count_447__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  16      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
paddle_one/i1_4_lut_4_lut_adj_72/D->paddle_one/i1_4_lut_4_lut_adj_72/Z
                                          SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n98993                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"SLICE_228/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i8/Q
Path End         : vga_driver/v_count__i8/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i8/Q",
        "phy_name":"SLICE_105/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/SP",
        "phy_name":"SLICE_227/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i8/CK",
            "phy_name":"SLICE_105/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i8/Q",
            "phy_name":"SLICE_105/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/D",
            "phy_name":"SLICE_2007/D0"
        },
        "pin1":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/Z",
            "phy_name":"SLICE_2007/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n98993",
            "phy_name":"n98993"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i7/CK   vga_driver/h_count_447__i8/CK}->vga_driver/h_count_447__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  16      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
paddle_one/i1_4_lut_4_lut_adj_72/D->paddle_one/i1_4_lut_4_lut_adj_72/Z
                                          SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n98993                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/CK",
        "phy_name":"SLICE_227/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i8/Q
Path End         : vga_driver/v_count__i9/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i8/Q",
        "phy_name":"SLICE_105/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/SP",
        "phy_name":"SLICE_226/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i8/CK",
            "phy_name":"SLICE_105/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i8/Q",
            "phy_name":"SLICE_105/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/D",
            "phy_name":"SLICE_2007/D0"
        },
        "pin1":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/Z",
            "phy_name":"SLICE_2007/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n98993",
            "phy_name":"n98993"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i7/CK   vga_driver/h_count_447__i8/CK}->vga_driver/h_count_447__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  16      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
paddle_one/i1_4_lut_4_lut_adj_72/D->paddle_one/i1_4_lut_4_lut_adj_72/Z
                                          SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n98993                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/CK",
        "phy_name":"SLICE_226/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i8/Q
Path End         : vga_driver/v_count__i5/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i8/Q",
        "phy_name":"SLICE_105/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/SP",
        "phy_name":"SLICE_225/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i8/CK",
            "phy_name":"SLICE_105/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i8/Q",
            "phy_name":"SLICE_105/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/D",
            "phy_name":"SLICE_2007/D0"
        },
        "pin1":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/Z",
            "phy_name":"SLICE_2007/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n98993",
            "phy_name":"n98993"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i7/CK   vga_driver/h_count_447__i8/CK}->vga_driver/h_count_447__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  16      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
paddle_one/i1_4_lut_4_lut_adj_72/D->paddle_one/i1_4_lut_4_lut_adj_72/Z
                                          SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n98993                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_225/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i8/Q
Path End         : vga_driver/v_count__i1/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i8/Q",
        "phy_name":"SLICE_105/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/SP",
        "phy_name":"SLICE_224/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i8/CK",
            "phy_name":"SLICE_105/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i8/Q",
            "phy_name":"SLICE_105/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/D",
            "phy_name":"SLICE_2007/D0"
        },
        "pin1":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/Z",
            "phy_name":"SLICE_2007/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n98993",
            "phy_name":"n98993"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i7/CK   vga_driver/h_count_447__i8/CK}->vga_driver/h_count_447__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  16      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
paddle_one/i1_4_lut_4_lut_adj_72/D->paddle_one/i1_4_lut_4_lut_adj_72/Z
                                          SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n98993                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_224/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_447__i8/Q
Path End         : vga_driver/v_count__i2/SP
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       4.300
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                      4.300
+ Data Path Delay                              5.991
-------------------------------------------   ------
End-of-path arrival time( ns )                10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i7/CK",
        "phy_name":"SLICE_105/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_447__i8/Q",
        "phy_name":"SLICE_105/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/SP",
        "phy_name":"SLICE_223/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_447__i8/CK",
            "phy_name":"SLICE_105/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_447__i8/Q",
            "phy_name":"SLICE_105/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/D",
            "phy_name":"SLICE_2007/D0"
        },
        "pin1":
        {
            "log_name":"paddle_one/i1_4_lut_4_lut_adj_72/Z",
            "phy_name":"SLICE_2007/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n98993",
            "phy_name":"n98993"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_447__i7/CK   vga_driver/h_count_447__i8/CK}->vga_driver/h_count_447__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  16      
pixel_col[8]                                              NET DELAY        2.075         7.766  1       
paddle_one/i1_4_lut_4_lut_adj_72/D->paddle_one/i1_4_lut_4_lut_adj_72/Z
                                          SLICE           D0_TO_F0_DELAY   0.450         8.216  16      
n98993                                                    NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/CK",
        "phy_name":"SLICE_223/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  16      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  16      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
24 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i0/Q
Path End         : timer_clock_446__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/Q",
        "phy_name":"SLICE_60/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/D",
        "phy_name":"SLICE_60/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i0/CK",
            "phy_name":"SLICE_60/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i0/Q",
            "phy_name":"SLICE_60/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_1/C1",
            "phy_name":"SLICE_60/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_1/S1",
            "phy_name":"SLICE_60/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n80",
            "phy_name":"n80"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_446__i0/CK->timer_clock_446__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_1/C1->timer_clock_446_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n80                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i0/CK",
        "phy_name":"SLICE_60/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i1/Q
Path End         : timer_clock_446__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i1/CK",
        "phy_name":"SLICE_59/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i1/Q",
        "phy_name":"SLICE_59/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i1/D",
        "phy_name":"SLICE_59/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i1/CK",
            "phy_name":"SLICE_59/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i1/Q",
            "phy_name":"SLICE_59/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[1]",
            "phy_name":"timer_clock[1]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/C0",
            "phy_name":"SLICE_59/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/S0",
            "phy_name":"SLICE_59/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n79",
            "phy_name":"n79"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i1/CK   timer_clock_446__i2/CK}->timer_clock_446__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_3/C0->timer_clock_446_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n79                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i1/CK",
        "phy_name":"SLICE_59/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i2/Q
Path End         : timer_clock_446__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i1/CK",
        "phy_name":"SLICE_59/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i2/Q",
        "phy_name":"SLICE_59/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i2/D",
        "phy_name":"SLICE_59/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i2/CK",
            "phy_name":"SLICE_59/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i2/Q",
            "phy_name":"SLICE_59/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[2]",
            "phy_name":"timer_clock[2]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_3/C1",
            "phy_name":"SLICE_59/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_3/S1",
            "phy_name":"SLICE_59/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n78",
            "phy_name":"n78"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i1/CK   timer_clock_446__i2/CK}->timer_clock_446__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[2]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_3/C1->timer_clock_446_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n78                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i1/CK",
        "phy_name":"SLICE_59/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i3/Q
Path End         : timer_clock_446__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i3/CK",
        "phy_name":"SLICE_58/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i3/Q",
        "phy_name":"SLICE_58/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i3/D",
        "phy_name":"SLICE_58/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i3/CK",
            "phy_name":"SLICE_58/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i3/Q",
            "phy_name":"SLICE_58/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[3]",
            "phy_name":"timer_clock[3]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/C0",
            "phy_name":"SLICE_58/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/S0",
            "phy_name":"SLICE_58/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n77",
            "phy_name":"n77"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i3/CK   timer_clock_446__i4/CK}->timer_clock_446__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[3]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_5/C0->timer_clock_446_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n77                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i3/CK",
        "phy_name":"SLICE_58/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i4/Q
Path End         : timer_clock_446__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i3/CK",
        "phy_name":"SLICE_58/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i4/Q",
        "phy_name":"SLICE_58/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i4/D",
        "phy_name":"SLICE_58/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i4/CK",
            "phy_name":"SLICE_58/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i4/Q",
            "phy_name":"SLICE_58/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[4]",
            "phy_name":"timer_clock[4]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_5/C1",
            "phy_name":"SLICE_58/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_5/S1",
            "phy_name":"SLICE_58/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n76",
            "phy_name":"n76"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i3/CK   timer_clock_446__i4/CK}->timer_clock_446__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[4]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_5/C1->timer_clock_446_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n76                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i3/CK",
        "phy_name":"SLICE_58/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i5/Q
Path End         : timer_clock_446__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i5/CK",
        "phy_name":"SLICE_57/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i5/Q",
        "phy_name":"SLICE_57/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i5/D",
        "phy_name":"SLICE_57/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i5/CK",
            "phy_name":"SLICE_57/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i5/Q",
            "phy_name":"SLICE_57/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[5]",
            "phy_name":"timer_clock[5]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/C0",
            "phy_name":"SLICE_57/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/S0",
            "phy_name":"SLICE_57/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n75",
            "phy_name":"n75"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i5/CK   timer_clock_446__i6/CK}->timer_clock_446__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[5]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_7/C0->timer_clock_446_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n75                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i5/CK",
        "phy_name":"SLICE_57/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i6/Q
Path End         : timer_clock_446__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i5/CK",
        "phy_name":"SLICE_57/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i6/Q",
        "phy_name":"SLICE_57/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i6/D",
        "phy_name":"SLICE_57/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i6/CK",
            "phy_name":"SLICE_57/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i6/Q",
            "phy_name":"SLICE_57/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[6]",
            "phy_name":"timer_clock[6]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_7/C1",
            "phy_name":"SLICE_57/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_7/S1",
            "phy_name":"SLICE_57/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n74",
            "phy_name":"n74"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i5/CK   timer_clock_446__i6/CK}->timer_clock_446__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[6]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_7/C1->timer_clock_446_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n74                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i5/CK",
        "phy_name":"SLICE_57/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_231/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"tick_c/Q",
        "phy_name":"SLICE_231/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_231/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tick_c/CK",
            "phy_name":"SLICE_231/CLK"
        },
        "pin1":
        {
            "log_name":"tick_c/Q",
            "phy_name":"SLICE_231/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tick",
            "phy_name":"tick"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_2_lut_adj_135/A",
            "phy_name":"SLICE_231/A0"
        },
        "pin1":
        {
            "log_name":"i1_2_lut_adj_135/Z",
            "phy_name":"SLICE_231/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n106393",
            "phy_name":"n106393"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE           CLK_TO_Q0_DELAY  1.391         3.466  13      
tick                                                      NET DELAY        2.075         5.541  1       
i1_2_lut_adj_135/A->i1_2_lut_adj_135/Z    SLICE           A0_TO_F0_DELAY   0.450         5.991  1       
n106393                                                   NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_231/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i7/Q
Path End         : timer_clock_446__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/Q",
        "phy_name":"SLICE_56/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/D",
        "phy_name":"SLICE_56/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i7/CK",
            "phy_name":"SLICE_56/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i7/Q",
            "phy_name":"SLICE_56/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[7]",
            "phy_name":"timer_clock[7]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/C0",
            "phy_name":"SLICE_56/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/S0",
            "phy_name":"SLICE_56/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n73",
            "phy_name":"n73"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i7/CK   timer_clock_446__i8/CK}->timer_clock_446__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[7]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_9/C0->timer_clock_446_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n73                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_446__i8/Q
Path End         : timer_clock_446__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i8/Q",
        "phy_name":"SLICE_56/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i8/D",
        "phy_name":"SLICE_56/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446__i8/CK",
            "phy_name":"SLICE_56/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_446__i8/Q",
            "phy_name":"SLICE_56/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[8]",
            "phy_name":"timer_clock[8]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_446_add_4_9/C1",
            "phy_name":"SLICE_56/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_446_add_4_9/S1",
            "phy_name":"SLICE_56/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n72",
            "phy_name":"n72"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_446__i7/CK   timer_clock_446__i8/CK}->timer_clock_446__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[8]                                            NET DELAY        2.075         5.541  1       
timer_clock_446_add_4_9/C1->timer_clock_446_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n72                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_446__i7/CK",
        "phy_name":"SLICE_56/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 0;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

