# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../myip_fisr_1.0/hdl/fisr_rtl_ip.v" \
"../../../../myip_fisr_1.0/hdl/myip_fisr_v1_0_S00_AXI.v" \

verilog xil_defaultlib  \
"../../../../myip_fisr_1.0/hdl/myip_fisr_v1_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
