// Seed: 2240685165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wor id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_25;
  wire id_26;
  assign module_1.id_9 = 0;
  assign id_6 = id_15 - -1 == (1'b0);
endmodule
module module_1 #(
    parameter id_10 = 32'd11
) (
    input uwire id_0,
    input tri id_1,
    input tri id_2,
    output supply1 id_3,
    output wire id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    input wor id_8,
    output wor id_9,
    input uwire _id_10
);
  parameter [-1 : id_10] id_12 = 1'b0;
  logic   id_13;
  supply0 id_14 = (id_5 !=? 1) - -1;
  assign id_14 = 1;
  assign id_14 = -1'h0;
  assign id_6  = 1 - id_5;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_14,
      id_14,
      id_13,
      id_14,
      id_12,
      id_14,
      id_12,
      id_13,
      id_13,
      id_12,
      id_14,
      id_12,
      id_12,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_13,
      id_14,
      id_12
  );
endmodule
