// Seed: 2759422069
module module_0 ();
  logic [7:0] id_1;
  assign id_1 = id_1[1'd0];
  wire id_2;
  initial {id_1, id_1[""]} = -1;
endmodule
module module_0 (
    output logic id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    inout supply0 id_4,
    output tri id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9
);
  integer id_11;
  ;
  logic id_12;
  ;
  module_0 modCall_1 ();
  always @(posedge -1 or negedge -1) begin : LABEL_0
    id_0 <= -1;
  end
  wire ["" : module_1[-1 'b0]] id_13;
  integer [-1 : -1] id_14 = -1 * -1 - -1, id_15;
endmodule
