INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/VGA_Color.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Color
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/VGA_640x480.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/Regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/CLZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/ip/dist_iram_ip/sim/dist_iram_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_iram_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/ip/dist_dmem_ip/sim/dist_dmem_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_dmem_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/CPU54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU54
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/io_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sources_1/new/sscomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.srcs/sim_1/new/app_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module app_tb
INFO: [VRFC 10-2458] undeclared symbol vga_r, assumed default net type wire [L:/CPU54/CPU54.srcs/sim_1/new/app_tb.v:76]
INFO: [VRFC 10-2458] undeclared symbol vga_g, assumed default net type wire [L:/CPU54/CPU54.srcs/sim_1/new/app_tb.v:77]
INFO: [VRFC 10-2458] undeclared symbol vga_b, assumed default net type wire [L:/CPU54/CPU54.srcs/sim_1/new/app_tb.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "L:/CPU54/CPU54.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
