#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 24 19:25:04 2024
# Process ID: 945355
# Current directory: /home/duncan/QCS/QCS.runs/impl_1
# Command line: vivado -log design_2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_2_wrapper.tcl -notrace
# Log file: /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper.vdi
# Journal file: /home/duncan/QCS/QCS.runs/impl_1/vivado.jou
# Running On: duncan-Ub22, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 16, Host memory: 16688 MB
#-----------------------------------------------------------
source design_2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2067.574 ; gain = 120.023 ; free physical = 5461 ; free virtual = 15850
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/duncan/ip_repo/QCS_AXI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/duncan/Data/Vivado/2023.1/data/ip'.
Command: link_design -top design_2_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_QCS_0_0/design_2_QCS_0_0.dcp' for cell 'design_2_i/QCS_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_QCS_AXI_0_0/design_2_QCS_AXI_0_0.dcp' for cell 'design_2_i/QCS_AXI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.dcp' for cell 'design_2_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.dcp' for cell 'design_2_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.dcp' for cell 'design_2_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.dcp' for cell 'design_2_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.dcp' for cell 'design_2_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0.dcp' for cell 'design_2_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_seq_probe_wrapper_0_0/design_2_seq_probe_wrapper_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_xbar_0/design_2_xbar_0.dcp' for cell 'design_2_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_dlmb_bram_if_cntlr_0/design_2_dlmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_dlmb_v10_0/design_2_dlmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ilmb_bram_if_cntlr_0/design_2_ilmb_bram_if_cntlr_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_ilmb_v10_0/design_2_ilmb_v10_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_lmb_bram_0/design_2_lmb_bram_0.dcp' for cell 'design_2_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_c_counter_binary_0_0/seq_probe_c_counter_binary_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0/inst/seq_probe_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_divider_0_0/seq_probe_divider_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0/inst/seq_probe_i/divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/duncan/QCS/QCS.gen/sources_1/bd/seq_probe/ip/seq_probe_encoding_sequencer_0_0/seq_probe_encoding_sequencer_0_0.dcp' for cell 'design_2_i/seq_probe_wrapper_0/inst/seq_probe_i/encoding_sequencer_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2549.715 ; gain = 0.000 ; free physical = 5010 ; free virtual = 15401
INFO: [Netlist 29-17] Analyzing 385 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/design_2_microblaze_0_0.xdc] for cell 'design_2_i/microblaze_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_board.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_board.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc] for cell 'design_2_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3205.109 ; gain = 534.758 ; free physical = 4489 ; free virtual = 14881
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.xdc] for cell 'design_2_i/clk_wiz_1/inst'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_rst_clk_wiz_1_100M_0/design_2_rst_clk_wiz_1_100M_0.xdc] for cell 'design_2_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0_board.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_axi_uartlite_0_0/design_2_axi_uartlite_0_0.xdc] for cell 'design_2_i/axi_uartlite_0/U0'
Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/a7-35t.xdc]
Finished Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/a7-35t.xdc]
Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_0'. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/duncan/QCS/QCS.srcs/constrs_1/new/master.xdc]
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_axi_intc_0/design_2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
Finished Parsing XDC File [/home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_mdm_1_0/design_2_mdm_1_0.xdc] for cell 'design_2_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_2_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/duncan/QCS/QCS.gen/sources_1/bd/design_2/ip/design_2_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.176 ; gain = 0.000 ; free physical = 4114 ; free virtual = 14506
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

31 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3341.176 ; gain = 968.703 ; free physical = 4114 ; free virtual = 14506
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3341.176 ; gain = 0.000 ; free physical = 4114 ; free virtual = 14506

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b63112dd

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3341.176 ; gain = 0.000 ; free physical = 4116 ; free virtual = 14508

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 54 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 91cc0703

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3912 ; free virtual = 14304
INFO: [Opt 31-389] Phase Retarget created 186 cells and removed 269 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16f91fe55

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3912 ; free virtual = 14304
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 146a33a16

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3936 ; free virtual = 14328
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 98 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: c00ebec6

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3944 ; free virtual = 14336
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: fa0326b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3963 ; free virtual = 14355
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1674b3b50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3963 ; free virtual = 14355
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             186  |             269  |                                              3  |
|  Constant propagation         |               3  |              20  |                                              1  |
|  Sweep                        |               0  |              98  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3963 ; free virtual = 14355
Ending Logic Optimization Task | Checksum: e02996a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3538.922 ; gain = 0.000 ; free physical = 3963 ; free virtual = 14355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: e02996a5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3889 ; free virtual = 14281
Ending Power Optimization Task | Checksum: e02996a5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3806.883 ; gain = 267.961 ; free physical = 3889 ; free virtual = 14281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e02996a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3889 ; free virtual = 14281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3889 ; free virtual = 14281
Ending Netlist Obfuscation Task | Checksum: e02996a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3889 ; free virtual = 14281
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 465.707 ; free physical = 3889 ; free virtual = 14281
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
Command: report_drc -file design_2_wrapper_drc_opted.rpt -pb design_2_wrapper_drc_opted.pb -rpx design_2_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3894 ; free virtual = 14288
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3901 ; free virtual = 14296
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3ceab7c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3901 ; free virtual = 14296
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3901 ; free virtual = 14296

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cc11d515

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3901 ; free virtual = 14296

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 282f3f262

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3913 ; free virtual = 14308

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 282f3f262

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3913 ; free virtual = 14308
Phase 1 Placer Initialization | Checksum: 282f3f262

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3913 ; free virtual = 14308

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ec0f9ecc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4057 ; free virtual = 14452

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2af9dce57

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4112 ; free virtual = 14507

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2af9dce57

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4112 ; free virtual = 14507

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1fc4d6030

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4104 ; free virtual = 14499

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 114 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 49 nets or LUTs. Breaked 0 LUT, combined 49 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4104 ; free virtual = 14499

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             49  |                    49  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             49  |                    49  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a1fe999e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4104 ; free virtual = 14499
Phase 2.4 Global Placement Core | Checksum: 1849c78fe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4103 ; free virtual = 14498
Phase 2 Global Placement | Checksum: 1849c78fe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4103 ; free virtual = 14498

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ac1a6eea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4103 ; free virtual = 14498

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f94b5034

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4104 ; free virtual = 14499

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c6ca5b40

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4104 ; free virtual = 14499

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 145daa7f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4104 ; free virtual = 14499

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1603bf9ff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4102 ; free virtual = 14497

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dfb8d164

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4102 ; free virtual = 14497

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 189feb249

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4102 ; free virtual = 14497
Phase 3 Detail Placement | Checksum: 189feb249

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4102 ; free virtual = 14497

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 103f36719

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.525 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e36cbee9

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14493
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: e36cbee9

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14493
Phase 4.1.1.1 BUFG Insertion | Checksum: 103f36719

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14493

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.525. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11b9859f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494
Phase 4.1 Post Commit Optimization | Checksum: 11b9859f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b9859f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11b9859f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494
Phase 4.3 Placer Reporting | Checksum: 11b9859f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1490f6b71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4098 ; free virtual = 14494
Ending Placer Task | Checksum: 10488e53e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4097 ; free virtual = 14493
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4097 ; free virtual = 14493
INFO: [runtcl-4] Executing : report_io -file design_2_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4074 ; free virtual = 14470
INFO: [runtcl-4] Executing : report_utilization -file design_2_wrapper_utilization_placed.rpt -pb design_2_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4017 ; free virtual = 14413
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4016 ; free virtual = 14419
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 4009 ; free virtual = 14408
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3997 ; free virtual = 14402
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 54ac8b05 ConstDB: 0 ShapeSum: afdc5a39 RouteDB: 0
Post Restoration Checksum: NetGraph: 12bfe921 | NumContArr: 15bb5f87 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 41859e55

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3988 ; free virtual = 14395

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 41859e55

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3988 ; free virtual = 14395

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 41859e55

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3988 ; free virtual = 14395
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ea185797

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3981 ; free virtual = 14392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.579  | TNS=0.000  | WHS=-0.166 | THS=-40.536|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00701587 %
  Global Horizontal Routing Utilization  = 0.00195211 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3325
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3324
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 206bebc2b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3973 ; free virtual = 14385

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 206bebc2b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3806.883 ; gain = 0.000 ; free physical = 3973 ; free virtual = 14385
Phase 3 Initial Routing | Checksum: 19f4d1354

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3814 ; free virtual = 14226

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 486
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.696  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16ae507d1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3811 ; free virtual = 14223
Phase 4 Rip-up And Reroute | Checksum: 16ae507d1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3811 ; free virtual = 14223

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 133c0ca8c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.704  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 133c0ca8c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 133c0ca8c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224
Phase 5 Delay and Skew Optimization | Checksum: 133c0ca8c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10e557bda

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.704  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d6834ec5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224
Phase 6 Post Hold Fix | Checksum: d6834ec5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.5824 %
  Global Horizontal Routing Utilization  = 1.85854 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10eba600d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10eba600d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3812 ; free virtual = 14224

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c33765f0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3797 ; free virtual = 14216

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.704  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c33765f0

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3797 ; free virtual = 14216
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 189568f03

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3797 ; free virtual = 14217

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3797 ; free virtual = 14217

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 3892.902 ; gain = 86.020 ; free physical = 3797 ; free virtual = 14217
INFO: [runtcl-4] Executing : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
Command: report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_2_wrapper_methodology_drc_routed.rpt -pb design_2_wrapper_methodology_drc_routed.pb -rpx design_2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
Command: report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
129 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_2_wrapper_route_status.rpt -pb design_2_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_2_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_2_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_2_wrapper_bus_skew_routed.rpt -pb design_2_wrapper_bus_skew_routed.pb -rpx design_2_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3964.938 ; gain = 0.000 ; free physical = 3744 ; free virtual = 14184
INFO: [Common 17-1381] The checkpoint '/home/duncan/QCS/QCS.runs/impl_1/design_2_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 19:26:34 2024...
