{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568316787012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568316787014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 16:33:06 2019 " "Processing started: Thu Sep 12 16:33:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568316787014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316787014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316787014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568316787265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568316787266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODIFICADOR1X2-LOGICA " "Found design unit 1: DECODIFICADOR1X2-LOGICA" {  } { { "../Aula10Exercicio2/DECODIFICADOR1X2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802651 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODIFICADOR1X2 " "Found entity 1: DECODIFICADOR1X2" {  } { { "../Aula10Exercicio2/DECODIFICADOR1X2.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/DECODIFICADOR1X2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NXOR-LOGICA " "Found design unit 1: NXOR-LOGICA" {  } { { "../Aula10Exercicio2/XNOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802653 ""} { "Info" "ISGN_ENTITY_NAME" "1 NXOR " "Found entity 1: NXOR" {  } { { "../Aula10Exercicio2/XNOR.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/XNOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADORCOMPLETO-LOGICA " "Found design unit 1: SOMADORCOMPLETO-LOGICA" {  } { { "../Aula10Exercicio2/SOMADORCOMPLETO.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802653 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "../Aula10Exercicio2/SOMADORCOMPLETO.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADORSUBTRATOR-LOGICA " "Found design unit 1: SOMADORSUBTRATOR-LOGICA" {  } { { "../Aula10Exercicio2/SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802654 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADORSUBTRATOR " "Found entity 1: SOMADORSUBTRATOR" {  } { { "../Aula10Exercicio2/SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-logica " "Found design unit 1: ULA-logica" {  } { { "../Aula10Exercicio2/ULA.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802655 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../Aula10Exercicio2/ULA.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8bits-logica " "Found design unit 1: MUX8bits-logica" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802656 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8bits " "Found entity 1: MUX8bits" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568316802656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568316802718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8bits MUX8bits:G1 " "Elaborating entity \"MUX8bits\" for hierarchy \"MUX8bits:G1\"" {  } { { "../Aula10Exercicio2/ULA.vhd" "G1" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/ULA.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568316802734 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S MUX8bits.vhd(15) " "VHDL Process Statement warning at MUX8bits.vhd(15): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] MUX8bits.vhd(15) " "Inferred latch for \"S\[7\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] MUX8bits.vhd(15) " "Inferred latch for \"S\[6\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] MUX8bits.vhd(15) " "Inferred latch for \"S\[5\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] MUX8bits.vhd(15) " "Inferred latch for \"S\[4\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] MUX8bits.vhd(15) " "Inferred latch for \"S\[3\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] MUX8bits.vhd(15) " "Inferred latch for \"S\[2\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] MUX8bits.vhd(15) " "Inferred latch for \"S\[1\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] MUX8bits.vhd(15) " "Inferred latch for \"S\[0\]\" at MUX8bits.vhd(15)" {  } { { "../Aula10Exercicio2/MUX8bits.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/MUX8bits.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316802735 "|ULA|MUX8bits:G1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMADORSUBTRATOR SOMADORSUBTRATOR:G8 " "Elaborating entity \"SOMADORSUBTRATOR\" for hierarchy \"SOMADORSUBTRATOR:G8\"" {  } { { "../Aula10Exercicio2/ULA.vhd" "G8" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/ULA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568316802738 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INVERSOR SomadorSubtrator.vhd(32) " "Verilog HDL or VHDL warning at SomadorSubtrator.vhd(32): object \"INVERSOR\" assigned a value but never read" {  } { { "../Aula10Exercicio2/SomadorSubtrator.vhd" "" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568316802739 "|ULA|SOMADORSUBTRATOR:G8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto SOMADORSUBTRATOR:G8\|SomadorCompleto:G1 " "Elaborating entity \"SomadorCompleto\" for hierarchy \"SOMADORSUBTRATOR:G8\|SomadorCompleto:G1\"" {  } { { "../Aula10Exercicio2/SomadorSubtrator.vhd" "G1" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568316802740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NXOR SOMADORSUBTRATOR:G8\|SomadorCompleto:G1\|NXOR:G1 " "Elaborating entity \"NXOR\" for hierarchy \"SOMADORSUBTRATOR:G8\|SomadorCompleto:G1\|NXOR:G1\"" {  } { { "../Aula10Exercicio2/SOMADORCOMPLETO.vhd" "G1" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SOMADORCOMPLETO.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568316802740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODIFICADOR1X2 SOMADORSUBTRATOR:G8\|DECODIFICADOR1X2:G9 " "Elaborating entity \"DECODIFICADOR1X2\" for hierarchy \"SOMADORSUBTRATOR:G8\|DECODIFICADOR1X2:G9\"" {  } { { "../Aula10Exercicio2/SomadorSubtrator.vhd" "G9" { Text "/home/juniorcampos/Documentos/VHDL/Aula10Exercicio2/SomadorSubtrator.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568316802747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568316803545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568316804193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568316804193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568316804249 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568316804249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568316804249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568316804249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "989 " "Peak virtual memory: 989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568316804257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 12 16:33:24 2019 " "Processing ended: Thu Sep 12 16:33:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568316804257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568316804257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568316804257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568316804257 ""}
