// Seed: 140063296
module module_0 (
    id_1
);
  output wire id_1;
  logic ["" : 1] id_2 = -1;
  assign id_2 = id_2;
  logic id_3;
  ;
  logic id_4;
  wire  id_5;
  always @(posedge -1 or posedge 1) begin : LABEL_0
    $clog2(63);
    ;
  end
endmodule
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    input wand id_5,
    output supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    output wand id_9,
    output wand module_1,
    input supply0 id_11,
    input wor id_12,
    input wor id_13
    , id_16,
    output tri0 id_14
);
  logic [-1 : 1] id_17 = id_16;
  module_0 modCall_1 (id_17);
endmodule
