Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.129 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.248 sec.
INFO-FLOW: Workspace D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls opened at Fri Jul 18 13:02:56 +0800 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg
Execute       apply_ini D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=cnn_layer.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(7)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.cpp 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=cnn_layer.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(8)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.h 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=weights.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(9)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/weights.cpp 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(10)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/weights.h 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=test.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=test.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(11)
Execute         add_files -tb D:/vitis/projects_learning/hls_cnn/hls_component/test.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/vitis/projects_learning/hls_cnn/hls_component/test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=cnn_top' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_top' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(12)
Execute         set_top cnn_top 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-2' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(1)
Execute         set_part xc7z020clg400-2 
Execute           create_platform xc7z020clg400-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command           create_platform done; 1.248 sec.
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7z020-clg400-2 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 1.301 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_addr64=0' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_addr64=0' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(13)
Execute         config_interface -m_axi_addr64=0 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_max_read_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_read_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(15)
Execute         config_interface -m_axi_max_read_burst_length=32 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_max_widen_bitwidth=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_widen_bitwidth=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(14)
Execute         config_interface -m_axi_max_widen_bitwidth=32 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_max_write_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_write_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(16)
Execute         config_interface -m_axi_max_write_burst_length=32 
Command       apply_ini done; 1.331 sec.
Execute       write_component -config D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json
Command     open_solution done; 1.599 sec.
Command   open_component done; 1.6 sec.
Execute   apply_ini D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector weights.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.cpp.xilinx-performance-pragma-detector.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.cpp.xilinx-performance-pragma-detector.err.log
Execute     ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector cnn_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.cpp.xilinx-performance-pragma-detector.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 5 seconds. Elapsed time: 7.318 seconds; current allocated memory: 391.617 MB.
Execute       set_directive_top cnn_top -name=cnn_top 
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling weights.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang weights.cpp -foptimization-record-file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.cpp.clang.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp  -target fpga  -directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.623 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp  -target fpga  -directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.365 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 0.708 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.clang.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'cnn_layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cnn_layer.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang cnn_layer.cpp -foptimization-record-file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.cpp.clang.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5562] missing argument for 'variable' (cnn_layer.cpp:75:9)
WARNING: [HLS 207-5562] missing argument for 'variable' (cnn_layer.cpp:76:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp  -target fpga  -directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.103 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp  -target fpga  -directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.112 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 0.166 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cnn_layer.cpp:231:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (cnn_layer.cpp:231:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 cnn_layer.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file cnn_layer.cpp
Execute       ap_part_info -name xc7z020-clg400-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.clang.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.084 seconds; current allocated memory: 395.160 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.g.bc" "D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/weights.g.bc D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_layer.g.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.286 sec.
Execute       run_link_or_opt -opt -out D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.405 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.207 sec.
Execute       run_link_or_opt -opt -out D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_top -reflow-float-conversion -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.57 sec.
Execute       run_link_or_opt -out D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_top -mllvm -hls-db-dir -mllvm D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=32 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=32 -mllvm -maxi-write-burst-len=32 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_medium -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-2 2> D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,821 Compile/Link (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,821 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,171 Unroll/Inline (step 1) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,171 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 883 Unroll/Inline (step 2) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 883 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 888 Unroll/Inline (step 3) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 888 Unroll/Inline (step 4) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 888 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 677 Array/Struct (step 1) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 677 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 671 Array/Struct (step 2) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 671 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 671 Array/Struct (step 3) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 671 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 671 Array/Struct (step 4) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 671 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 675 Array/Struct (step 5) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 675 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 672 Performance (step 1) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 672 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 716 Performance (step 2) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 716 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,334 Performance (step 3) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,334 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,156 Performance (step 4) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,156 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,177 HW Transforms (step 1) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,177 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,398 HW Transforms (step 2) (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,398 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt:2)
Command       send_msg_by_id done; 0.928 sec.
INFO: [HLS 214-178] Inlining function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::ConvLayer(int, int, int, int, int, int, int, short*, short*)' into 'cnn_top(short*, short*, short (*) [1][3][3], short*, short (*) [32][3][3], short*, short (*) [32][3][3], short*)' (cnn_layer.cpp:207:0)
INFO: [HLS 214-178] Inlining function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::ConvLayer(int, int, int, int, int, int, int, short*, short*)' into 'cnn_top(short*, short*, short (*) [1][3][3], short*, short (*) [32][3][3], short*, short (*) [32][3][3], short*)' (cnn_layer.cpp:207:0)
INFO: [HLS 214-178] Inlining function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::ConvLayer(int, int, int, int, int, int, int, short*, short*)' into 'cnn_top(short*, short*, short (*) [1][3][3], short*, short (*) [32][3][3], short*, short (*) [32][3][3], short*)' (cnn_layer.cpp:207:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_4' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:161:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_5' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:162:43)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 8, 8>::read_input_func'. (cnn_layer.cpp:141:0)
WARNING: [HLS 214-398] Updating loop upper bound from 8 to 4 for loop 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 8, 8>::pooling_func'. (cnn_layer.cpp:153:0)
WARNING: [HLS 214-398] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 16, 16>::read_input_func'. (cnn_layer.cpp:141:0)
WARNING: [HLS 214-398] Updating loop lower bound from 4 to 8 for loop 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 16, 16>::pooling_func'. (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_4' (cnn_layer.cpp:161:39) in function 'MaxPool<32, 8, 8>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_5' (cnn_layer.cpp:162:43) in function 'MaxPool<32, 8, 8>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_4' (cnn_layer.cpp:161:39) in function 'MaxPool<32, 16, 16>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_5' (cnn_layer.cpp:162:43) in function 'MaxPool<32, 16, 16>::pooling_func' completely with a factor of 2 (cnn_layer.cpp:153:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_in_channels'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_out_channels'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_height'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_width'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_padding'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_stride'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_output_height'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_output_width'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_weights'. (cnn_layer.cpp:114:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'this_bias'. (cnn_layer.cpp:114:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_87_6> at cnn_layer.cpp:87:46 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_3> at cnn_layer.cpp:81:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_61_5> at cnn_layer.cpp:61:19 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_5' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_6' is marked as complete unroll implied by the pipeline pragma (cnn_layer.cpp:87:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_5' (cnn_layer.cpp:86:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' completely with a factor of 3 (cnn_layer.cpp:73:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_6' (cnn_layer.cpp:87:46) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' completely with a factor of 3 (cnn_layer.cpp:73:0)
INFO: [HLS 214-449] Automatically partitioning array 'input_buf' dimension 1 completely based on constant index. (cnn_layer.cpp:115:17)
INFO: [HLS 214-449] Automatically partitioning array 'local_weights' dimension 2 completely based on constant index. (cnn_layer.cpp:118:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'input_buf' due to pipeline pragma (cnn_layer.cpp:115:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=3' for array 'input_buf' due to pipeline pragma (cnn_layer.cpp:115:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'input_buf' due to pipeline pragma (cnn_layer.cpp:115:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'local_weights' due to pipeline pragma (cnn_layer.cpp:118:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'local_weights' due to pipeline pragma (cnn_layer.cpp:118:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=4' for array 'local_weights' due to pipeline pragma (cnn_layer.cpp:118:17)
INFO: [HLS 214-248] Applying array_partition to 'input_buf': Complete partitioning on dimension 1. Cyclic partitioning with factor 3 on dimension 2. Cyclic partitioning with factor 3 on dimension 3. (cnn_layer.cpp:115:17)
INFO: [HLS 214-248] Applying array_partition to 'local_weights': Complete partitioning on dimension 2. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (cnn_layer.cpp:118:17)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 16 in loop 'VITIS_LOOP_184_1'(cnn_layer.cpp:184:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:184:20)
INFO: [HLS 214-115] Multiple burst reads of length 288 and bit width 16 in loop 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5'(cnn_layer.cpp:40:26) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:40:26)
INFO: [HLS 214-115] Multiple burst reads of length 9216 and bit width 16 in loop 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5'(cnn_layer.cpp:40:26) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:40:26)
INFO: [HLS 214-115] Multiple burst reads of length 9216 and bit width 16 in loop 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:26:19)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'VITIS_LOOP_40_5'(cnn_layer.cpp:40:26) has been inferred on bundle 'gmem7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:40:26)
INFO: [HLS 214-115] Multiple burst writes of length 512 and bit width 16 in loop 'VITIS_LOOP_192_1'(cnn_layer.cpp:192:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (cnn_layer.cpp:192:20)
WARNING: [HLS 214-475] Merging processes 'write_output_top' in function 'cnn_top' due to writes on 'gmem1' (cnn_layer.cpp:207:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.832 seconds; current allocated memory: 400.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 400.418 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.0.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 407.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 412.242 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc to D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_103_1' (cnn_layer.cpp:104:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_49_1' (cnn_layer.cpp:50:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_59_4' (cnn_layer.cpp:60:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 16 to 8 for loop 'VITIS_LOOP_59_4' (cnn_layer.cpp:60:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_28_2' (cnn_layer.cpp:29:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_84_4' (cnn_layer.cpp:85:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 8 for loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:80:9) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_103_1' (cnn_layer.cpp:104:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_49_1' (cnn_layer.cpp:50:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_28_2' (cnn_layer.cpp:29:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 32 for loop 'VITIS_LOOP_84_4' (cnn_layer.cpp:85:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:80:9) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_103_1' (cnn_layer.cpp:104:9) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 8 to 16 for loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:80:9) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn_top' (cnn_layer.cpp:203:1), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'read_input_top'
	 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::compute'
	 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::compute'
	 'MaxPool<32, 16, 16>::compute'
	 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::compute'
	 'MaxPool<32, 8, 8>::compute'
	 'Block_entry_gmem1_wr_proc'.
Command         transform done; 0.175 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' (cnn_layer.cpp:77:19)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 436.551 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) and 'VITIS_LOOP_146_3'(cnn_layer.cpp:146:35) in function 'MaxPool<32, 8, 8>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_143_1'(cnn_layer.cpp:143:20) and 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) in function 'MaxPool<32, 8, 8>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) and 'VITIS_LOOP_158_3'(cnn_layer.cpp:158:35) in function 'MaxPool<32, 8, 8>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_155_1'(cnn_layer.cpp:155:20) and 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) in function 'MaxPool<32, 8, 8>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) and 'VITIS_LOOP_146_3'(cnn_layer.cpp:146:35) in function 'MaxPool<32, 16, 16>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_143_1'(cnn_layer.cpp:143:20) and 'VITIS_LOOP_145_2'(cnn_layer.cpp:145:20) in function 'MaxPool<32, 16, 16>::read_input_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) and 'VITIS_LOOP_158_3'(cnn_layer.cpp:158:35) in function 'MaxPool<32, 16, 16>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_155_1'(cnn_layer.cpp:155:20) and 'VITIS_LOOP_157_2'(cnn_layer.cpp:157:20) in function 'MaxPool<32, 16, 16>::pooling_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) and 'VITIS_LOOP_106_3'(cnn_layer.cpp:106:35) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_1'(cnn_layer.cpp:103:20) and 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) and 'VITIS_LOOP_52_3'(cnn_layer.cpp:52:34) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(cnn_layer.cpp:49:19) and 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) and 'VITIS_LOOP_62_6'(cnn_layer.cpp:62:34) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_4'(cnn_layer.cpp:59:26) and 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) and 'VITIS_LOOP_31_4'(cnn_layer.cpp:31:38) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) and 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) and 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) and 'VITIS_LOOP_87_6'(cnn_layer.cpp:87:46) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) and 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) and 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) and 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_1'(cnn_layer.cpp:77:19) and 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) and 'VITIS_LOOP_106_3'(cnn_layer.cpp:106:35) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_1'(cnn_layer.cpp:103:20) and 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) and 'VITIS_LOOP_52_3'(cnn_layer.cpp:52:34) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(cnn_layer.cpp:49:19) and 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) and 'VITIS_LOOP_62_6'(cnn_layer.cpp:62:34) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_4'(cnn_layer.cpp:59:26) and 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) and 'VITIS_LOOP_31_4'(cnn_layer.cpp:31:38) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) and 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) and 'VITIS_LOOP_28_2'(cnn_layer.cpp:28:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) and 'VITIS_LOOP_87_6'(cnn_layer.cpp:87:46) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) and 'VITIS_LOOP_86_5'(cnn_layer.cpp:86:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) and 'VITIS_LOOP_84_4'(cnn_layer.cpp:84:38) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) and 'VITIS_LOOP_81_3'(cnn_layer.cpp:81:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_77_1'(cnn_layer.cpp:77:19) and 'VITIS_LOOP_79_2'(cnn_layer.cpp:79:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) and 'VITIS_LOOP_106_3'(cnn_layer.cpp:106:35) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_103_1'(cnn_layer.cpp:103:20) and 'VITIS_LOOP_105_2'(cnn_layer.cpp:105:20) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_51_2'(cnn_layer.cpp:51:19) and 'VITIS_LOOP_52_3'(cnn_layer.cpp:52:34) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_59_4'(cnn_layer.cpp:59:26) and 'VITIS_LOOP_61_5'(cnn_layer.cpp:61:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) and 'VITIS_LOOP_31_4'(cnn_layer.cpp:31:38) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(cnn_layer.cpp:26:19) and 'VITIS_LOOP_30_3'(cnn_layer.cpp:30:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_2' (cnn_layer.cpp:145:20) in function 'MaxPool<32, 8, 8>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 8, 8>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_2' (cnn_layer.cpp:157:20) in function 'MaxPool<32, 8, 8>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 8, 8>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_145_2' (cnn_layer.cpp:145:20) in function 'MaxPool<32, 16, 16>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_1' (cnn_layer.cpp:143:20) in function 'MaxPool<32, 16, 16>::read_input_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_157_2' (cnn_layer.cpp:157:20) in function 'MaxPool<32, 16, 16>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_155_1' (cnn_layer.cpp:155:20) in function 'MaxPool<32, 16, 16>::pooling_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (cnn_layer.cpp:105:20) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (cnn_layer.cpp:103:20) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (cnn_layer.cpp:51:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (cnn_layer.cpp:49:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_5' (cnn_layer.cpp:61:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (cnn_layer.cpp:59:26) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_3' (cnn_layer.cpp:30:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (cnn_layer.cpp:28:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn_layer.cpp:26:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_5' (cnn_layer.cpp:86:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (cnn_layer.cpp:84:38) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_3' (cnn_layer.cpp:81:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_2' (cnn_layer.cpp:79:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (cnn_layer.cpp:77:19) in function 'ConvLayer<32, 8, 8, 32, 8, 8, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (cnn_layer.cpp:105:20) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (cnn_layer.cpp:103:20) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (cnn_layer.cpp:51:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (cnn_layer.cpp:49:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_5' (cnn_layer.cpp:61:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (cnn_layer.cpp:59:26) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_3' (cnn_layer.cpp:30:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_2' (cnn_layer.cpp:28:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn_layer.cpp:26:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_5' (cnn_layer.cpp:86:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_4' (cnn_layer.cpp:84:38) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_3' (cnn_layer.cpp:81:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_79_2' (cnn_layer.cpp:79:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_77_1' (cnn_layer.cpp:77:19) in function 'ConvLayer<32, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_105_2' (cnn_layer.cpp:105:20) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_103_1' (cnn_layer.cpp:103:20) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::write_output_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_2' (cnn_layer.cpp:51:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_4' (cnn_layer.cpp:59:26) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::prepare_input_buf_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_3' (cnn_layer.cpp:30:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (cnn_layer.cpp:26:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::load_params_func'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_2' (cnn_layer.cpp:79:19) in function 'ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::convolution_func' either the parent loop or sub loop is do-while loop.
Execute           auto_get_db
Command         transform done; 6.236 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1449] Process compute.4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process compute.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 1.802 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.04 seconds; current allocated memory: 774.270 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 10.034 sec.
Command     elaborate done; 28.956 sec.
Execute     ap_eval exec zip -j D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn_top' ...
Execute       ap_set_top_model cnn_top 
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4' to 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.2_Pipeline_VITIS_LOOP_40_5' to 'load_params_func_2_Pipeline_VITIS_LOOP_40_5'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.2' to 'load_params_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' to 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' to 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.2' to 'prepare_input_buf_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution_func.2_Pipeline_VITIS_LOOP_81_3' to 'convolution_func_2_Pipeline_VITIS_LOOP_81_3'.
WARNING: [SYN 201-103] Legalizing function name 'convolution_func.2' to 'convolution_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_output_func.2' to 'write_output_func_2'.
WARNING: [SYN 201-103] Legalizing function name 'compute.4' to 'compute_4'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI' to 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.1_Pipeline_VITIS_LOOP_40_5' to 'load_params_func_1_Pipeline_VITIS_LOOP_40_5'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func.1' to 'load_params_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_' to 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_' to 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s'.
WARNING: [SYN 201-103] Legalizing function name 'prepare_input_buf_func.1' to 'prepare_input_buf_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'convolution_func.1' to 'convolution_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_output_func.1' to 'write_output_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute.3' to 'compute_3'.
WARNING: [SYN 201-103] Legalizing function name 'read_input_func.1' to 'read_input_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling_func.1' to 'pooling_func_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute.1' to 'compute_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_' to 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute.2' to 'compute_2'.
Execute       get_model_list cnn_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn_top 
Execute       preproc_iomode -model Block_entry_gmem1_wr_proc 
Execute       preproc_iomode -model write_output_top 
Execute       preproc_iomode -model write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       preproc_iomode -model compute 
Execute       preproc_iomode -model pooling_func 
Execute       preproc_iomode -model read_input_func 
Execute       preproc_iomode -model compute.2 
Execute       preproc_iomode -model write_output_func 
Execute       preproc_iomode -model convolution_func 
Execute       preproc_iomode -model prepare_input_buf_func 
Execute       preproc_iomode -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       preproc_iomode -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       preproc_iomode -model load_params_func 
Execute       preproc_iomode -model load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       preproc_iomode -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
Execute       preproc_iomode -model compute.1 
Execute       preproc_iomode -model pooling_func.1 
Execute       preproc_iomode -model read_input_func.1 
Execute       preproc_iomode -model compute.3 
Execute       preproc_iomode -model write_output_func.1 
Execute       preproc_iomode -model convolution_func.1 
Execute       preproc_iomode -model prepare_input_buf_func.1 
Execute       preproc_iomode -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
Execute       preproc_iomode -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
Execute       preproc_iomode -model load_params_func.1 
Execute       preproc_iomode -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
Execute       preproc_iomode -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       preproc_iomode -model compute.4 
Execute       preproc_iomode -model write_output_func.2 
Execute       preproc_iomode -model convolution_func.2 
Execute       preproc_iomode -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
Execute       preproc_iomode -model prepare_input_buf_func.2 
Execute       preproc_iomode -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       preproc_iomode -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       preproc_iomode -model load_params_func.2 
Execute       preproc_iomode -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
Execute       preproc_iomode -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       preproc_iomode -model read_input_top 
Execute       preproc_iomode -model entry_proc 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list cnn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_input_top load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 load_params_func.2_Pipeline_VITIS_LOOP_40_5 load_params_func.2 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 prepare_input_buf_func.2 convolution_func.2_Pipeline_VITIS_LOOP_81_3 convolution_func.2 write_output_func.2 compute.4 load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI load_params_func.1_Pipeline_VITIS_LOOP_40_5 load_params_func.1 prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ prepare_input_buf_func.1 convolution_func.1 write_output_func.1 compute.3 read_input_func.1 pooling_func.1 compute.1 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ load_params_func_Pipeline_VITIS_LOOP_40_5 load_params_func prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 prepare_input_buf_func convolution_func write_output_func compute.2 read_input_func pooling_func compute write_output_top_Pipeline_VITIS_LOOP_192_1 write_output_top Block_entry_gmem1_wr_proc cnn_top
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_input_top ...
Execute       set_default_model read_input_top 
Execute       apply_spec_resource_limit read_input_top 
INFO-FLOW: Configuring Module : load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 ...
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       apply_spec_resource_limit load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
INFO-FLOW: Configuring Module : load_params_func.2_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
Execute       apply_spec_resource_limit load_params_func.2_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Configuring Module : load_params_func.2 ...
Execute       set_default_model load_params_func.2 
Execute       apply_spec_resource_limit load_params_func.2 
INFO-FLOW: Configuring Module : prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 ...
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       apply_spec_resource_limit prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO-FLOW: Configuring Module : prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 ...
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       apply_spec_resource_limit prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
INFO-FLOW: Configuring Module : prepare_input_buf_func.2 ...
Execute       set_default_model prepare_input_buf_func.2 
Execute       apply_spec_resource_limit prepare_input_buf_func.2 
INFO-FLOW: Configuring Module : convolution_func.2_Pipeline_VITIS_LOOP_81_3 ...
Execute       set_default_model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
Execute       apply_spec_resource_limit convolution_func.2_Pipeline_VITIS_LOOP_81_3 
INFO-FLOW: Configuring Module : convolution_func.2 ...
Execute       set_default_model convolution_func.2 
Execute       apply_spec_resource_limit convolution_func.2 
INFO-FLOW: Configuring Module : write_output_func.2 ...
Execute       set_default_model write_output_func.2 
Execute       apply_spec_resource_limit write_output_func.2 
INFO-FLOW: Configuring Module : compute.4 ...
Execute       set_default_model compute.4 
Execute       apply_spec_resource_limit compute.4 
INFO-FLOW: Configuring Module : load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI ...
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       apply_spec_resource_limit load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
INFO-FLOW: Configuring Module : load_params_func.1_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
Execute       apply_spec_resource_limit load_params_func.1_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Configuring Module : load_params_func.1 ...
Execute       set_default_model load_params_func.1 
Execute       apply_spec_resource_limit load_params_func.1 
INFO-FLOW: Configuring Module : prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ ...
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
Execute       apply_spec_resource_limit prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
INFO-FLOW: Configuring Module : prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ ...
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
Execute       apply_spec_resource_limit prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
INFO-FLOW: Configuring Module : prepare_input_buf_func.1 ...
Execute       set_default_model prepare_input_buf_func.1 
Execute       apply_spec_resource_limit prepare_input_buf_func.1 
INFO-FLOW: Configuring Module : convolution_func.1 ...
Execute       set_default_model convolution_func.1 
Execute       apply_spec_resource_limit convolution_func.1 
INFO-FLOW: Configuring Module : write_output_func.1 ...
Execute       set_default_model write_output_func.1 
Execute       apply_spec_resource_limit write_output_func.1 
INFO-FLOW: Configuring Module : compute.3 ...
Execute       set_default_model compute.3 
Execute       apply_spec_resource_limit compute.3 
INFO-FLOW: Configuring Module : read_input_func.1 ...
Execute       set_default_model read_input_func.1 
Execute       apply_spec_resource_limit read_input_func.1 
INFO-FLOW: Configuring Module : pooling_func.1 ...
Execute       set_default_model pooling_func.1 
Execute       apply_spec_resource_limit pooling_func.1 
INFO-FLOW: Configuring Module : compute.1 ...
Execute       set_default_model compute.1 
Execute       apply_spec_resource_limit compute.1 
INFO-FLOW: Configuring Module : load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ ...
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
Execute       apply_spec_resource_limit load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
INFO-FLOW: Configuring Module : load_params_func_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       apply_spec_resource_limit load_params_func_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Configuring Module : load_params_func ...
Execute       set_default_model load_params_func 
Execute       apply_spec_resource_limit load_params_func 
INFO-FLOW: Configuring Module : prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 ...
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       apply_spec_resource_limit prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO-FLOW: Configuring Module : prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 ...
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       apply_spec_resource_limit prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
INFO-FLOW: Configuring Module : prepare_input_buf_func ...
Execute       set_default_model prepare_input_buf_func 
Execute       apply_spec_resource_limit prepare_input_buf_func 
INFO-FLOW: Configuring Module : convolution_func ...
Execute       set_default_model convolution_func 
Execute       apply_spec_resource_limit convolution_func 
INFO-FLOW: Configuring Module : write_output_func ...
Execute       set_default_model write_output_func 
Execute       apply_spec_resource_limit write_output_func 
INFO-FLOW: Configuring Module : compute.2 ...
Execute       set_default_model compute.2 
Execute       apply_spec_resource_limit compute.2 
INFO-FLOW: Configuring Module : read_input_func ...
Execute       set_default_model read_input_func 
Execute       apply_spec_resource_limit read_input_func 
INFO-FLOW: Configuring Module : pooling_func ...
Execute       set_default_model pooling_func 
Execute       apply_spec_resource_limit pooling_func 
INFO-FLOW: Configuring Module : compute ...
Execute       set_default_model compute 
Execute       apply_spec_resource_limit compute 
INFO-FLOW: Configuring Module : write_output_top_Pipeline_VITIS_LOOP_192_1 ...
Execute       set_default_model write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       apply_spec_resource_limit write_output_top_Pipeline_VITIS_LOOP_192_1 
INFO-FLOW: Configuring Module : write_output_top ...
Execute       set_default_model write_output_top 
Execute       apply_spec_resource_limit write_output_top 
INFO-FLOW: Configuring Module : Block_entry_gmem1_wr_proc ...
Execute       set_default_model Block_entry_gmem1_wr_proc 
Execute       apply_spec_resource_limit Block_entry_gmem1_wr_proc 
INFO-FLOW: Configuring Module : cnn_top ...
Execute       set_default_model cnn_top 
Execute       apply_spec_resource_limit cnn_top 
INFO-FLOW: Model list for preprocess: entry_proc read_input_top load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 load_params_func.2_Pipeline_VITIS_LOOP_40_5 load_params_func.2 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 prepare_input_buf_func.2 convolution_func.2_Pipeline_VITIS_LOOP_81_3 convolution_func.2 write_output_func.2 compute.4 load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI load_params_func.1_Pipeline_VITIS_LOOP_40_5 load_params_func.1 prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ prepare_input_buf_func.1 convolution_func.1 write_output_func.1 compute.3 read_input_func.1 pooling_func.1 compute.1 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ load_params_func_Pipeline_VITIS_LOOP_40_5 load_params_func prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 prepare_input_buf_func convolution_func write_output_func compute.2 read_input_func pooling_func compute write_output_top_Pipeline_VITIS_LOOP_192_1 write_output_top Block_entry_gmem1_wr_proc cnn_top
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_input_top ...
Execute       set_default_model read_input_top 
Execute       cdfg_preprocess -model read_input_top 
Execute       rtl_gen_preprocess read_input_top 
INFO-FLOW: Preprocessing Module: load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 ...
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       cdfg_preprocess -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       rtl_gen_preprocess load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
INFO-FLOW: Preprocessing Module: load_params_func.2_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
Execute       cdfg_preprocess -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess load_params_func.2_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Preprocessing Module: load_params_func.2 ...
Execute       set_default_model load_params_func.2 
Execute       cdfg_preprocess -model load_params_func.2 
Execute       rtl_gen_preprocess load_params_func.2 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 ...
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       cdfg_preprocess -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       rtl_gen_preprocess prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 ...
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       cdfg_preprocess -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       rtl_gen_preprocess prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func.2 ...
Execute       set_default_model prepare_input_buf_func.2 
Execute       cdfg_preprocess -model prepare_input_buf_func.2 
Execute       rtl_gen_preprocess prepare_input_buf_func.2 
INFO-FLOW: Preprocessing Module: convolution_func.2_Pipeline_VITIS_LOOP_81_3 ...
Execute       set_default_model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
Execute       cdfg_preprocess -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
Execute       rtl_gen_preprocess convolution_func.2_Pipeline_VITIS_LOOP_81_3 
INFO-FLOW: Preprocessing Module: convolution_func.2 ...
Execute       set_default_model convolution_func.2 
Execute       cdfg_preprocess -model convolution_func.2 
Execute       rtl_gen_preprocess convolution_func.2 
INFO-FLOW: Preprocessing Module: write_output_func.2 ...
Execute       set_default_model write_output_func.2 
Execute       cdfg_preprocess -model write_output_func.2 
Execute       rtl_gen_preprocess write_output_func.2 
INFO-FLOW: Preprocessing Module: compute.4 ...
Execute       set_default_model compute.4 
Execute       cdfg_preprocess -model compute.4 
Execute       rtl_gen_preprocess compute.4 
INFO-FLOW: Preprocessing Module: load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI ...
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       cdfg_preprocess -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       rtl_gen_preprocess load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
INFO-FLOW: Preprocessing Module: load_params_func.1_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
Execute       cdfg_preprocess -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess load_params_func.1_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Preprocessing Module: load_params_func.1 ...
Execute       set_default_model load_params_func.1 
Execute       cdfg_preprocess -model load_params_func.1 
Execute       rtl_gen_preprocess load_params_func.1 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ ...
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
Execute       cdfg_preprocess -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
Execute       rtl_gen_preprocess prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ ...
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
Execute       cdfg_preprocess -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
Execute       rtl_gen_preprocess prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func.1 ...
Execute       set_default_model prepare_input_buf_func.1 
Execute       cdfg_preprocess -model prepare_input_buf_func.1 
Execute       rtl_gen_preprocess prepare_input_buf_func.1 
INFO-FLOW: Preprocessing Module: convolution_func.1 ...
Execute       set_default_model convolution_func.1 
Execute       cdfg_preprocess -model convolution_func.1 
Execute       rtl_gen_preprocess convolution_func.1 
INFO-FLOW: Preprocessing Module: write_output_func.1 ...
Execute       set_default_model write_output_func.1 
Execute       cdfg_preprocess -model write_output_func.1 
Execute       rtl_gen_preprocess write_output_func.1 
INFO-FLOW: Preprocessing Module: compute.3 ...
Execute       set_default_model compute.3 
Execute       cdfg_preprocess -model compute.3 
Execute       rtl_gen_preprocess compute.3 
INFO-FLOW: Preprocessing Module: read_input_func.1 ...
Execute       set_default_model read_input_func.1 
Execute       cdfg_preprocess -model read_input_func.1 
Execute       rtl_gen_preprocess read_input_func.1 
INFO-FLOW: Preprocessing Module: pooling_func.1 ...
Execute       set_default_model pooling_func.1 
Execute       cdfg_preprocess -model pooling_func.1 
Execute       rtl_gen_preprocess pooling_func.1 
INFO-FLOW: Preprocessing Module: compute.1 ...
Execute       set_default_model compute.1 
Execute       cdfg_preprocess -model compute.1 
Execute       rtl_gen_preprocess compute.1 
INFO-FLOW: Preprocessing Module: load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ ...
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
Execute       cdfg_preprocess -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
Execute       rtl_gen_preprocess load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
INFO-FLOW: Preprocessing Module: load_params_func_Pipeline_VITIS_LOOP_40_5 ...
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       cdfg_preprocess -model load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess load_params_func_Pipeline_VITIS_LOOP_40_5 
INFO-FLOW: Preprocessing Module: load_params_func ...
Execute       set_default_model load_params_func 
Execute       cdfg_preprocess -model load_params_func 
Execute       rtl_gen_preprocess load_params_func 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 ...
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       cdfg_preprocess -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       rtl_gen_preprocess prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 ...
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       cdfg_preprocess -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       rtl_gen_preprocess prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
INFO-FLOW: Preprocessing Module: prepare_input_buf_func ...
Execute       set_default_model prepare_input_buf_func 
Execute       cdfg_preprocess -model prepare_input_buf_func 
Execute       rtl_gen_preprocess prepare_input_buf_func 
INFO-FLOW: Preprocessing Module: convolution_func ...
Execute       set_default_model convolution_func 
Execute       cdfg_preprocess -model convolution_func 
Execute       rtl_gen_preprocess convolution_func 
INFO-FLOW: Preprocessing Module: write_output_func ...
Execute       set_default_model write_output_func 
Execute       cdfg_preprocess -model write_output_func 
Execute       rtl_gen_preprocess write_output_func 
INFO-FLOW: Preprocessing Module: compute.2 ...
Execute       set_default_model compute.2 
Execute       cdfg_preprocess -model compute.2 
Execute       rtl_gen_preprocess compute.2 
INFO-FLOW: Preprocessing Module: read_input_func ...
Execute       set_default_model read_input_func 
Execute       cdfg_preprocess -model read_input_func 
Execute       rtl_gen_preprocess read_input_func 
INFO-FLOW: Preprocessing Module: pooling_func ...
Execute       set_default_model pooling_func 
Execute       cdfg_preprocess -model pooling_func 
Execute       rtl_gen_preprocess pooling_func 
INFO-FLOW: Preprocessing Module: compute ...
Execute       set_default_model compute 
Execute       cdfg_preprocess -model compute 
Execute       rtl_gen_preprocess compute 
INFO-FLOW: Preprocessing Module: write_output_top_Pipeline_VITIS_LOOP_192_1 ...
Execute       set_default_model write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       cdfg_preprocess -model write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       rtl_gen_preprocess write_output_top_Pipeline_VITIS_LOOP_192_1 
INFO-FLOW: Preprocessing Module: write_output_top ...
Execute       set_default_model write_output_top 
Execute       cdfg_preprocess -model write_output_top 
Execute       rtl_gen_preprocess write_output_top 
INFO-FLOW: Preprocessing Module: Block_entry_gmem1_wr_proc ...
Execute       set_default_model Block_entry_gmem1_wr_proc 
Execute       cdfg_preprocess -model Block_entry_gmem1_wr_proc 
Execute       rtl_gen_preprocess Block_entry_gmem1_wr_proc 
INFO-FLOW: Preprocessing Module: cnn_top ...
Execute       set_default_model cnn_top 
Execute       cdfg_preprocess -model cnn_top 
Execute       rtl_gen_preprocess cnn_top 
INFO-FLOW: Model list for synthesis: entry_proc read_input_top load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 load_params_func.2_Pipeline_VITIS_LOOP_40_5 load_params_func.2 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 prepare_input_buf_func.2 convolution_func.2_Pipeline_VITIS_LOOP_81_3 convolution_func.2 write_output_func.2 compute.4 load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI load_params_func.1_Pipeline_VITIS_LOOP_40_5 load_params_func.1 prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ prepare_input_buf_func.1 convolution_func.1 write_output_func.1 compute.3 read_input_func.1 pooling_func.1 compute.1 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ load_params_func_Pipeline_VITIS_LOOP_40_5 load_params_func prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 prepare_input_buf_func convolution_func write_output_func compute.2 read_input_func pooling_func compute write_output_top_Pipeline_VITIS_LOOP_192_1 write_output_top Block_entry_gmem1_wr_proc cnn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 777.922 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.832 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.844 seconds; current allocated memory: 779.156 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input_top 
Execute       schedule -model read_input_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 11, loop 'VITIS_LOOP_184_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 780.340 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
INFO: [#UNDEF] Rewind delay = 2 for the pipelined loop 'VITIS_LOOP_184_1' due to a write-after-read dependence on variable 'i1'.
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.sched.adb -f 
INFO-FLOW: Finish scheduling read_input_top.
Execute       set_default_model read_input_top 
Execute       bind -model read_input_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 780.539 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.bind.adb -f 
INFO-FLOW: Finish binding read_input_top.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       schedule -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 781.617 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       bind -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 781.688 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.bind.adb -f 
INFO-FLOW: Finish binding load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_2_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
Execute       schedule -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 781.746 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func.2_Pipeline_VITIS_LOOP_40_5.
Execute       set_default_model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
Execute       bind -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 781.977 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.bind.adb -f 
INFO-FLOW: Finish binding load_params_func.2_Pipeline_VITIS_LOOP_40_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func.2 
Execute       schedule -model load_params_func.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 782.031 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func.2.
Execute       set_default_model load_params_func.2 
Execute       bind -model load_params_func.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 782.230 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.bind.adb -f 
INFO-FLOW: Finish binding load_params_func.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       schedule -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 10, loop 'VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 783.141 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       bind -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 783.145 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       schedule -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 783.867 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.
Execute       set_default_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       bind -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 784.145 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func.2 
Execute       schedule -model prepare_input_buf_func.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 784.324 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func.2.
Execute       set_default_model prepare_input_buf_func.2 
Execute       bind -model prepare_input_buf_func.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 784.328 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func_2_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
Execute       schedule -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln90) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_3'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_81_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.951 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.959 seconds; current allocated memory: 788.168 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.sched.adb -f 
INFO-FLOW: Finish scheduling convolution_func.2_Pipeline_VITIS_LOOP_81_3.
Execute       set_default_model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
Execute       bind -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 788.219 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.bind.adb -f 
INFO-FLOW: Finish binding convolution_func.2_Pipeline_VITIS_LOOP_81_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution_func.2 
Execute       schedule -model convolution_func.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln81) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 788.281 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.sched.adb -f 
INFO-FLOW: Finish scheduling convolution_func.2.
Execute       set_default_model convolution_func.2 
Execute       bind -model convolution_func.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 788.285 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.bind.adb -f 
INFO-FLOW: Finish binding convolution_func.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_output_func.2 
Execute       schedule -model write_output_func.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.032 seconds; current allocated memory: 788.520 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.sched.adb -f 
INFO-FLOW: Finish scheduling write_output_func.2.
Execute       set_default_model write_output_func.2 
Execute       bind -model write_output_func.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 788.523 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.bind.adb -f 
INFO-FLOW: Finish binding write_output_func.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute.4 
Execute       schedule -model compute.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 788.867 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute.4.
Execute       set_default_model compute.4 
Execute       bind -model compute.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 788.941 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.bind.adb -f 
INFO-FLOW: Finish binding compute.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       schedule -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 789.523 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       bind -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 789.562 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.bind.adb -f 
INFO-FLOW: Finish binding load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_1_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
Execute       schedule -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 789.723 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func.1_Pipeline_VITIS_LOOP_40_5.
Execute       set_default_model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
Execute       bind -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 789.723 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.bind.adb -f 
INFO-FLOW: Finish binding load_params_func.1_Pipeline_VITIS_LOOP_40_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func.1 
Execute       schedule -model load_params_func.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 789.781 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func.1.
Execute       set_default_model load_params_func.1 
Execute       bind -model load_params_func.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 789.848 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.bind.adb -f 
INFO-FLOW: Finish binding load_params_func.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
Execute       schedule -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 790.215 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_.
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
Execute       bind -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.871 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.884 seconds; current allocated memory: 790.426 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
Execute       schedule -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 790.801 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_.
Execute       set_default_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
Execute       bind -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 790.988 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func.1 
Execute       schedule -model prepare_input_buf_func.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 791.043 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func.1.
Execute       set_default_model prepare_input_buf_func.1 
Execute       bind -model prepare_input_buf_func.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 791.113 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution_func.1 
Execute       schedule -model convolution_func.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_4) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 794.668 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.sched.adb -f 
INFO-FLOW: Finish scheduling convolution_func.1.
Execute       set_default_model convolution_func.1 
Execute       bind -model convolution_func.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 794.680 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.bind.adb -f 
INFO-FLOW: Finish binding convolution_func.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_output_func.1 
Execute       schedule -model write_output_func.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.773 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.806 seconds; current allocated memory: 794.773 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_output_func.1.
Execute       set_default_model write_output_func.1 
Execute       bind -model write_output_func.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 794.777 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.bind.adb -f 
INFO-FLOW: Finish binding write_output_func.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute.3 
Execute       schedule -model compute.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 794.785 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.sched.adb -f 
INFO-FLOW: Finish scheduling compute.3.
Execute       set_default_model compute.3 
Execute       bind -model compute.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 794.836 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.bind.adb -f 
INFO-FLOW: Finish binding compute.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input_func.1 
Execute       schedule -model read_input_func.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 794.898 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_input_func.1.
Execute       set_default_model read_input_func.1 
Execute       bind -model read_input_func.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 794.957 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.bind.adb -f 
INFO-FLOW: Finish binding read_input_func.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling_func.1 
Execute       schedule -model pooling_func.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 795.293 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.sched.adb -f 
INFO-FLOW: Finish scheduling pooling_func.1.
Execute       set_default_model pooling_func.1 
Execute       bind -model pooling_func.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 795.375 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.bind.adb -f 
INFO-FLOW: Finish binding pooling_func.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute.1 
Execute       schedule -model compute.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.875 seconds; current allocated memory: 795.375 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute.1.
Execute       set_default_model compute.1 
Execute       bind -model compute.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 795.402 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.bind.adb -f 
INFO-FLOW: Finish binding compute.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
Execute       schedule -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 795.930 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_.
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
Execute       bind -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 795.930 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       schedule -model load_params_func_Pipeline_VITIS_LOOP_40_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_40_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 796.098 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func_Pipeline_VITIS_LOOP_40_5.
Execute       set_default_model load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       bind -model load_params_func_Pipeline_VITIS_LOOP_40_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 796.098 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.bind.adb -f 
INFO-FLOW: Finish binding load_params_func_Pipeline_VITIS_LOOP_40_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_params_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_params_func 
Execute       schedule -model load_params_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 796.273 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.sched.adb -f 
INFO-FLOW: Finish scheduling load_params_func.
Execute       set_default_model load_params_func 
Execute       bind -model load_params_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 796.496 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.bind.adb -f 
INFO-FLOW: Finish binding load_params_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       schedule -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.918 seconds; current allocated memory: 796.730 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       bind -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 796.988 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       schedule -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 797.461 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.
Execute       set_default_model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       bind -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 797.461 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'prepare_input_buf_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model prepare_input_buf_func 
Execute       schedule -model prepare_input_buf_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 797.465 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.sched.adb -f 
INFO-FLOW: Finish scheduling prepare_input_buf_func.
Execute       set_default_model prepare_input_buf_func 
Execute       bind -model prepare_input_buf_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 797.465 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.bind.adb -f 
INFO-FLOW: Finish binding prepare_input_buf_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolution_func 
Execute       schedule -model convolution_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=sum_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 800.633 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.sched.adb -f 
INFO-FLOW: Finish scheduling convolution_func.
Execute       set_default_model convolution_func 
Execute       bind -model convolution_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.83 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.857 seconds; current allocated memory: 800.633 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.bind.adb -f 
INFO-FLOW: Finish binding convolution_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_output_func 
Execute       schedule -model write_output_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 800.699 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.sched.adb -f 
INFO-FLOW: Finish scheduling write_output_func.
Execute       set_default_model write_output_func 
Execute       bind -model write_output_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 800.703 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.bind.adb -f 
INFO-FLOW: Finish binding write_output_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute.2 
Execute       schedule -model compute.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 800.863 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.sched.adb -f 
INFO-FLOW: Finish scheduling compute.2.
Execute       set_default_model compute.2 
Execute       bind -model compute.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 800.867 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.bind.adb -f 
INFO-FLOW: Finish binding compute.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_input_func 
Execute       schedule -model read_input_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2, loop 'VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 800.906 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.sched.adb -f 
INFO-FLOW: Finish scheduling read_input_func.
Execute       set_default_model read_input_func 
Execute       bind -model read_input_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 800.906 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.bind.adb -f 
INFO-FLOW: Finish binding read_input_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pooling_func 
Execute       schedule -model pooling_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_buf'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.848 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.863 seconds; current allocated memory: 801.414 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.sched.adb -f 
INFO-FLOW: Finish scheduling pooling_func.
Execute       set_default_model pooling_func 
Execute       bind -model pooling_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 801.414 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.bind.adb -f 
INFO-FLOW: Finish binding pooling_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute 
Execute       schedule -model compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 801.578 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.sched.adb -f 
INFO-FLOW: Finish scheduling compute.
Execute       set_default_model compute 
Execute       bind -model compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 801.648 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.bind.adb -f 
INFO-FLOW: Finish binding compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_top_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       schedule -model write_output_top_Pipeline_VITIS_LOOP_192_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 801.699 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_output_top_Pipeline_VITIS_LOOP_192_1.
Execute       set_default_model write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       bind -model write_output_top_Pipeline_VITIS_LOOP_192_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 801.699 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.bind.adb -f 
INFO-FLOW: Finish binding write_output_top_Pipeline_VITIS_LOOP_192_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_output_top 
Execute       schedule -model write_output_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 801.848 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.sched.adb -f 
INFO-FLOW: Finish scheduling write_output_top.
Execute       set_default_model write_output_top 
Execute       bind -model write_output_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 801.949 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.bind.adb -f 
INFO-FLOW: Finish binding write_output_top.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem1_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_entry_gmem1_wr_proc 
Execute       schedule -model Block_entry_gmem1_wr_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 802.113 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry_gmem1_wr_proc.
Execute       set_default_model Block_entry_gmem1_wr_proc 
Execute       bind -model Block_entry_gmem1_wr_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.882 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 802.172 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry_gmem1_wr_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn_top 
Execute       schedule -model cnn_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Block_entry_gmem1_wr_proc_U0 (from entry_proc_U0 to Block_entry_gmem1_wr_proc_U0) to 7 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 802.484 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_top.
Execute       set_default_model cnn_top 
Execute       bind -model cnn_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 802.773 MB.
Execute       syn_report -verbosereport -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.bind.adb -f 
INFO-FLOW: Finish binding cnn_top.
Execute       get_model_list cnn_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_input_top 
Execute       rtl_gen_preprocess load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       rtl_gen_preprocess load_params_func.2_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess load_params_func.2 
Execute       rtl_gen_preprocess prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       rtl_gen_preprocess prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       rtl_gen_preprocess prepare_input_buf_func.2 
Execute       rtl_gen_preprocess convolution_func.2_Pipeline_VITIS_LOOP_81_3 
Execute       rtl_gen_preprocess convolution_func.2 
Execute       rtl_gen_preprocess write_output_func.2 
Execute       rtl_gen_preprocess compute.4 
Execute       rtl_gen_preprocess load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       rtl_gen_preprocess load_params_func.1_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess load_params_func.1 
Execute       rtl_gen_preprocess prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ 
Execute       rtl_gen_preprocess prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ 
Execute       rtl_gen_preprocess prepare_input_buf_func.1 
Execute       rtl_gen_preprocess convolution_func.1 
Execute       rtl_gen_preprocess write_output_func.1 
Execute       rtl_gen_preprocess compute.3 
Execute       rtl_gen_preprocess read_input_func.1 
Execute       rtl_gen_preprocess pooling_func.1 
Execute       rtl_gen_preprocess compute.1 
Execute       rtl_gen_preprocess load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ 
Execute       rtl_gen_preprocess load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       rtl_gen_preprocess load_params_func 
Execute       rtl_gen_preprocess prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       rtl_gen_preprocess prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       rtl_gen_preprocess prepare_input_buf_func 
Execute       rtl_gen_preprocess convolution_func 
Execute       rtl_gen_preprocess write_output_func 
Execute       rtl_gen_preprocess compute.2 
Execute       rtl_gen_preprocess read_input_func 
Execute       rtl_gen_preprocess pooling_func 
Execute       rtl_gen_preprocess compute 
Execute       rtl_gen_preprocess write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       rtl_gen_preprocess write_output_top 
Execute       rtl_gen_preprocess Block_entry_gmem1_wr_proc 
Execute       rtl_gen_preprocess cnn_top 
INFO-FLOW: Model list for RTL generation: entry_proc read_input_top load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 load_params_func.2_Pipeline_VITIS_LOOP_40_5 load_params_func.2 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 prepare_input_buf_func.2 convolution_func.2_Pipeline_VITIS_LOOP_81_3 convolution_func.2 write_output_func.2 compute.4 load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI load_params_func.1_Pipeline_VITIS_LOOP_40_5 load_params_func.1 prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ prepare_input_buf_func.1 convolution_func.1 write_output_func.1 compute.3 read_input_func.1 pooling_func.1 compute.1 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ load_params_func_Pipeline_VITIS_LOOP_40_5 load_params_func prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 prepare_input_buf_func convolution_func write_output_func compute.2 read_input_func pooling_func compute write_output_top_Pipeline_VITIS_LOOP_192_1 write_output_top Block_entry_gmem1_wr_proc cnn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 804.023 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_entry_proc 
Execute       syn_report -csynth -model entry_proc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model entry_proc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model entry_proc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model entry_proc -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_input_top -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_input_top' pipeline 'VITIS_LOOP_184_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 805.477 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input_top -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_read_input_top 
Execute       gen_rtl read_input_top -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_read_input_top 
Execute       syn_report -csynth -model read_input_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/read_input_top_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model read_input_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/read_input_top_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model read_input_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model read_input_top -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.adb 
Execute       db_write -model read_input_top -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_input_top -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4'.
Command       create_rtl_model done; 1.81 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.855 seconds; current allocated memory: 806.621 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       gen_rtl load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
Execute       syn_report -csynth -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.adb 
Execute       db_write -model load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_2_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func.2_Pipeline_VITIS_LOOP_40_5 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_2_Pipeline_VITIS_LOOP_40_5/m_axi_gmem3_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_2_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 808.773 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func.2_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_40_5 
Execute       gen_rtl load_params_func.2_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_2_Pipeline_VITIS_LOOP_40_5 
Execute       syn_report -csynth -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_2_Pipeline_VITIS_LOOP_40_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_2_Pipeline_VITIS_LOOP_40_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.adb 
Execute       db_write -model load_params_func.2_Pipeline_VITIS_LOOP_40_5 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func.2_Pipeline_VITIS_LOOP_40_5 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func.2 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 809.914 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func.2 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_2 
Execute       gen_rtl load_params_func.2 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_2 
Execute       syn_report -csynth -model load_params_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func.2 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.adb 
Execute       db_write -model load_params_func.2 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func.2 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline 'VITIS_LOOP_51_2_VITIS_LOOP_52_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 812.508 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       gen_rtl prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       syn_report -csynth -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.adb 
Execute       db_write -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5' pipeline 'VITIS_LOOP_59_4_VITIS_LOOP_61_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_5ns_3ns_2_9_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5'.
Command       create_rtl_model done; 1.703 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.794 seconds; current allocated memory: 814.605 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       gen_rtl prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
Execute       syn_report -csynth -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.adb 
Execute       db_write -model prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func.2 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 816.402 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func.2 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_2 
Execute       gen_rtl prepare_input_buf_func.2 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_2 
Execute       syn_report -csynth -model prepare_input_buf_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func.2 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.adb 
Execute       db_write -model prepare_input_buf_func.2 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func.2 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func_2_Pipeline_VITIS_LOOP_81_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution_func.2_Pipeline_VITIS_LOOP_81_3 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_func_2_Pipeline_VITIS_LOOP_81_3' pipeline 'VITIS_LOOP_81_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28ns_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_28s_28_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_28_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func_2_Pipeline_VITIS_LOOP_81_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 819.559 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution_func.2_Pipeline_VITIS_LOOP_81_3 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3 
Execute       gen_rtl convolution_func.2_Pipeline_VITIS_LOOP_81_3 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3 
Execute       syn_report -csynth -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_2_Pipeline_VITIS_LOOP_81_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_2_Pipeline_VITIS_LOOP_81_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.adb 
Execute       db_write -model convolution_func.2_Pipeline_VITIS_LOOP_81_3 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution_func.2_Pipeline_VITIS_LOOP_81_3 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution_func.2 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_4ns_2ns_6ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 826.840 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution_func.2 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_convolution_func_2 
Execute       gen_rtl convolution_func.2 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_convolution_func_2 
Execute       syn_report -csynth -model convolution_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model convolution_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model convolution_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model convolution_func.2 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.adb 
Execute       db_write -model convolution_func.2 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution_func.2 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_func_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_output_func.2 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_func_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 826.871 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_output_func.2 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_write_output_func_2 
Execute       gen_rtl write_output_func.2 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_write_output_func_2 
Execute       syn_report -csynth -model write_output_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_func_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model write_output_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_func_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model write_output_func.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model write_output_func.2 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.adb 
Execute       db_write -model write_output_func.2 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_output_func.2 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute.4 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_4'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_4_input_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_4_output_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_4_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 829.746 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute.4 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_compute_4 
Execute       gen_rtl compute.4 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_compute_4 
Execute       syn_report -csynth -model compute.4 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model compute.4 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model compute.4 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model compute.4 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.adb 
Execute       db_write -model compute.4 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute.4 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI/m_axi_gmem4_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 831.918 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       gen_rtl load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
Execute       syn_report -csynth -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.adb 
Execute       db_write -model load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_1_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func.1_Pipeline_VITIS_LOOP_40_5 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_1_Pipeline_VITIS_LOOP_40_5/m_axi_gmem5_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_1_Pipeline_VITIS_LOOP_40_5'.
Command       create_rtl_model done; 1.853 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.934 seconds; current allocated memory: 834.285 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func.1_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_40_5 
Execute       gen_rtl load_params_func.1_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_1_Pipeline_VITIS_LOOP_40_5 
Execute       syn_report -csynth -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_1_Pipeline_VITIS_LOOP_40_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_1_Pipeline_VITIS_LOOP_40_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.adb 
Execute       db_write -model load_params_func.1_Pipeline_VITIS_LOOP_40_5 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func.1_Pipeline_VITIS_LOOP_40_5 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 835.055 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func.1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_1 
Execute       gen_rtl load_params_func.1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_1 
Execute       syn_report -csynth -model load_params_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func.1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.adb 
Execute       db_write -model load_params_func.1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func.1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 836.395 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s 
Execute       gen_rtl prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s 
Execute       syn_report -csynth -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.adb 
Execute       db_write -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 838.121 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s 
Execute       gen_rtl prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s 
Execute       syn_report -csynth -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.adb 
Execute       db_write -model prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 840.215 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func.1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_1 
Execute       gen_rtl prepare_input_buf_func.1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_1 
Execute       syn_report -csynth -model prepare_input_buf_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func.1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.adb 
Execute       db_write -model prepare_input_buf_func.1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func.1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution_func.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_func_1' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 840.812 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution_func.1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_convolution_func_1 
Execute       gen_rtl convolution_func.1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_convolution_func_1 
Execute       syn_report -csynth -model convolution_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model convolution_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model convolution_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model convolution_func.1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.adb 
Execute       db_write -model convolution_func.1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution_func.1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_output_func.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 846.773 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_output_func.1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_write_output_func_1 
Execute       gen_rtl write_output_func.1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_write_output_func_1 
Execute       syn_report -csynth -model write_output_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_func_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model write_output_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_func_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model write_output_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model write_output_func.1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.adb 
Execute       db_write -model write_output_func.1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_output_func.1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute.3 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_3'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_input_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_output_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_3_local_bias_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.437 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.501 seconds; current allocated memory: 847.965 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute.3 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_compute_3 
Execute       gen_rtl compute.3 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_compute_3 
Execute       syn_report -csynth -model compute.3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model compute.3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model compute.3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model compute.3 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.adb 
Execute       db_write -model compute.3 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute.3 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_input_func.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 849.941 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input_func.1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_read_input_func_1 
Execute       gen_rtl read_input_func.1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_read_input_func_1 
Execute       syn_report -csynth -model read_input_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/read_input_func_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model read_input_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/read_input_func_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model read_input_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model read_input_func.1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.adb 
Execute       db_write -model read_input_func.1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_input_func.1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_func_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling_func.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling_func_1' pipeline 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_func_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 851.363 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling_func.1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_pooling_func_1 
Execute       gen_rtl pooling_func.1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_pooling_func_1 
Execute       syn_report -csynth -model pooling_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/pooling_func_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model pooling_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/pooling_func_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model pooling_func.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model pooling_func.1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.adb 
Execute       db_write -model pooling_func.1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling_func.1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute.1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_1'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 853.090 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute.1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_compute_1 
Execute       gen_rtl compute.1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_compute_1 
Execute       syn_report -csynth -model compute.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model compute.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model compute.1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model compute.1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.adb 
Execute       db_write -model compute.1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute.1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s/m_axi_gmem6_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s'.
Command       create_rtl_model done; 1.737 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.774 seconds; current allocated memory: 853.750 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s 
Execute       gen_rtl load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s 
Execute       syn_report -csynth -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.adb 
Execute       db_write -model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func_Pipeline_VITIS_LOOP_40_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func_Pipeline_VITIS_LOOP_40_5 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_params_func_Pipeline_VITIS_LOOP_40_5/m_axi_gmem7_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func_Pipeline_VITIS_LOOP_40_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 855.637 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       gen_rtl load_params_func_Pipeline_VITIS_LOOP_40_5 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func_Pipeline_VITIS_LOOP_40_5 
Execute       syn_report -csynth -model load_params_func_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_Pipeline_VITIS_LOOP_40_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_Pipeline_VITIS_LOOP_40_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func_Pipeline_VITIS_LOOP_40_5 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func_Pipeline_VITIS_LOOP_40_5 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.adb 
Execute       db_write -model load_params_func_Pipeline_VITIS_LOOP_40_5 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func_Pipeline_VITIS_LOOP_40_5 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_params_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_params_func -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_params_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 857.078 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_params_func -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_load_params_func 
Execute       gen_rtl load_params_func -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_load_params_func 
Execute       syn_report -csynth -model load_params_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model load_params_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/load_params_func_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model load_params_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model load_params_func -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.adb 
Execute       db_write -model load_params_func -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_params_func -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 859.035 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       gen_rtl prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
Execute       syn_report -csynth -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.adb 
Execute       db_write -model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 860.562 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       gen_rtl prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
Execute       syn_report -csynth -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.adb 
Execute       db_write -model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'prepare_input_buf_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model prepare_input_buf_func -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'prepare_input_buf_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.627 seconds; current allocated memory: 861.887 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl prepare_input_buf_func -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_prepare_input_buf_func 
Execute       gen_rtl prepare_input_buf_func -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_prepare_input_buf_func 
Execute       syn_report -csynth -model prepare_input_buf_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model prepare_input_buf_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/prepare_input_buf_func_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model prepare_input_buf_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model prepare_input_buf_func -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.adb 
Execute       db_write -model prepare_input_buf_func -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info prepare_input_buf_func -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model convolution_func -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_func' pipeline 'VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_32ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 862.664 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolution_func -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_convolution_func 
Execute       gen_rtl convolution_func -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_convolution_func 
Execute       syn_report -csynth -model convolution_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model convolution_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/convolution_func_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model convolution_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model convolution_func -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.adb 
Execute       db_write -model convolution_func -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolution_func -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_output_func -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 868.141 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_output_func -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_write_output_func 
Execute       gen_rtl write_output_func -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_write_output_func 
Execute       syn_report -csynth -model write_output_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_func_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model write_output_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_func_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model write_output_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model write_output_func -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.adb 
Execute       db_write -model write_output_func -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_output_func -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute.2 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_2'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_input_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_output_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_local_weights_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_2_local_bias_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 870.535 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute.2 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_compute_2 
Execute       gen_rtl compute.2 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_compute_2 
Execute       syn_report -csynth -model compute.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model compute.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model compute.2 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model compute.2 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.adb 
Execute       db_write -model compute.2 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute.2 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model read_input_func -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 872.164 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_input_func -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_read_input_func 
Execute       gen_rtl read_input_func -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_read_input_func 
Execute       syn_report -csynth -model read_input_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/read_input_func_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model read_input_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/read_input_func_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model read_input_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model read_input_func -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.adb 
Execute       db_write -model read_input_func -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_input_func -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pooling_func -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling_func' pipeline 'VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 873.355 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl pooling_func -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_pooling_func 
Execute       gen_rtl pooling_func -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_pooling_func 
Execute       syn_report -csynth -model pooling_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/pooling_func_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model pooling_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/pooling_func_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model pooling_func -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model pooling_func -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.adb 
Execute       db_write -model pooling_func -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pooling_func -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [RTMG 210-278] Implementing memory 'cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 875.367 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_compute 
Execute       gen_rtl compute -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_compute 
Execute       syn_report -csynth -model compute -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model compute -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/compute_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model compute -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model compute -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.adb 
Execute       db_write -model compute -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_top_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_output_top_Pipeline_VITIS_LOOP_192_1 -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_output_top_Pipeline_VITIS_LOOP_192_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_top_Pipeline_VITIS_LOOP_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 875.867 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_output_top_Pipeline_VITIS_LOOP_192_1 -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       gen_rtl write_output_top_Pipeline_VITIS_LOOP_192_1 -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_write_output_top_Pipeline_VITIS_LOOP_192_1 
Execute       syn_report -csynth -model write_output_top_Pipeline_VITIS_LOOP_192_1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_top_Pipeline_VITIS_LOOP_192_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model write_output_top_Pipeline_VITIS_LOOP_192_1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_top_Pipeline_VITIS_LOOP_192_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model write_output_top_Pipeline_VITIS_LOOP_192_1 -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model write_output_top_Pipeline_VITIS_LOOP_192_1 -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.adb 
Execute       db_write -model write_output_top_Pipeline_VITIS_LOOP_192_1 -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_output_top_Pipeline_VITIS_LOOP_192_1 -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_output_top -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 876.574 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_output_top -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_write_output_top 
Execute       gen_rtl write_output_top -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_write_output_top 
Execute       syn_report -csynth -model write_output_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_top_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model write_output_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/write_output_top_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model write_output_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model write_output_top -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.adb 
Execute       db_write -model write_output_top -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_output_top -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem1_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Block_entry_gmem1_wr_proc -top_prefix cnn_top_ -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem1_wr_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 877.633 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_entry_gmem1_wr_proc -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top_Block_entry_gmem1_wr_proc 
Execute       gen_rtl Block_entry_gmem1_wr_proc -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top_Block_entry_gmem1_wr_proc 
Execute       syn_report -csynth -model Block_entry_gmem1_wr_proc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/Block_entry_gmem1_wr_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model Block_entry_gmem1_wr_proc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/Block_entry_gmem1_wr_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model Block_entry_gmem1_wr_proc -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model Block_entry_gmem1_wr_proc -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.adb 
Execute       db_write -model Block_entry_gmem1_wr_proc -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Block_entry_gmem1_wr_proc -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cnn_top -top_prefix  -sub_prefix cnn_top_ -mg_file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv1_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv2_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_top/conv3_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r', 'conv1_weights', 'conv1_bias', 'conv2_weights', 'conv2_bias', 'conv3_weights', 'conv3_bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_top'.
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(cnn_top_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_s_U(cnn_top_fifo_w16_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_out_U(cnn_top_fifo_w16_d8192_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_out_U(cnn_top_fifo_w16_d8192_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool1_out_U(cnn_top_fifo_w16_d2048_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv3_out_U(cnn_top_fifo_w16_d2048_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_s_U(cnn_top_fifo_w16_d512_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_entry_gmem1_wr_proc_U0_U(cnn_top_start_for_Block_entry_gmem1_wr_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_1_U0_U(cnn_top_start_for_compute_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_U0_U(cnn_top_start_for_compute_U0)' using Shift Registers.
Command       create_rtl_model done; 1.93 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 880.168 MB.
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn_top -istop -style xilinx -f -lang vhdl -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/vhdl/cnn_top 
Execute       gen_rtl cnn_top -istop -style xilinx -f -lang vlog -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/verilog/cnn_top 
Execute       syn_report -csynth -model cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/cnn_top_csynth.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -rtlxml -model cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/cnn_top_csynth.xml 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -verbosereport -model cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.verbose.rpt 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       db_write -model cnn_top -f -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.adb 
Execute       db_write -model cnn_top -bindview -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cnn_top -p D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top 
Execute       export_constraint_db -f -tool general -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.constraint.tcl 
Execute       syn_report -designview -model cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.design.xml 
Execute       syn_report -csynthDesign -model cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth.rpt -MHOut D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-2 
Execute           ap_family_info -name xc7z020-clg400-2 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-2 -data family 
Execute       syn_report -wcfg -model cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn_top -o D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.protoinst 
Execute       sc_get_clocks cnn_top 
Execute       sc_get_portdomain cnn_top 
INFO-FLOW: Model list for RTL component generation: entry_proc read_input_top load_params_func.2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 load_params_func.2_Pipeline_VITIS_LOOP_40_5 load_params_func.2 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func.2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 prepare_input_buf_func.2 convolution_func.2_Pipeline_VITIS_LOOP_81_3 convolution_func.2 write_output_func.2 compute.4 load_params_func.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI load_params_func.1_Pipeline_VITIS_LOOP_40_5 load_params_func.1 prepare_input_buf_func.1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_ prepare_input_buf_func.1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_ prepare_input_buf_func.1 convolution_func.1 write_output_func.1 compute.3 read_input_func.1 pooling_func.1 compute.1 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_ load_params_func_Pipeline_VITIS_LOOP_40_5 load_params_func prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 prepare_input_buf_func convolution_func write_output_func compute.2 read_input_func pooling_func compute write_output_top_Pipeline_VITIS_LOOP_192_1 write_output_top Block_entry_gmem1_wr_proc cnn_top
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_input_top] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe
INFO-FLOW: Handling components in module [load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_params_func_2_Pipeline_VITIS_LOOP_40_5] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_params_func_2] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.compgen.tcl 
INFO-FLOW: Handling components in module [prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.compgen.tcl 
INFO-FLOW: Found component cnn_top_urem_5ns_3ns_2_9_1.
INFO-FLOW: Append model cnn_top_urem_5ns_3ns_2_9_1
INFO-FLOW: Found component cnn_top_mul_5ns_7ns_11_1_1.
INFO-FLOW: Append model cnn_top_mul_5ns_7ns_11_1_1
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prepare_input_buf_func_2] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_func_2_Pipeline_VITIS_LOOP_81_3] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.compgen.tcl 
INFO-FLOW: Found component cnn_top_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model cnn_top_sparsemux_7_2_16_1_1
INFO-FLOW: Found component cnn_top_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model cnn_top_sparsemux_7_2_16_1_1
INFO-FLOW: Found component cnn_top_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model cnn_top_sparsemux_7_2_16_1_1
INFO-FLOW: Found component cnn_top_mul_4ns_6ns_9_1_1.
INFO-FLOW: Append model cnn_top_mul_4ns_6ns_9_1_1
INFO-FLOW: Found component cnn_top_mul_16s_16s_28_1_1.
INFO-FLOW: Append model cnn_top_mul_16s_16s_28_1_1
INFO-FLOW: Found component cnn_top_mac_muladd_16s_16s_28s_28_4_1.
INFO-FLOW: Append model cnn_top_mac_muladd_16s_16s_28s_28_4_1
INFO-FLOW: Found component cnn_top_mac_muladd_16s_16s_28ns_28_4_1.
INFO-FLOW: Append model cnn_top_mac_muladd_16s_16s_28ns_28_4_1
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolution_func_2] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.compgen.tcl 
INFO-FLOW: Found component cnn_top_urem_4ns_3ns_2_8_seq_1.
INFO-FLOW: Append model cnn_top_urem_4ns_3ns_2_8_seq_1
INFO-FLOW: Found component cnn_top_am_addmul_4ns_2ns_6ns_11_4_1.
INFO-FLOW: Append model cnn_top_am_addmul_4ns_2ns_6ns_11_4_1
INFO-FLOW: Handling components in module [write_output_func_2] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_4] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.compgen.tcl 
INFO-FLOW: Found component cnn_top_compute_4_input_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_4_input_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_4_output_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_4_output_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_4_local_weights_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_4_local_weights_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_params_func_1_Pipeline_VITIS_LOOP_40_5] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_params_func_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.compgen.tcl 
INFO-FLOW: Handling components in module [prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prepare_input_buf_func_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_func_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_mac_muladd_16s_16s_32ns_32_4_1.
INFO-FLOW: Append model cnn_top_mac_muladd_16s_16s_32ns_32_4_1
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_output_func_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_3] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.compgen.tcl 
INFO-FLOW: Found component cnn_top_compute_3_input_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_3_input_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_3_output_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_3_output_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_3_local_weights_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_3_local_weights_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_3_local_bias_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_3_local_bias_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [read_input_func_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pooling_func_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_params_func_Pipeline_VITIS_LOOP_40_5] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_params_func] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.compgen.tcl 
INFO-FLOW: Handling components in module [prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [prepare_input_buf_func] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_func] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_output_func] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_2] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.compgen.tcl 
INFO-FLOW: Found component cnn_top_compute_2_input_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_2_input_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_2_output_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_2_output_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_2_local_weights_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_2_local_weights_RAM_AUTO_1R1W
INFO-FLOW: Found component cnn_top_compute_2_local_bias_RAM_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_2_local_bias_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [read_input_func] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pooling_func] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.compgen.tcl 
INFO-FLOW: Found component cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [write_output_top_Pipeline_VITIS_LOOP_192_1] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.compgen.tcl 
INFO-FLOW: Found component cnn_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_output_top] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.compgen.tcl 
INFO-FLOW: Handling components in module [Block_entry_gmem1_wr_proc] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.compgen.tcl 
INFO-FLOW: Handling components in module [cnn_top] ... 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.tcl 
INFO-FLOW: Found component cnn_top_fifo_w32_d8_S.
INFO-FLOW: Append model cnn_top_fifo_w32_d8_S
INFO-FLOW: Found component cnn_top_fifo_w16_d256_A.
INFO-FLOW: Append model cnn_top_fifo_w16_d256_A
INFO-FLOW: Found component cnn_top_fifo_w16_d8192_A.
INFO-FLOW: Append model cnn_top_fifo_w16_d8192_A
INFO-FLOW: Found component cnn_top_fifo_w16_d8192_A.
INFO-FLOW: Append model cnn_top_fifo_w16_d8192_A
INFO-FLOW: Found component cnn_top_fifo_w16_d2048_A.
INFO-FLOW: Append model cnn_top_fifo_w16_d2048_A
INFO-FLOW: Found component cnn_top_fifo_w16_d2048_A.
INFO-FLOW: Append model cnn_top_fifo_w16_d2048_A
INFO-FLOW: Found component cnn_top_fifo_w16_d512_A.
INFO-FLOW: Append model cnn_top_fifo_w16_d512_A
INFO-FLOW: Found component cnn_top_start_for_Block_entry_gmem1_wr_proc_U0.
INFO-FLOW: Append model cnn_top_start_for_Block_entry_gmem1_wr_proc_U0
INFO-FLOW: Found component cnn_top_start_for_compute_1_U0.
INFO-FLOW: Append model cnn_top_start_for_compute_1_U0
INFO-FLOW: Found component cnn_top_start_for_compute_U0.
INFO-FLOW: Append model cnn_top_start_for_compute_U0
INFO-FLOW: Found component cnn_top_gmem0_m_axi.
INFO-FLOW: Append model cnn_top_gmem0_m_axi
INFO-FLOW: Found component cnn_top_gmem1_m_axi.
INFO-FLOW: Append model cnn_top_gmem1_m_axi
INFO-FLOW: Found component cnn_top_gmem2_m_axi.
INFO-FLOW: Append model cnn_top_gmem2_m_axi
INFO-FLOW: Found component cnn_top_gmem3_m_axi.
INFO-FLOW: Append model cnn_top_gmem3_m_axi
INFO-FLOW: Found component cnn_top_gmem4_m_axi.
INFO-FLOW: Append model cnn_top_gmem4_m_axi
INFO-FLOW: Found component cnn_top_gmem5_m_axi.
INFO-FLOW: Append model cnn_top_gmem5_m_axi
INFO-FLOW: Found component cnn_top_gmem6_m_axi.
INFO-FLOW: Append model cnn_top_gmem6_m_axi
INFO-FLOW: Found component cnn_top_gmem7_m_axi.
INFO-FLOW: Append model cnn_top_gmem7_m_axi
INFO-FLOW: Found component cnn_top_control_s_axi.
INFO-FLOW: Append model cnn_top_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_input_top
INFO-FLOW: Append model load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4
INFO-FLOW: Append model load_params_func_2_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: Append model load_params_func_2
INFO-FLOW: Append model prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3
INFO-FLOW: Append model prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5
INFO-FLOW: Append model prepare_input_buf_func_2
INFO-FLOW: Append model convolution_func_2_Pipeline_VITIS_LOOP_81_3
INFO-FLOW: Append model convolution_func_2
INFO-FLOW: Append model write_output_func_2
INFO-FLOW: Append model compute_4
INFO-FLOW: Append model load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI
INFO-FLOW: Append model load_params_func_1_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: Append model load_params_func_1
INFO-FLOW: Append model prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s
INFO-FLOW: Append model prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s
INFO-FLOW: Append model prepare_input_buf_func_1
INFO-FLOW: Append model convolution_func_1
INFO-FLOW: Append model write_output_func_1
INFO-FLOW: Append model compute_3
INFO-FLOW: Append model read_input_func_1
INFO-FLOW: Append model pooling_func_1
INFO-FLOW: Append model compute_1
INFO-FLOW: Append model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s
INFO-FLOW: Append model load_params_func_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: Append model load_params_func
INFO-FLOW: Append model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3
INFO-FLOW: Append model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6
INFO-FLOW: Append model prepare_input_buf_func
INFO-FLOW: Append model convolution_func
INFO-FLOW: Append model write_output_func
INFO-FLOW: Append model compute_2
INFO-FLOW: Append model read_input_func
INFO-FLOW: Append model pooling_func
INFO-FLOW: Append model compute
INFO-FLOW: Append model write_output_top_Pipeline_VITIS_LOOP_192_1
INFO-FLOW: Append model write_output_top
INFO-FLOW: Append model Block_entry_gmem1_wr_proc
INFO-FLOW: Append model cnn_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_top_flow_control_loop_pipe cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_urem_5ns_3ns_2_9_1 cnn_top_mul_5ns_7ns_11_1_1 cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_sparsemux_7_2_16_1_1 cnn_top_sparsemux_7_2_16_1_1 cnn_top_sparsemux_7_2_16_1_1 cnn_top_mul_4ns_6ns_9_1_1 cnn_top_mul_16s_16s_28_1_1 cnn_top_mac_muladd_16s_16s_28s_28_4_1 cnn_top_mac_muladd_16s_16s_28ns_28_4_1 cnn_top_flow_control_loop_pipe_sequential_init cnn_top_urem_4ns_3ns_2_8_seq_1 cnn_top_am_addmul_4ns_2ns_6ns_11_4_1 cnn_top_flow_control_loop_pipe_sequential_init cnn_top_compute_4_input_buf_RAM_AUTO_1R1W cnn_top_compute_4_output_buf_RAM_AUTO_1R1W cnn_top_compute_4_local_weights_RAM_AUTO_1R1W cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_mac_muladd_16s_16s_32ns_32_4_1 cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_compute_3_input_buf_RAM_AUTO_1R1W cnn_top_compute_3_output_buf_RAM_AUTO_1R1W cnn_top_compute_3_local_weights_RAM_AUTO_1R1W cnn_top_compute_3_local_bias_RAM_AUTO_1R1W cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_compute_2_input_buf_RAM_AUTO_1R1W cnn_top_compute_2_output_buf_RAM_AUTO_1R1W cnn_top_compute_2_local_weights_RAM_AUTO_1R1W cnn_top_compute_2_local_bias_RAM_AUTO_1R1W cnn_top_flow_control_loop_pipe_sequential_init cnn_top_flow_control_loop_pipe_sequential_init cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W cnn_top_flow_control_loop_pipe_sequential_init cnn_top_fifo_w32_d8_S cnn_top_fifo_w16_d256_A cnn_top_fifo_w16_d8192_A cnn_top_fifo_w16_d8192_A cnn_top_fifo_w16_d2048_A cnn_top_fifo_w16_d2048_A cnn_top_fifo_w16_d512_A cnn_top_start_for_Block_entry_gmem1_wr_proc_U0 cnn_top_start_for_compute_1_U0 cnn_top_start_for_compute_U0 cnn_top_gmem0_m_axi cnn_top_gmem1_m_axi cnn_top_gmem2_m_axi cnn_top_gmem3_m_axi cnn_top_gmem4_m_axi cnn_top_gmem5_m_axi cnn_top_gmem6_m_axi cnn_top_gmem7_m_axi cnn_top_control_s_axi entry_proc read_input_top load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 load_params_func_2_Pipeline_VITIS_LOOP_40_5 load_params_func_2 prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 prepare_input_buf_func_2 convolution_func_2_Pipeline_VITIS_LOOP_81_3 convolution_func_2 write_output_func_2 compute_4 load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI load_params_func_1_Pipeline_VITIS_LOOP_40_5 load_params_func_1 prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s prepare_input_buf_func_1 convolution_func_1 write_output_func_1 compute_3 read_input_func_1 pooling_func_1 compute_1 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s load_params_func_Pipeline_VITIS_LOOP_40_5 load_params_func prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 prepare_input_buf_func convolution_func write_output_func compute_2 read_input_func pooling_func compute write_output_top_Pipeline_VITIS_LOOP_192_1 write_output_top Block_entry_gmem1_wr_proc cnn_top
INFO-FLOW: Generating D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_urem_5ns_3ns_2_9_1
INFO-FLOW: To file: write model cnn_top_mul_5ns_7ns_11_1_1
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model cnn_top_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model cnn_top_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model cnn_top_mul_4ns_6ns_9_1_1
INFO-FLOW: To file: write model cnn_top_mul_16s_16s_28_1_1
INFO-FLOW: To file: write model cnn_top_mac_muladd_16s_16s_28s_28_4_1
INFO-FLOW: To file: write model cnn_top_mac_muladd_16s_16s_28ns_28_4_1
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_urem_4ns_3ns_2_8_seq_1
INFO-FLOW: To file: write model cnn_top_am_addmul_4ns_2ns_6ns_11_4_1
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_compute_4_input_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_4_output_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_4_local_weights_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_mac_muladd_16s_16s_32ns_32_4_1
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_compute_3_input_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_3_output_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_3_local_weights_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_3_local_bias_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_compute_2_input_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_2_output_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_2_local_weights_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_compute_2_local_bias_RAM_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model cnn_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_top_fifo_w32_d8_S
INFO-FLOW: To file: write model cnn_top_fifo_w16_d256_A
INFO-FLOW: To file: write model cnn_top_fifo_w16_d8192_A
INFO-FLOW: To file: write model cnn_top_fifo_w16_d8192_A
INFO-FLOW: To file: write model cnn_top_fifo_w16_d2048_A
INFO-FLOW: To file: write model cnn_top_fifo_w16_d2048_A
INFO-FLOW: To file: write model cnn_top_fifo_w16_d512_A
INFO-FLOW: To file: write model cnn_top_start_for_Block_entry_gmem1_wr_proc_U0
INFO-FLOW: To file: write model cnn_top_start_for_compute_1_U0
INFO-FLOW: To file: write model cnn_top_start_for_compute_U0
INFO-FLOW: To file: write model cnn_top_gmem0_m_axi
INFO-FLOW: To file: write model cnn_top_gmem1_m_axi
INFO-FLOW: To file: write model cnn_top_gmem2_m_axi
INFO-FLOW: To file: write model cnn_top_gmem3_m_axi
INFO-FLOW: To file: write model cnn_top_gmem4_m_axi
INFO-FLOW: To file: write model cnn_top_gmem5_m_axi
INFO-FLOW: To file: write model cnn_top_gmem6_m_axi
INFO-FLOW: To file: write model cnn_top_gmem7_m_axi
INFO-FLOW: To file: write model cnn_top_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_input_top
INFO-FLOW: To file: write model load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4
INFO-FLOW: To file: write model load_params_func_2_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: To file: write model load_params_func_2
INFO-FLOW: To file: write model prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3
INFO-FLOW: To file: write model prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5
INFO-FLOW: To file: write model prepare_input_buf_func_2
INFO-FLOW: To file: write model convolution_func_2_Pipeline_VITIS_LOOP_81_3
INFO-FLOW: To file: write model convolution_func_2
INFO-FLOW: To file: write model write_output_func_2
INFO-FLOW: To file: write model compute_4
INFO-FLOW: To file: write model load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI
INFO-FLOW: To file: write model load_params_func_1_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: To file: write model load_params_func_1
INFO-FLOW: To file: write model prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s
INFO-FLOW: To file: write model prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s
INFO-FLOW: To file: write model prepare_input_buf_func_1
INFO-FLOW: To file: write model convolution_func_1
INFO-FLOW: To file: write model write_output_func_1
INFO-FLOW: To file: write model compute_3
INFO-FLOW: To file: write model read_input_func_1
INFO-FLOW: To file: write model pooling_func_1
INFO-FLOW: To file: write model compute_1
INFO-FLOW: To file: write model load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s
INFO-FLOW: To file: write model load_params_func_Pipeline_VITIS_LOOP_40_5
INFO-FLOW: To file: write model load_params_func
INFO-FLOW: To file: write model prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3
INFO-FLOW: To file: write model prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6
INFO-FLOW: To file: write model prepare_input_buf_func
INFO-FLOW: To file: write model convolution_func
INFO-FLOW: To file: write model write_output_func
INFO-FLOW: To file: write model compute_2
INFO-FLOW: To file: write model read_input_func
INFO-FLOW: To file: write model pooling_func
INFO-FLOW: To file: write model compute
INFO-FLOW: To file: write model write_output_top_Pipeline_VITIS_LOOP_192_1
INFO-FLOW: To file: write model write_output_top
INFO-FLOW: To file: write model Block_entry_gmem1_wr_proc
INFO-FLOW: To file: write model cnn_top
INFO-FLOW: Generating D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/vhdl' dstVlogDir='D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/vlog' tclDir='D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db' modelList='cnn_top_flow_control_loop_pipe
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_5ns_3ns_2_9_1
cnn_top_mul_5ns_7ns_11_1_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_mul_4ns_6ns_9_1_1
cnn_top_mul_16s_16s_28_1_1
cnn_top_mac_muladd_16s_16s_28s_28_4_1
cnn_top_mac_muladd_16s_16s_28ns_28_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_4ns_3ns_2_8_seq_1
cnn_top_am_addmul_4ns_2ns_6ns_11_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_4_input_buf_RAM_AUTO_1R1W
cnn_top_compute_4_output_buf_RAM_AUTO_1R1W
cnn_top_compute_4_local_weights_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_16s_16s_32ns_32_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_3_input_buf_RAM_AUTO_1R1W
cnn_top_compute_3_output_buf_RAM_AUTO_1R1W
cnn_top_compute_3_local_weights_RAM_AUTO_1R1W
cnn_top_compute_3_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_2_input_buf_RAM_AUTO_1R1W
cnn_top_compute_2_output_buf_RAM_AUTO_1R1W
cnn_top_compute_2_local_weights_RAM_AUTO_1R1W
cnn_top_compute_2_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fifo_w32_d8_S
cnn_top_fifo_w16_d256_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d512_A
cnn_top_start_for_Block_entry_gmem1_wr_proc_U0
cnn_top_start_for_compute_1_U0
cnn_top_start_for_compute_U0
cnn_top_gmem0_m_axi
cnn_top_gmem1_m_axi
cnn_top_gmem2_m_axi
cnn_top_gmem3_m_axi
cnn_top_gmem4_m_axi
cnn_top_gmem5_m_axi
cnn_top_gmem6_m_axi
cnn_top_gmem7_m_axi
cnn_top_control_s_axi
entry_proc
read_input_top
load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4
load_params_func_2_Pipeline_VITIS_LOOP_40_5
load_params_func_2
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5
prepare_input_buf_func_2
convolution_func_2_Pipeline_VITIS_LOOP_81_3
convolution_func_2
write_output_func_2
compute_4
load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI
load_params_func_1_Pipeline_VITIS_LOOP_40_5
load_params_func_1
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s
prepare_input_buf_func_1
convolution_func_1
write_output_func_1
compute_3
read_input_func_1
pooling_func_1
compute_1
load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s
load_params_func_Pipeline_VITIS_LOOP_40_5
load_params_func
prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6
prepare_input_buf_func
convolution_func
write_output_func
compute_2
read_input_func
pooling_func
compute
write_output_top_Pipeline_VITIS_LOOP_192_1
write_output_top
Block_entry_gmem1_wr_proc
cnn_top
' expOnly='0'
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.compgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 890.793 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cnn_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name load_params_func_2
INFO-FLOW: No bind nodes found for module_name prepare_input_buf_func_2
INFO-FLOW: No bind nodes found for module_name load_params_func_1
INFO-FLOW: No bind nodes found for module_name prepare_input_buf_func_1
INFO-FLOW: No bind nodes found for module_name load_params_func
INFO-FLOW: No bind nodes found for module_name prepare_input_buf_func
INFO-FLOW: No bind nodes found for module_name write_output_top
INFO-FLOW: No bind nodes found for module_name Block_entry_gmem1_wr_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_top_flow_control_loop_pipe
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_5ns_3ns_2_9_1
cnn_top_mul_5ns_7ns_11_1_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_mul_4ns_6ns_9_1_1
cnn_top_mul_16s_16s_28_1_1
cnn_top_mac_muladd_16s_16s_28s_28_4_1
cnn_top_mac_muladd_16s_16s_28ns_28_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_4ns_3ns_2_8_seq_1
cnn_top_am_addmul_4ns_2ns_6ns_11_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_4_input_buf_RAM_AUTO_1R1W
cnn_top_compute_4_output_buf_RAM_AUTO_1R1W
cnn_top_compute_4_local_weights_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_16s_16s_32ns_32_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_3_input_buf_RAM_AUTO_1R1W
cnn_top_compute_3_output_buf_RAM_AUTO_1R1W
cnn_top_compute_3_local_weights_RAM_AUTO_1R1W
cnn_top_compute_3_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_2_input_buf_RAM_AUTO_1R1W
cnn_top_compute_2_output_buf_RAM_AUTO_1R1W
cnn_top_compute_2_local_weights_RAM_AUTO_1R1W
cnn_top_compute_2_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fifo_w32_d8_S
cnn_top_fifo_w16_d256_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d512_A
cnn_top_start_for_Block_entry_gmem1_wr_proc_U0
cnn_top_start_for_compute_1_U0
cnn_top_start_for_compute_U0
cnn_top_gmem0_m_axi
cnn_top_gmem1_m_axi
cnn_top_gmem2_m_axi
cnn_top_gmem3_m_axi
cnn_top_gmem4_m_axi
cnn_top_gmem5_m_axi
cnn_top_gmem6_m_axi
cnn_top_gmem7_m_axi
cnn_top_control_s_axi
entry_proc
read_input_top
load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4
load_params_func_2_Pipeline_VITIS_LOOP_40_5
load_params_func_2
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5
prepare_input_buf_func_2
convolution_func_2_Pipeline_VITIS_LOOP_81_3
convolution_func_2
write_output_func_2
compute_4
load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI
load_params_func_1_Pipeline_VITIS_LOOP_40_5
load_params_func_1
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s
prepare_input_buf_func_1
convolution_func_1
write_output_func_1
compute_3
read_input_func_1
pooling_func_1
compute_1
load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s
load_params_func_Pipeline_VITIS_LOOP_40_5
load_params_func
prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6
prepare_input_buf_func
convolution_func
write_output_func
compute_2
read_input_func
pooling_func
compute
write_output_top_Pipeline_VITIS_LOOP_192_1
write_output_top
Block_entry_gmem1_wr_proc
cnn_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.constraint.tcl 
Execute       sc_get_clocks cnn_top 
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem5_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem5 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem6_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem6 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem7_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem7 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST cnn_top MODULE2INSTS {cnn_top cnn_top entry_proc entry_proc_U0 read_input_top read_input_top_U0 compute_4 compute_4_U0 load_params_func_2 grp_load_params_func_2_fu_138 load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 grp_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_90 load_params_func_2_Pipeline_VITIS_LOOP_40_5 grp_load_params_func_2_Pipeline_VITIS_LOOP_40_5_fu_115 prepare_input_buf_func_2 grp_prepare_input_buf_func_2_fu_170 prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34 prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56 convolution_func_2 grp_convolution_func_2_fu_194 convolution_func_2_Pipeline_VITIS_LOOP_81_3 grp_convolution_func_2_Pipeline_VITIS_LOOP_81_3_fu_254 write_output_func_2 grp_write_output_func_2_fu_218 compute_3 compute_3_U0 load_params_func_1 grp_load_params_func_1_fu_74 load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74 load_params_func_1_Pipeline_VITIS_LOOP_40_5 grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83 prepare_input_buf_func_1 grp_prepare_input_buf_func_1_fu_90 prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18 prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24 convolution_func_1 grp_convolution_func_1_fu_98 write_output_func_1 grp_write_output_func_1_fu_106 compute_1 compute_1_U0 read_input_func_1 grp_read_input_func_1_fu_24 pooling_func_1 grp_pooling_func_1_fu_32 compute_2 compute_2_U0 load_params_func grp_load_params_func_fu_74 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s grp_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_fu_74 load_params_func_Pipeline_VITIS_LOOP_40_5 grp_load_params_func_Pipeline_VITIS_LOOP_40_5_fu_83 prepare_input_buf_func grp_prepare_input_buf_func_fu_90 prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24 convolution_func grp_convolution_func_fu_98 write_output_func grp_write_output_func_fu_106 compute compute_U0 read_input_func grp_read_input_func_fu_24 pooling_func grp_pooling_func_fu_32 Block_entry_gmem1_wr_proc Block_entry_gmem1_wr_proc_U0 write_output_top grp_write_output_top_fu_83 write_output_top_Pipeline_VITIS_LOOP_192_1 grp_write_output_top_Pipeline_VITIS_LOOP_192_1_fu_60} INST2MODULE {cnn_top cnn_top entry_proc_U0 entry_proc read_input_top_U0 read_input_top compute_4_U0 compute_4 grp_load_params_func_2_fu_138 load_params_func_2 grp_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_90 load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 grp_load_params_func_2_Pipeline_VITIS_LOOP_40_5_fu_115 load_params_func_2_Pipeline_VITIS_LOOP_40_5 grp_prepare_input_buf_func_2_fu_170 prepare_input_buf_func_2 grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34 prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56 prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 grp_convolution_func_2_fu_194 convolution_func_2 grp_convolution_func_2_Pipeline_VITIS_LOOP_81_3_fu_254 convolution_func_2_Pipeline_VITIS_LOOP_81_3 grp_write_output_func_2_fu_218 write_output_func_2 compute_3_U0 compute_3 grp_load_params_func_1_fu_74 load_params_func_1 grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74 load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83 load_params_func_1_Pipeline_VITIS_LOOP_40_5 grp_prepare_input_buf_func_1_fu_90 prepare_input_buf_func_1 grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18 prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24 prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s grp_convolution_func_1_fu_98 convolution_func_1 grp_write_output_func_1_fu_106 write_output_func_1 compute_1_U0 compute_1 grp_read_input_func_1_fu_24 read_input_func_1 grp_pooling_func_1_fu_32 pooling_func_1 compute_2_U0 compute_2 grp_load_params_func_fu_74 load_params_func grp_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_fu_74 load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s grp_load_params_func_Pipeline_VITIS_LOOP_40_5_fu_83 load_params_func_Pipeline_VITIS_LOOP_40_5 grp_prepare_input_buf_func_fu_90 prepare_input_buf_func grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18 prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24 prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 grp_convolution_func_fu_98 convolution_func grp_write_output_func_fu_106 write_output_func compute_U0 compute grp_read_input_func_fu_24 read_input_func grp_pooling_func_fu_32 pooling_func Block_entry_gmem1_wr_proc_U0 Block_entry_gmem1_wr_proc grp_write_output_top_fu_83 write_output_top grp_write_output_top_Pipeline_VITIS_LOOP_192_1_fu_60 write_output_top_Pipeline_VITIS_LOOP_192_1} INSTDATA {cnn_top {DEPTH 1 CHILDREN {entry_proc_U0 read_input_top_U0 compute_4_U0 compute_3_U0 compute_1_U0 compute_2_U0 compute_U0 Block_entry_gmem1_wr_proc_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} read_input_top_U0 {DEPTH 2 CHILDREN {}} compute_4_U0 {DEPTH 2 CHILDREN {grp_load_params_func_2_fu_138 grp_prepare_input_buf_func_2_fu_170 grp_convolution_func_2_fu_194 grp_write_output_func_2_fu_218}} grp_load_params_func_2_fu_138 {DEPTH 3 CHILDREN {grp_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_90 grp_load_params_func_2_Pipeline_VITIS_LOOP_40_5_fu_115}} grp_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_90 {DEPTH 4 CHILDREN {}} grp_load_params_func_2_Pipeline_VITIS_LOOP_40_5_fu_115 {DEPTH 4 CHILDREN {}} grp_prepare_input_buf_func_2_fu_170 {DEPTH 3 CHILDREN {grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34 grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56}} grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34 {DEPTH 4 CHILDREN {}} grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56 {DEPTH 4 CHILDREN {}} grp_convolution_func_2_fu_194 {DEPTH 3 CHILDREN grp_convolution_func_2_Pipeline_VITIS_LOOP_81_3_fu_254} grp_convolution_func_2_Pipeline_VITIS_LOOP_81_3_fu_254 {DEPTH 4 CHILDREN {}} grp_write_output_func_2_fu_218 {DEPTH 3 CHILDREN {}} compute_3_U0 {DEPTH 2 CHILDREN {grp_load_params_func_1_fu_74 grp_prepare_input_buf_func_1_fu_90 grp_convolution_func_1_fu_98 grp_write_output_func_1_fu_106}} grp_load_params_func_1_fu_74 {DEPTH 3 CHILDREN {grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74 grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83}} grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74 {DEPTH 4 CHILDREN {}} grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83 {DEPTH 4 CHILDREN {}} grp_prepare_input_buf_func_1_fu_90 {DEPTH 3 CHILDREN {grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18 grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24}} grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18 {DEPTH 4 CHILDREN {}} grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24 {DEPTH 4 CHILDREN {}} grp_convolution_func_1_fu_98 {DEPTH 3 CHILDREN {}} grp_write_output_func_1_fu_106 {DEPTH 3 CHILDREN {}} compute_1_U0 {DEPTH 2 CHILDREN {grp_read_input_func_1_fu_24 grp_pooling_func_1_fu_32}} grp_read_input_func_1_fu_24 {DEPTH 3 CHILDREN {}} grp_pooling_func_1_fu_32 {DEPTH 3 CHILDREN {}} compute_2_U0 {DEPTH 2 CHILDREN {grp_load_params_func_fu_74 grp_prepare_input_buf_func_fu_90 grp_convolution_func_fu_98 grp_write_output_func_fu_106}} grp_load_params_func_fu_74 {DEPTH 3 CHILDREN {grp_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_fu_74 grp_load_params_func_Pipeline_VITIS_LOOP_40_5_fu_83}} grp_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_fu_74 {DEPTH 4 CHILDREN {}} grp_load_params_func_Pipeline_VITIS_LOOP_40_5_fu_83 {DEPTH 4 CHILDREN {}} grp_prepare_input_buf_func_fu_90 {DEPTH 3 CHILDREN {grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18 grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24}} grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18 {DEPTH 4 CHILDREN {}} grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24 {DEPTH 4 CHILDREN {}} grp_convolution_func_fu_98 {DEPTH 3 CHILDREN {}} grp_write_output_func_fu_106 {DEPTH 3 CHILDREN {}} compute_U0 {DEPTH 2 CHILDREN {grp_read_input_func_fu_24 grp_pooling_func_fu_32}} grp_read_input_func_fu_24 {DEPTH 3 CHILDREN {}} grp_pooling_func_fu_32 {DEPTH 3 CHILDREN {}} Block_entry_gmem1_wr_proc_U0 {DEPTH 2 CHILDREN grp_write_output_top_fu_83} grp_write_output_top_fu_83 {DEPTH 3 CHILDREN grp_write_output_top_Pipeline_VITIS_LOOP_192_1_fu_60} grp_write_output_top_Pipeline_VITIS_LOOP_192_1_fu_60 {DEPTH 4 CHILDREN {}}} MODULEDATA {read_input_top {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_134_p2 SOURCE cnn_layer.cpp:184 VARIABLE i LOOP VITIS_LOOP_184_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln184_fu_140_p2 SOURCE cnn_layer.cpp:184 VARIABLE icmp_ln184 LOOP VITIS_LOOP_184_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_272_p2 SOURCE cnn_layer.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_278_p2 SOURCE cnn_layer.cpp:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_299_p2 SOURCE cnn_layer.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln30_fu_305_p2 SOURCE cnn_layer.cpp:30 VARIABLE icmp_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_fu_310_p3 SOURCE cnn_layer.cpp:26 VARIABLE select_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln26_fu_318_p2 SOURCE cnn_layer.cpp:26 VARIABLE xor_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_324_p2 SOURCE cnn_layer.cpp:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln26_fu_330_p2 SOURCE cnn_layer.cpp:26 VARIABLE and_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_1_fu_336_p3 SOURCE cnn_layer.cpp:26 VARIABLE select_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_344_p2 SOURCE cnn_layer.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_350_p2 SOURCE cnn_layer.cpp:26 VARIABLE empty LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_mid2_fu_356_p3 SOURCE cnn_layer.cpp:26 VARIABLE n_mid2 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_fu_365_p3 SOURCE cnn_layer.cpp:30 VARIABLE select_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_398_p2 SOURCE cnn_layer.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_404_p2 SOURCE cnn_layer.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_1_fu_409_p3 SOURCE cnn_layer.cpp:30 VARIABLE select_ln30_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_params_func_2_Pipeline_VITIS_LOOP_40_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_88_p2 SOURCE cnn_layer.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_94_p2 SOURCE cnn_layer.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_239_p2 SOURCE cnn_layer.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_245_p2 SOURCE cnn_layer.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_257_p2 SOURCE cnn_layer.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_263_p2 SOURCE cnn_layer.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_fu_269_p3 SOURCE cnn_layer.cpp:51 VARIABLE select_ln51 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_1_fu_277_p3 SOURCE cnn_layer.cpp:51 VARIABLE select_ln51_1 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U37 SOURCE cnn_layer.cpp:51 VARIABLE mul_ln51 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U34 SOURCE cnn_layer.cpp:51 VARIABLE urem_ln51 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U36 SOURCE cnn_layer.cpp:52 VARIABLE mul_ln52 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U35 SOURCE cnn_layer.cpp:52 VARIABLE urem_ln52 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_291_p2 SOURCE cnn_layer.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_253_p2 SOURCE cnn_layer.cpp:59 VARIABLE icmp_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_259_p2 SOURCE cnn_layer.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_271_p2 SOURCE cnn_layer.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_277_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_285_p2 SOURCE {} VARIABLE p_mid1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_291_p2 SOURCE {} VARIABLE empty LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_297_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_2_fu_305_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_2 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U49 SOURCE cnn_layer.cpp:61 VARIABLE mul_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U50 SOURCE cnn_layer.cpp:61 VARIABLE urem_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next_fu_349_p2 SOURCE cnn_layer.cpp:59 VARIABLE indvars_iv_next LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U52 SOURCE cnn_layer.cpp:64 VARIABLE mul_ln64 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 8 OPTYPE urem PRAGMA {} RTLNAME urem_5ns_3ns_2_9_1_U51 SOURCE cnn_layer.cpp:64 VARIABLE urem_ln64 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} convolution_func_2_Pipeline_VITIS_LOOP_81_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_1172_p2 SOURCE cnn_layer.cpp:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1178_p2 SOURCE cnn_layer.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_1187_p2 SOURCE cnn_layer.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_1_fu_1193_p2 SOURCE cnn_layer.cpp:81 VARIABLE icmp_ln81_1 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_1199_p3 SOURCE cnn_layer.cpp:81 VARIABLE select_ln81 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U82 SOURCE cnn_layer.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_1248_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_2_fu_1266_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_2 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_3_fu_1284_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_3 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U73 SOURCE cnn_layer.cpp:90 VARIABLE tmp LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U74 SOURCE cnn_layer.cpp:90 VARIABLE tmp_1 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U75 SOURCE cnn_layer.cpp:90 VARIABLE tmp_2 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U85 SOURCE cnn_layer.cpp:90 VARIABLE tmp_3 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U83 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_12 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_4_fu_1325_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_4 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_12_fu_1343_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_12 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_13_fu_1361_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_13 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U76 SOURCE cnn_layer.cpp:90 VARIABLE tmp_4 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U77 SOURCE cnn_layer.cpp:90 VARIABLE tmp_5 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U78 SOURCE cnn_layer.cpp:90 VARIABLE tmp_6 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U86 SOURCE cnn_layer.cpp:90 VARIABLE tmp_7 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_1379_p2 SOURCE cnn_layer.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U84 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_13 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_14_fu_1408_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_14 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_15_fu_1426_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_15 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_16_fu_1444_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_16 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U79 SOURCE cnn_layer.cpp:90 VARIABLE tmp_8 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U80 SOURCE cnn_layer.cpp:90 VARIABLE tmp_9 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U81 SOURCE cnn_layer.cpp:90 VARIABLE tmp_s LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U87 SOURCE cnn_layer.cpp:90 VARIABLE tmp_10 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U73 SOURCE cnn_layer.cpp:90 VARIABLE tmp_11 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U74 SOURCE cnn_layer.cpp:90 VARIABLE tmp_12 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U75 SOURCE cnn_layer.cpp:90 VARIABLE tmp_13 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U88 SOURCE cnn_layer.cpp:90 VARIABLE tmp_14 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U76 SOURCE cnn_layer.cpp:90 VARIABLE tmp_15 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U77 SOURCE cnn_layer.cpp:90 VARIABLE tmp_16 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U78 SOURCE cnn_layer.cpp:90 VARIABLE tmp_17 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U89 SOURCE cnn_layer.cpp:90 VARIABLE tmp_18 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U79 SOURCE cnn_layer.cpp:90 VARIABLE tmp_19 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U80 SOURCE cnn_layer.cpp:90 VARIABLE tmp_20 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U81 SOURCE cnn_layer.cpp:90 VARIABLE tmp_21 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U90 SOURCE cnn_layer.cpp:90 VARIABLE tmp_22 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U73 SOURCE cnn_layer.cpp:90 VARIABLE tmp_23 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U74 SOURCE cnn_layer.cpp:90 VARIABLE tmp_24 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U75 SOURCE cnn_layer.cpp:90 VARIABLE tmp_25 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U91 SOURCE cnn_layer.cpp:90 VARIABLE tmp_26 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U76 SOURCE cnn_layer.cpp:90 VARIABLE tmp_27 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U77 SOURCE cnn_layer.cpp:90 VARIABLE tmp_28 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U78 SOURCE cnn_layer.cpp:90 VARIABLE tmp_29 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U92 SOURCE cnn_layer.cpp:90 VARIABLE tmp_30 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U79 SOURCE cnn_layer.cpp:90 VARIABLE tmp_31 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U80 SOURCE cnn_layer.cpp:90 VARIABLE tmp_32 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U81 SOURCE cnn_layer.cpp:90 VARIABLE tmp_33 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U93 SOURCE cnn_layer.cpp:90 VARIABLE tmp_34 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28ns_28_4_1_U100 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U94 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_1 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U97 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_2 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28ns_28_4_1_U102 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_3 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28ns_28_4_1_U101 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_4 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U95 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_5 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U98 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_6 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_28_1_1_U96 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_7 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U99 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90_8 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28ns_28_4_1_U102 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U98 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_5 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28ns_28_4_1_U101 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_6 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U99 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_8 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28s_28_4_1_U97 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_9 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_28ns_28_4_1_U100 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_10 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_11_fu_1678_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_11 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln95_fu_1711_p2 SOURCE cnn_layer.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln95_fu_1717_p3 SOURCE cnn_layer.cpp:95 VARIABLE select_ln95 LOOP VITIS_LOOP_81_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 9 BRAM 0 URAM 0}} convolution_func_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_303_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_309_p2 SOURCE cnn_layer.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_6ns_9_1_1_U137 SOURCE cnn_layer.cpp:79 VARIABLE mul_ln79 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_seq LATENCY 7 OPTYPE urem PRAGMA {} RTLNAME urem_4ns_3ns_2_8_seq_1_U136 SOURCE cnn_layer.cpp:79 VARIABLE urem_ln79 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_4ns_2ns_6ns_11_4_1_U139 SOURCE cnn_layer.cpp:79 VARIABLE empty_60 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME am_addmul_4ns_2ns_6ns_11_4_1_U139 SOURCE cnn_layer.cpp:81 VARIABLE zext_ln81 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_4ns_2ns_6ns_11_4_1_U139 SOURCE cnn_layer.cpp:81 VARIABLE mul_ln81 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_385_p2 SOURCE cnn_layer.cpp:79 VARIABLE empty_61 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_7ns_11_1_1_U138 SOURCE cnn_layer.cpp:79 VARIABLE mul LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_fu_444_p2 SOURCE cnn_layer.cpp:90 VARIABLE sub_ln90 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_1_fu_477_p2 SOURCE cnn_layer.cpp:90 VARIABLE sub_ln90_1 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln90_2_fu_509_p2 SOURCE cnn_layer.cpp:90 VARIABLE sub_ln90_2 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln79_fu_516_p2 SOURCE cnn_layer.cpp:79 VARIABLE icmp_ln79 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 10 BRAM 0 URAM 0}} write_output_func_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_124_p2 SOURCE cnn_layer.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_1_fu_130_p2 SOURCE cnn_layer.cpp:103 VARIABLE add_ln103_1 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_153_p2 SOURCE cnn_layer.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_159_p2 SOURCE cnn_layer.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_165_p3 SOURCE cnn_layer.cpp:103 VARIABLE select_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln103_fu_173_p2 SOURCE cnn_layer.cpp:103 VARIABLE xor_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_fu_179_p2 SOURCE cnn_layer.cpp:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln103_fu_185_p2 SOURCE cnn_layer.cpp:103 VARIABLE and_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_1_fu_191_p3 SOURCE cnn_layer.cpp:103 VARIABLE select_ln103_1 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_199_p2 SOURCE cnn_layer.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_205_p2 SOURCE cnn_layer.cpp:103 VARIABLE empty LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME oc_mid2_fu_211_p3 SOURCE cnn_layer.cpp:103 VARIABLE oc_mid2 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_fu_219_p3 SOURCE cnn_layer.cpp:105 VARIABLE select_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_254_p2 SOURCE cnn_layer.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_260_p2 SOURCE cnn_layer.cpp:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_1_fu_266_p3 SOURCE cnn_layer.cpp:105 VARIABLE select_ln105_1 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_1_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_2_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_3_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_4_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_5_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_6_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_7_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_8_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 36 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_buf_U SOURCE cnn_layer.cpp:116 VARIABLE output_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 8192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_1_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_2_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_3_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_4_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_5_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_6_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_7_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_8_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_bias_U SOURCE cnn_layer.cpp:119 VARIABLE local_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 10 BRAM 8 URAM 0}} load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_172_p2 SOURCE cnn_layer.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_2_fu_178_p2 SOURCE cnn_layer.cpp:26 VARIABLE add_ln26_2 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_281_p2 SOURCE cnn_layer.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_196_p2 SOURCE cnn_layer.cpp:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_fu_287_p3 SOURCE cnn_layer.cpp:26 VARIABLE select_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln26_fu_202_p2 SOURCE cnn_layer.cpp:26 VARIABLE xor_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_294_p2 SOURCE cnn_layer.cpp:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln30_fu_208_p2 SOURCE cnn_layer.cpp:30 VARIABLE icmp_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln26_1_fu_214_p2 SOURCE cnn_layer.cpp:26 VARIABLE and_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_2_fu_300_p3 SOURCE cnn_layer.cpp:26 VARIABLE select_ln26_2 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_307_p2 SOURCE cnn_layer.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_220_p2 SOURCE cnn_layer.cpp:26 VARIABLE empty LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_mid26_fu_313_p3 SOURCE cnn_layer.cpp:26 VARIABLE m_mid26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten_not_fu_320_p2 SOURCE cnn_layer.cpp:30 VARIABLE exitcond_flatten_not LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten_mid234_fu_325_p2 SOURCE cnn_layer.cpp:28 VARIABLE not_exitcond_flatten_mid234 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln26_fu_330_p2 SOURCE cnn_layer.cpp:26 VARIABLE and_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln31_mid211_fu_335_p2 SOURCE cnn_layer.cpp:26 VARIABLE icmp_ln31_mid211 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln28_fu_341_p3 SOURCE cnn_layer.cpp:28 VARIABLE select_ln28 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_348_p2 SOURCE cnn_layer.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_56_fu_354_p2 SOURCE cnn_layer.cpp:26 VARIABLE empty_56 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_57_fu_359_p2 SOURCE cnn_layer.cpp:26 VARIABLE empty_57 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_mid2_fu_364_p3 SOURCE cnn_layer.cpp:26 VARIABLE n_mid2 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_fu_372_p3 SOURCE cnn_layer.cpp:30 VARIABLE select_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_426_p2 SOURCE cnn_layer.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_226_p2 SOURCE cnn_layer.cpp:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_2_fu_232_p3 SOURCE cnn_layer.cpp:30 VARIABLE select_ln30_2 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_240_p2 SOURCE cnn_layer.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln28_1_fu_246_p3 SOURCE cnn_layer.cpp:28 VARIABLE select_ln28_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_params_func_1_Pipeline_VITIS_LOOP_40_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_88_p2 SOURCE cnn_layer.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_94_p2 SOURCE cnn_layer.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_118_p2 SOURCE cnn_layer.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_124_p2 SOURCE cnn_layer.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_172_p2 SOURCE cnn_layer.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_133_p2 SOURCE cnn_layer.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_fu_178_p3 SOURCE cnn_layer.cpp:49 VARIABLE select_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln49_fu_185_p2 SOURCE cnn_layer.cpp:49 VARIABLE xor_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_190_p2 SOURCE cnn_layer.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln49_fu_196_p2 SOURCE cnn_layer.cpp:49 VARIABLE and_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_1_fu_202_p3 SOURCE cnn_layer.cpp:49 VARIABLE select_ln49_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_209_p2 SOURCE cnn_layer.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_215_p2 SOURCE cnn_layer.cpp:49 VARIABLE empty LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_2_mid2_fu_220_p3 SOURCE cnn_layer.cpp:49 VARIABLE j_2_mid2 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_fu_228_p3 SOURCE cnn_layer.cpp:51 VARIABLE select_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_278_p2 SOURCE cnn_layer.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_139_p2 SOURCE cnn_layer.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_2_fu_145_p3 SOURCE cnn_layer.cpp:51 VARIABLE select_ln51_2 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_134_p2 SOURCE cnn_layer.cpp:59 VARIABLE icmp_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_140_p2 SOURCE cnn_layer.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_163_p2 SOURCE cnn_layer.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_169_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_177_p2 SOURCE {} VARIABLE p_mid1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_183_p2 SOURCE {} VARIABLE empty LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_3_fu_189_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_3 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next223_fu_197_p2 SOURCE {} VARIABLE indvars_iv_next223 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_4_fu_203_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_4 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_fu_211_p2 SOURCE cnn_layer.cpp:59 VARIABLE xor_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln62_fu_217_p2 SOURCE cnn_layer.cpp:62 VARIABLE icmp_ln62 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_fu_223_p2 SOURCE cnn_layer.cpp:59 VARIABLE and_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_5_fu_229_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_5 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next2_dup_fu_237_p2 SOURCE cnn_layer.cpp:59 VARIABLE indvars_iv_next2_dup LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln61_fu_243_p2 SOURCE cnn_layer.cpp:61 VARIABLE or_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_249_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next2_mid1_fu_257_p2 SOURCE cnn_layer.cpp:59 VARIABLE indvars_iv_next2_mid1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_1_fu_263_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61_1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_2_fu_271_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61_2 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_321_p2 SOURCE cnn_layer.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_327_p2 SOURCE cnn_layer.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_3_fu_333_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61_3 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} convolution_func_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_278_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_284_p2 SOURCE cnn_layer.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_502_p2 SOURCE cnn_layer.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln79_fu_290_p2 SOURCE cnn_layer.cpp:79 VARIABLE icmp_ln79 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_fu_508_p3 SOURCE cnn_layer.cpp:77 VARIABLE select_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_451_fu_515_p2 SOURCE {} VARIABLE first_iter_451 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_fu_939_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_354_fu_521_p2 SOURCE {} VARIABLE first_iter_354 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_1_fu_943_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_256_fu_527_p2 SOURCE {} VARIABLE first_iter_256 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_2_fu_947_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_158_fu_533_p2 SOURCE {} VARIABLE first_iter_158 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_3_fu_951_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77_3 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_fu_296_p2 SOURCE cnn_layer.cpp:77 VARIABLE xor_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_539_p2 SOURCE cnn_layer.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_fu_545_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_369_p2 SOURCE cnn_layer.cpp:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_1_fu_375_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_fu_380_p2 SOURCE cnn_layer.cpp:84 VARIABLE icmp_ln84 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_302_p2 SOURCE cnn_layer.cpp:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_3_fu_308_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77_3 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_1_fu_550_p3 SOURCE cnn_layer.cpp:77 VARIABLE select_ln77_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_557_p2 SOURCE cnn_layer.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_314_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_mid268_fu_563_p3 SOURCE cnn_layer.cpp:77 VARIABLE j_mid268 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_9_mid279_fu_955_p3 SOURCE cnn_layer.cpp:77 VARIABLE sum_9_mid279 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_4_mid1_fu_962_p2 SOURCE cnn_layer.cpp:79 VARIABLE first_iter_4_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_4_mid2_fu_967_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_4_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_3_mid281_fu_974_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_3_mid281 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_2_mid285_fu_979_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_2_mid285 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_1_mid289_fu_984_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid289 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten62_not9_fu_386_p2 SOURCE cnn_layer.cpp:81 VARIABLE exitcond_flatten62_not9 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten62_mid21508_fu_391_p2 SOURCE cnn_layer.cpp:79 VARIABLE not_exitcond_flatten62_mid21508 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln87_mid291_fu_570_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln87_mid291 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME exitcond_flatten_mid295_fu_396_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten_mid295 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_2_fu_402_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME exitcond_flatten33_mid299_fu_407_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten33_mid299 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_fu_575_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_582_p2 SOURCE cnn_layer.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_63_fu_413_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_63 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_64_fu_418_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_64 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ic_mid239_fu_588_p3 SOURCE cnn_layer.cpp:77 VARIABLE ic_mid239 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_9_mid247_fu_989_p3 SOURCE cnn_layer.cpp:77 VARIABLE sum_9_mid247 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_3_mid1_fu_996_p2 SOURCE cnn_layer.cpp:81 VARIABLE first_iter_3_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_3_mid2_fu_1001_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_3_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_2_mid249_fu_1008_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_2_mid249 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_1_mid253_fu_1013_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid253 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_exitcond_flatten33_mid299_fu_423_p2 SOURCE cnn_layer.cpp:77 VARIABLE not_exitcond_flatten33_mid299 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME exitcond_flatten_mid259_fu_429_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten_mid259 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_595_p3 SOURCE cnn_layer.cpp:81 VARIABLE select_ln81 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_602_p2 SOURCE cnn_layer.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_65_fu_435_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_65 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_66_fu_441_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_66 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_mid222_fu_608_p3 SOURCE cnn_layer.cpp:77 VARIABLE m_mid222 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_mid1_fu_1018_p2 SOURCE cnn_layer.cpp:84 VARIABLE first_iter_2_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_2_mid2_fu_1023_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_2_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_1_mid228_fu_1030_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid228 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten_mid295_not_fu_615_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten_mid295_not LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten_mid259_fu_620_p2 SOURCE cnn_layer.cpp:77 VARIABLE not_exitcond_flatten_mid259 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln87_mid255_fu_625_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln87_mid255 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln87_mid230_fu_630_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln87_mid230 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_fu_636_p3 SOURCE cnn_layer.cpp:84 VARIABLE select_ln84 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_643_p2 SOURCE cnn_layer.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_67_fu_649_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_67 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_68_fu_653_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_68 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_69_fu_659_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_69 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_mid2_fu_664_p3 SOURCE cnn_layer.cpp:77 VARIABLE n_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_mid1_fu_1035_p2 SOURCE cnn_layer.cpp:86 VARIABLE first_iter_1_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_1_mid2_fu_1040_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_fu_672_p3 SOURCE cnn_layer.cpp:86 VARIABLE select_ln86 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln87_1_fu_1055_p2 SOURCE cnn_layer.cpp:87 VARIABLE icmp_ln87_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_fu_1060_p2 SOURCE cnn_layer.cpp:87 VARIABLE xor_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln87_fu_1066_p2 SOURCE cnn_layer.cpp:87 VARIABLE or_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_1_fu_1072_p2 SOURCE cnn_layer.cpp:87 VARIABLE xor_ln87_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln87_1_fu_1078_p2 SOURCE cnn_layer.cpp:87 VARIABLE or_ln87_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_2_fu_1084_p2 SOURCE cnn_layer.cpp:87 VARIABLE xor_ln87_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln87_2_fu_1090_p2 SOURCE cnn_layer.cpp:87 VARIABLE or_ln87_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_1_fu_1100_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_2_fu_1108_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_770_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_3_fu_900_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_3 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32ns_32_4_1_U190 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32ns_32_4_1_U190 SOURCE cnn_layer.cpp:90 VARIABLE sum_4 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_786_p2 SOURCE cnn_layer.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_2_fu_792_p2 SOURCE cnn_layer.cpp:87 VARIABLE icmp_ln87_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_1_fu_798_p2 SOURCE cnn_layer.cpp:86 VARIABLE icmp_ln86_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_1_fu_804_p2 SOURCE cnn_layer.cpp:84 VARIABLE icmp_ln84_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln95_fu_1152_p2 SOURCE cnn_layer.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln95_fu_1158_p3 SOURCE cnn_layer.cpp:95 VARIABLE select_ln95 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_446_p2 SOURCE cnn_layer.cpp:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_1_fu_452_p3 SOURCE cnn_layer.cpp:86 VARIABLE select_ln86_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_1_fu_460_p2 SOURCE cnn_layer.cpp:84 VARIABLE add_ln84_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_1_fu_466_p3 SOURCE cnn_layer.cpp:84 VARIABLE select_ln84_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_320_p2 SOURCE cnn_layer.cpp:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_1_fu_326_p3 SOURCE cnn_layer.cpp:81 VARIABLE select_ln81_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_334_p2 SOURCE cnn_layer.cpp:79 VARIABLE add_ln79_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_3_fu_340_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79_3 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} write_output_func_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_124_p2 SOURCE cnn_layer.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_2_fu_130_p2 SOURCE cnn_layer.cpp:103 VARIABLE add_ln103_2 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_153_p2 SOURCE cnn_layer.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_159_p2 SOURCE cnn_layer.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_165_p3 SOURCE cnn_layer.cpp:103 VARIABLE select_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln103_fu_173_p2 SOURCE cnn_layer.cpp:103 VARIABLE xor_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_fu_179_p2 SOURCE cnn_layer.cpp:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln103_fu_185_p2 SOURCE cnn_layer.cpp:103 VARIABLE and_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_2_fu_191_p3 SOURCE cnn_layer.cpp:103 VARIABLE select_ln103_2 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_199_p2 SOURCE cnn_layer.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_205_p2 SOURCE cnn_layer.cpp:103 VARIABLE empty LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME oc_mid2_fu_211_p3 SOURCE cnn_layer.cpp:103 VARIABLE oc_mid2 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_fu_219_p3 SOURCE cnn_layer.cpp:105 VARIABLE select_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_254_p2 SOURCE cnn_layer.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_2_fu_260_p2 SOURCE cnn_layer.cpp:105 VARIABLE add_ln105_2 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_2_fu_266_p3 SOURCE cnn_layer.cpp:105 VARIABLE select_ln105_2 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 10368 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_buf_U SOURCE cnn_layer.cpp:116 VARIABLE output_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 8192 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9216 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_bias_U SOURCE cnn_layer.cpp:119 VARIABLE local_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 1 BRAM 40 URAM 0}} read_input_func_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_fu_124_p2 SOURCE cnn_layer.cpp:143 VARIABLE icmp_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_130_p2 SOURCE cnn_layer.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_153_p2 SOURCE cnn_layer.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_fu_159_p2 SOURCE cnn_layer.cpp:145 VARIABLE icmp_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln143_fu_165_p3 SOURCE cnn_layer.cpp:143 VARIABLE select_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_fu_173_p2 SOURCE cnn_layer.cpp:143 VARIABLE xor_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_179_p2 SOURCE cnn_layer.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_185_p2 SOURCE cnn_layer.cpp:143 VARIABLE and_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln143_1_fu_191_p3 SOURCE cnn_layer.cpp:143 VARIABLE select_ln143_1 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_199_p2 SOURCE cnn_layer.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_205_p2 SOURCE cnn_layer.cpp:143 VARIABLE empty LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_mid2_fu_211_p3 SOURCE cnn_layer.cpp:143 VARIABLE c_mid2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_fu_219_p3 SOURCE cnn_layer.cpp:145 VARIABLE select_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_254_p2 SOURCE cnn_layer.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_260_p2 SOURCE cnn_layer.cpp:145 VARIABLE add_ln145_1 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_1_fu_266_p3 SOURCE cnn_layer.cpp:145 VARIABLE select_ln145_1 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} pooling_func_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln155_fu_154_p2 SOURCE cnn_layer.cpp:155 VARIABLE icmp_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_1_fu_160_p2 SOURCE cnn_layer.cpp:155 VARIABLE add_ln155_1 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_183_p2 SOURCE cnn_layer.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln157_fu_189_p2 SOURCE cnn_layer.cpp:157 VARIABLE icmp_ln157 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln155_fu_195_p3 SOURCE cnn_layer.cpp:155 VARIABLE select_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln155_fu_203_p2 SOURCE cnn_layer.cpp:155 VARIABLE xor_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln158_fu_209_p2 SOURCE cnn_layer.cpp:158 VARIABLE icmp_ln158 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln155_fu_215_p2 SOURCE cnn_layer.cpp:155 VARIABLE and_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln155_1_fu_221_p3 SOURCE cnn_layer.cpp:155 VARIABLE select_ln155_1 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_229_p2 SOURCE cnn_layer.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_235_p2 SOURCE cnn_layer.cpp:155 VARIABLE empty LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_mid2_fu_241_p3 SOURCE cnn_layer.cpp:155 VARIABLE c_mid2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_fu_249_p3 SOURCE cnn_layer.cpp:157 VARIABLE select_ln157 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_fu_379_p2 SOURCE cnn_layer.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_fu_385_p3 SOURCE cnn_layer.cpp:164 VARIABLE max_val LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_1_fu_393_p2 SOURCE cnn_layer.cpp:164 VARIABLE icmp_ln164_1 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_3_fu_398_p3 SOURCE cnn_layer.cpp:164 VARIABLE max_val_3 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_2_fu_405_p2 SOURCE cnn_layer.cpp:164 VARIABLE icmp_ln164_2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_4_fu_411_p3 SOURCE cnn_layer.cpp:164 VARIABLE max_val_4 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_307_p2 SOURCE cnn_layer.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_1_fu_313_p2 SOURCE cnn_layer.cpp:157 VARIABLE add_ln157_1 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_1_fu_319_p3 SOURCE cnn_layer.cpp:157 VARIABLE select_ln157_1 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_buf_U SOURCE cnn_layer.cpp:174 VARIABLE input_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 8192 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 0 BRAM 8 URAM 0}} load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln26_fu_172_p2 SOURCE cnn_layer.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_178_p2 SOURCE cnn_layer.cpp:26 VARIABLE add_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_281_p2 SOURCE cnn_layer.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln28_fu_196_p2 SOURCE cnn_layer.cpp:28 VARIABLE icmp_ln28 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_fu_287_p3 SOURCE cnn_layer.cpp:26 VARIABLE select_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln26_fu_202_p2 SOURCE cnn_layer.cpp:26 VARIABLE xor_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_fu_294_p2 SOURCE cnn_layer.cpp:31 VARIABLE icmp_ln31 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln30_fu_208_p2 SOURCE cnn_layer.cpp:30 VARIABLE icmp_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln26_1_fu_214_p2 SOURCE cnn_layer.cpp:26 VARIABLE and_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln26_1_fu_300_p3 SOURCE cnn_layer.cpp:26 VARIABLE select_ln26_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_307_p2 SOURCE cnn_layer.cpp:28 VARIABLE add_ln28 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_220_p2 SOURCE cnn_layer.cpp:26 VARIABLE empty LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_mid26_fu_313_p3 SOURCE cnn_layer.cpp:26 VARIABLE m_mid26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten_not_fu_320_p2 SOURCE cnn_layer.cpp:30 VARIABLE exitcond_flatten_not LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten_mid234_fu_325_p2 SOURCE cnn_layer.cpp:28 VARIABLE not_exitcond_flatten_mid234 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln26_fu_330_p2 SOURCE cnn_layer.cpp:26 VARIABLE and_ln26 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln31_mid211_fu_335_p2 SOURCE cnn_layer.cpp:26 VARIABLE icmp_ln31_mid211 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln28_fu_341_p3 SOURCE cnn_layer.cpp:28 VARIABLE select_ln28 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_348_p2 SOURCE cnn_layer.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_51_fu_354_p2 SOURCE cnn_layer.cpp:26 VARIABLE empty_51 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_52_fu_359_p2 SOURCE cnn_layer.cpp:26 VARIABLE empty_52 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_mid2_fu_364_p3 SOURCE cnn_layer.cpp:26 VARIABLE n_mid2 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_fu_372_p3 SOURCE cnn_layer.cpp:30 VARIABLE select_ln30 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_426_p2 SOURCE cnn_layer.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_226_p2 SOURCE cnn_layer.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln30_1_fu_232_p3 SOURCE cnn_layer.cpp:30 VARIABLE select_ln30_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_240_p2 SOURCE cnn_layer.cpp:28 VARIABLE add_ln28_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln28_1_fu_246_p3 SOURCE cnn_layer.cpp:28 VARIABLE select_ln28_1 LOOP VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_params_func_Pipeline_VITIS_LOOP_40_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln40_fu_88_p2 SOURCE cnn_layer.cpp:40 VARIABLE icmp_ln40 LOOP VITIS_LOOP_40_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_94_p2 SOURCE cnn_layer.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_118_p2 SOURCE cnn_layer.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_124_p2 SOURCE cnn_layer.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_147_p2 SOURCE cnn_layer.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_153_p2 SOURCE cnn_layer.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_fu_159_p3 SOURCE cnn_layer.cpp:49 VARIABLE select_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln49_fu_167_p2 SOURCE cnn_layer.cpp:49 VARIABLE xor_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_173_p2 SOURCE cnn_layer.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln49_fu_179_p2 SOURCE cnn_layer.cpp:49 VARIABLE and_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_1_fu_185_p3 SOURCE cnn_layer.cpp:49 VARIABLE select_ln49_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_193_p2 SOURCE cnn_layer.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_199_p2 SOURCE cnn_layer.cpp:49 VARIABLE empty LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_1_mid2_fu_205_p3 SOURCE cnn_layer.cpp:49 VARIABLE j_1_mid2 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_fu_213_p3 SOURCE cnn_layer.cpp:51 VARIABLE select_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_263_p2 SOURCE cnn_layer.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_269_p2 SOURCE cnn_layer.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln51_1_fu_275_p3 SOURCE cnn_layer.cpp:51 VARIABLE select_ln51_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln59_fu_134_p2 SOURCE cnn_layer.cpp:59 VARIABLE icmp_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_140_p2 SOURCE cnn_layer.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln61_fu_163_p2 SOURCE cnn_layer.cpp:61 VARIABLE icmp_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_169_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_177_p2 SOURCE {} VARIABLE p_mid1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_183_p2 SOURCE {} VARIABLE empty LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_189_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next223_fu_197_p2 SOURCE {} VARIABLE indvars_iv_next223 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_2_fu_203_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_2 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_fu_211_p2 SOURCE cnn_layer.cpp:59 VARIABLE xor_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln62_fu_217_p2 SOURCE cnn_layer.cpp:62 VARIABLE icmp_ln62 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_fu_223_p2 SOURCE cnn_layer.cpp:59 VARIABLE and_ln59 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_3_fu_229_p3 SOURCE cnn_layer.cpp:59 VARIABLE select_ln59_3 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next2_dup_fu_237_p2 SOURCE cnn_layer.cpp:59 VARIABLE indvars_iv_next2_dup LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln61_fu_243_p2 SOURCE cnn_layer.cpp:61 VARIABLE or_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_249_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next2_mid1_fu_257_p2 SOURCE cnn_layer.cpp:59 VARIABLE indvars_iv_next2_mid1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_1_fu_263_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61_1 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_2_fu_271_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61_2 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_321_p2 SOURCE cnn_layer.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_327_p2 SOURCE cnn_layer.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_3_fu_333_p3 SOURCE cnn_layer.cpp:61 VARIABLE select_ln61_3 LOOP VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} convolution_func {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln77_fu_274_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_280_p2 SOURCE cnn_layer.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_498_p2 SOURCE cnn_layer.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln79_fu_286_p2 SOURCE cnn_layer.cpp:79 VARIABLE icmp_ln79 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_fu_504_p3 SOURCE cnn_layer.cpp:77 VARIABLE select_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_451_fu_511_p2 SOURCE {} VARIABLE first_iter_451 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_fu_935_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_354_fu_517_p2 SOURCE {} VARIABLE first_iter_354 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_4_fu_939_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77_4 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_256_fu_523_p2 SOURCE {} VARIABLE first_iter_256 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_5_fu_943_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77_5 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_158_fu_529_p2 SOURCE {} VARIABLE first_iter_158 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln77_6_fu_947_p2 SOURCE cnn_layer.cpp:77 VARIABLE or_ln77_6 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln77_fu_292_p2 SOURCE cnn_layer.cpp:77 VARIABLE xor_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_fu_535_p2 SOURCE cnn_layer.cpp:87 VARIABLE icmp_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_fu_541_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_fu_365_p2 SOURCE cnn_layer.cpp:86 VARIABLE icmp_ln86 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_4_fu_371_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77_4 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_fu_376_p2 SOURCE cnn_layer.cpp:84 VARIABLE icmp_ln84 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_298_p2 SOURCE cnn_layer.cpp:81 VARIABLE icmp_ln81 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_6_fu_304_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77_6 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln77_2_fu_546_p3 SOURCE cnn_layer.cpp:77 VARIABLE select_ln77_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_553_p2 SOURCE cnn_layer.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_310_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_mid268_fu_559_p3 SOURCE cnn_layer.cpp:77 VARIABLE j_mid268 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_4_mid279_fu_951_p3 SOURCE cnn_layer.cpp:77 VARIABLE sum_4_mid279 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_4_mid1_fu_958_p2 SOURCE cnn_layer.cpp:79 VARIABLE first_iter_4_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_4_mid2_fu_963_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_4_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_3_mid281_fu_970_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_3_mid281 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_2_mid285_fu_975_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_2_mid285 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_1_mid289_fu_980_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid289 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten62_not9_fu_382_p2 SOURCE cnn_layer.cpp:81 VARIABLE exitcond_flatten62_not9 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten62_mid21508_fu_387_p2 SOURCE cnn_layer.cpp:79 VARIABLE not_exitcond_flatten62_mid21508 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln87_mid291_fu_566_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln87_mid291 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME exitcond_flatten_mid295_fu_392_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten_mid295 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln77_5_fu_398_p2 SOURCE cnn_layer.cpp:77 VARIABLE and_ln77_5 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME exitcond_flatten33_mid299_fu_403_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten33_mid299 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_fu_571_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_578_p2 SOURCE cnn_layer.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_71_fu_409_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_71 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_72_fu_414_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_72 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ic_mid239_fu_584_p3 SOURCE cnn_layer.cpp:77 VARIABLE ic_mid239 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_4_mid247_fu_985_p3 SOURCE cnn_layer.cpp:77 VARIABLE sum_4_mid247 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_3_mid1_fu_992_p2 SOURCE cnn_layer.cpp:81 VARIABLE first_iter_3_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_3_mid2_fu_997_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_3_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_2_mid249_fu_1004_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_2_mid249 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_1_mid253_fu_1009_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid253 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_exitcond_flatten33_mid299_fu_419_p2 SOURCE cnn_layer.cpp:77 VARIABLE not_exitcond_flatten33_mid299 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME exitcond_flatten_mid259_fu_425_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten_mid259 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_591_p3 SOURCE cnn_layer.cpp:81 VARIABLE select_ln81 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_598_p2 SOURCE cnn_layer.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_73_fu_431_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_73 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_74_fu_437_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_74 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_mid222_fu_604_p3 SOURCE cnn_layer.cpp:77 VARIABLE m_mid222 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_mid1_fu_1014_p2 SOURCE cnn_layer.cpp:84 VARIABLE first_iter_2_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_2_mid2_fu_1019_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_2_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME first_iter_1_mid228_fu_1026_p2 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid228 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME exitcond_flatten_mid295_not_fu_611_p2 SOURCE cnn_layer.cpp:77 VARIABLE exitcond_flatten_mid295_not LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME not_exitcond_flatten_mid259_fu_616_p2 SOURCE cnn_layer.cpp:77 VARIABLE not_exitcond_flatten_mid259 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln87_mid255_fu_621_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln87_mid255 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME icmp_ln87_mid230_fu_626_p2 SOURCE cnn_layer.cpp:77 VARIABLE icmp_ln87_mid230 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_fu_632_p3 SOURCE cnn_layer.cpp:84 VARIABLE select_ln84 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_639_p2 SOURCE cnn_layer.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_75_fu_645_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_75 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_76_fu_649_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_76 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_77_fu_655_p2 SOURCE cnn_layer.cpp:77 VARIABLE empty_77 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME n_mid2_fu_660_p3 SOURCE cnn_layer.cpp:77 VARIABLE n_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_mid1_fu_1031_p2 SOURCE cnn_layer.cpp:86 VARIABLE first_iter_1_mid1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME first_iter_1_mid2_fu_1036_p3 SOURCE cnn_layer.cpp:77 VARIABLE first_iter_1_mid2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_fu_668_p3 SOURCE cnn_layer.cpp:86 VARIABLE select_ln86 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln87_3_fu_1051_p2 SOURCE cnn_layer.cpp:87 VARIABLE icmp_ln87_3 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_fu_1056_p2 SOURCE cnn_layer.cpp:87 VARIABLE xor_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln87_fu_1062_p2 SOURCE cnn_layer.cpp:87 VARIABLE or_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_3_fu_1068_p2 SOURCE cnn_layer.cpp:87 VARIABLE xor_ln87_3 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln87_3_fu_1074_p2 SOURCE cnn_layer.cpp:87 VARIABLE or_ln87_3 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln87_4_fu_1080_p2 SOURCE cnn_layer.cpp:87 VARIABLE xor_ln87_4 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln87_4_fu_1086_p2 SOURCE cnn_layer.cpp:87 VARIABLE or_ln87_4 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_4_fu_1096_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79_4 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_5_fu_1104_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79_5 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_766_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_1_fu_896_p2 SOURCE cnn_layer.cpp:90 VARIABLE add_ln90_1 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_32ns_32_4_1_U232 SOURCE cnn_layer.cpp:90 VARIABLE mul_ln90 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_32ns_32_4_1_U232 SOURCE cnn_layer.cpp:90 VARIABLE sum_6 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_782_p2 SOURCE cnn_layer.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln87_4_fu_788_p2 SOURCE cnn_layer.cpp:87 VARIABLE icmp_ln87_4 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln86_2_fu_794_p2 SOURCE cnn_layer.cpp:86 VARIABLE icmp_ln86_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_2_fu_800_p2 SOURCE cnn_layer.cpp:84 VARIABLE icmp_ln84_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln95_fu_1148_p2 SOURCE cnn_layer.cpp:95 VARIABLE icmp_ln95 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln95_fu_1154_p3 SOURCE cnn_layer.cpp:95 VARIABLE select_ln95 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_442_p2 SOURCE cnn_layer.cpp:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln86_2_fu_448_p3 SOURCE cnn_layer.cpp:86 VARIABLE select_ln86_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_2_fu_456_p2 SOURCE cnn_layer.cpp:84 VARIABLE add_ln84_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln84_2_fu_462_p3 SOURCE cnn_layer.cpp:84 VARIABLE select_ln84_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_2_fu_316_p2 SOURCE cnn_layer.cpp:81 VARIABLE add_ln81_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_2_fu_322_p3 SOURCE cnn_layer.cpp:81 VARIABLE select_ln81_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_2_fu_330_p2 SOURCE cnn_layer.cpp:79 VARIABLE add_ln79_2 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln79_6_fu_336_p3 SOURCE cnn_layer.cpp:79 VARIABLE select_ln79_6 LOOP VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} write_output_func {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln103_fu_124_p2 SOURCE cnn_layer.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_3_fu_130_p2 SOURCE cnn_layer.cpp:103 VARIABLE add_ln103_3 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_153_p2 SOURCE cnn_layer.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln105_fu_159_p2 SOURCE cnn_layer.cpp:105 VARIABLE icmp_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_165_p3 SOURCE cnn_layer.cpp:103 VARIABLE select_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln103_fu_173_p2 SOURCE cnn_layer.cpp:103 VARIABLE xor_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln106_fu_179_p2 SOURCE cnn_layer.cpp:106 VARIABLE icmp_ln106 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln103_fu_185_p2 SOURCE cnn_layer.cpp:103 VARIABLE and_ln103 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_3_fu_191_p3 SOURCE cnn_layer.cpp:103 VARIABLE select_ln103_3 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_199_p2 SOURCE cnn_layer.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_205_p2 SOURCE cnn_layer.cpp:103 VARIABLE empty LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME oc_mid2_fu_211_p3 SOURCE cnn_layer.cpp:103 VARIABLE oc_mid2 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_fu_219_p3 SOURCE cnn_layer.cpp:105 VARIABLE select_ln105 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_254_p2 SOURCE cnn_layer.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_3_fu_260_p2 SOURCE cnn_layer.cpp:105 VARIABLE add_ln105_3 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_3_fu_266_p3 SOURCE cnn_layer.cpp:105 VARIABLE select_ln105_3 LOOP VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_buf_U SOURCE cnn_layer.cpp:115 VARIABLE input_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 3200 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME output_buf_U SOURCE cnn_layer.cpp:116 VARIABLE output_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 2048 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_weights_U SOURCE cnn_layer.cpp:118 VARIABLE local_weights LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9216 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_bias_U SOURCE cnn_layer.cpp:119 VARIABLE local_bias LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 32 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 1 BRAM 22 URAM 0}} read_input_func {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_fu_124_p2 SOURCE cnn_layer.cpp:143 VARIABLE icmp_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_2_fu_130_p2 SOURCE cnn_layer.cpp:143 VARIABLE add_ln143_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_153_p2 SOURCE cnn_layer.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln145_fu_159_p2 SOURCE cnn_layer.cpp:145 VARIABLE icmp_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln143_fu_165_p3 SOURCE cnn_layer.cpp:143 VARIABLE select_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln143_fu_173_p2 SOURCE cnn_layer.cpp:143 VARIABLE xor_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_179_p2 SOURCE cnn_layer.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln143_fu_185_p2 SOURCE cnn_layer.cpp:143 VARIABLE and_ln143 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln143_2_fu_191_p3 SOURCE cnn_layer.cpp:143 VARIABLE select_ln143_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_199_p2 SOURCE cnn_layer.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_205_p2 SOURCE cnn_layer.cpp:143 VARIABLE empty LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_mid2_fu_211_p3 SOURCE cnn_layer.cpp:143 VARIABLE c_mid2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_fu_219_p3 SOURCE cnn_layer.cpp:145 VARIABLE select_ln145 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_254_p2 SOURCE cnn_layer.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_2_fu_260_p2 SOURCE cnn_layer.cpp:145 VARIABLE add_ln145_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_2_fu_266_p3 SOURCE cnn_layer.cpp:145 VARIABLE select_ln145_2 LOOP VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} pooling_func {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln155_fu_154_p2 SOURCE cnn_layer.cpp:155 VARIABLE icmp_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_2_fu_160_p2 SOURCE cnn_layer.cpp:155 VARIABLE add_ln155_2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln155_fu_183_p2 SOURCE cnn_layer.cpp:155 VARIABLE add_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln157_fu_189_p2 SOURCE cnn_layer.cpp:157 VARIABLE icmp_ln157 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln155_fu_195_p3 SOURCE cnn_layer.cpp:155 VARIABLE select_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln155_fu_203_p2 SOURCE cnn_layer.cpp:155 VARIABLE xor_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln158_fu_209_p2 SOURCE cnn_layer.cpp:158 VARIABLE icmp_ln158 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln155_fu_215_p2 SOURCE cnn_layer.cpp:155 VARIABLE and_ln155 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln155_2_fu_221_p3 SOURCE cnn_layer.cpp:155 VARIABLE select_ln155_2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_229_p2 SOURCE cnn_layer.cpp:157 VARIABLE add_ln157 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_fu_235_p2 SOURCE cnn_layer.cpp:155 VARIABLE empty LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_mid2_fu_241_p3 SOURCE cnn_layer.cpp:155 VARIABLE c_mid2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_fu_249_p3 SOURCE cnn_layer.cpp:157 VARIABLE select_ln157 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_fu_379_p2 SOURCE cnn_layer.cpp:164 VARIABLE icmp_ln164 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_fu_385_p3 SOURCE cnn_layer.cpp:164 VARIABLE max_val LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_1_fu_393_p2 SOURCE cnn_layer.cpp:164 VARIABLE icmp_ln164_1 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_8_fu_398_p3 SOURCE cnn_layer.cpp:164 VARIABLE max_val_8 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln164_2_fu_405_p2 SOURCE cnn_layer.cpp:164 VARIABLE icmp_ln164_2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_9_fu_411_p3 SOURCE cnn_layer.cpp:164 VARIABLE max_val_9 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_307_p2 SOURCE cnn_layer.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_2_fu_313_p2 SOURCE cnn_layer.cpp:157 VARIABLE add_ln157_2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln157_2_fu_319_p3 SOURCE cnn_layer.cpp:157 VARIABLE select_ln157_2 LOOP VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_buf_U SOURCE cnn_layer.cpp:174 VARIABLE input_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2048 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 0 BRAM 2 URAM 0}} write_output_top_Pipeline_VITIS_LOOP_192_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln192_fu_92_p2 SOURCE cnn_layer.cpp:192 VARIABLE icmp_ln192 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_98_p2 SOURCE cnn_layer.cpp:192 VARIABLE add_ln192 LOOP VITIS_LOOP_192_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_top {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_r_c_U SOURCE cnn_layer.cpp:231 VARIABLE output_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_s_U SOURCE cnn_layer.cpp:219 VARIABLE input_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv1_out_U SOURCE cnn_layer.cpp:221 VARIABLE conv1_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 8192 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv2_out_U SOURCE cnn_layer.cpp:223 VARIABLE conv2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 8192 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pool1_out_U SOURCE cnn_layer.cpp:225 VARIABLE pool1_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2048 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv3_out_U SOURCE cnn_layer.cpp:227 VARIABLE conv3_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2048 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_s_U SOURCE cnn_layer.cpp:229 VARIABLE output_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 12 BRAM 116 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} load_params_func_2 {AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_2 {AREA {DSP 0 BRAM 0 URAM 0}} load_params_func_1 {AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func_1 {AREA {DSP 0 BRAM 0 URAM 0}} load_params_func {AREA {DSP 0 BRAM 0 URAM 0}} prepare_input_buf_func {AREA {DSP 0 BRAM 0 URAM 0}} write_output_top {AREA {DSP 0 BRAM 0 URAM 0}} Block_entry_gmem1_wr_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (4):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location cnn_layer.cpp:115:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc cnn_layer.cpp:115:17 msg_body {array_partition dim=3 type=cyclic factor=3 variable=input_buf 1 ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::compute cnn_layer.cpp:115:17 input_buf}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location cnn_layer.cpp:115:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc cnn_layer.cpp:115:17 msg_body {array_partition dim=2 type=cyclic factor=3 variable=input_buf 1 ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::compute cnn_layer.cpp:115:17 input_buf}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location cnn_layer.cpp:118:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc cnn_layer.cpp:118:17 msg_body {array_partition dim=2 type=complete  variable=local_weights 1 ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::compute cnn_layer.cpp:118:17 local_weights}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location cnn_layer.cpp:118:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc cnn_layer.cpp:118:17 msg_body {array_partition dim=4 type=complete  variable=local_weights 1 ConvLayer<1, 16, 16, 32, 16, 16, 1, 1, 4>::compute cnn_layer.cpp:118:17 local_weights}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.066 seconds; current allocated memory: 915.379 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_top.
Execute       syn_report -model cnn_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 99.30 MHz
Command     autosyn done; 41.866 sec.
Command   csynth_design done; 76.128 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.144 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.294 sec.
INFO-FLOW: Workspace D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls opened at Fri Jul 18 13:07:38 +0800 2025
Execute       source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       set_part xc7z020-clg400-2 
Execute         create_platform xc7z020-clg400-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-2'
Command         create_platform done; 1.384 sec.
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg400-2 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.45 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg
Execute       apply_ini D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=cnn_layer.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(7)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.cpp 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=cnn_layer.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=cnn_layer.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(8)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.h 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/cnn_layer.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=weights.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(9)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/weights.cpp 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=weights.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=weights.h' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(10)
Execute         add_files D:/vitis/projects_learning/hls_cnn/hls_component/weights.h 
INFO: [HLS 200-10] Adding design file 'D:/vitis/projects_learning/hls_cnn/hls_component/weights.h' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=test.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=test.cpp' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(11)
Execute         add_files -tb D:/vitis/projects_learning/hls_cnn/hls_component/test.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/vitis/projects_learning/hls_cnn/hls_component/test.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=cnn_top' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_top' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(12)
Execute         set_top cnn_top 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-2' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-2' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(1)
Execute         set_part xc7z020clg400-2 
Execute           create_platform xc7z020clg400-2 -board  
Command           create_platform done; 0.209 sec.
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7z020-clg400-2 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.267 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(5)
Execute         config_export -format=ip_catalog 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_addr64=0' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_addr64=0' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(13)
Execute         config_interface -m_axi_addr64=0 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_max_read_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_read_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(15)
Execute         config_interface -m_axi_max_read_burst_length=32 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_max_widen_bitwidth=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_widen_bitwidth=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(14)
Execute         config_interface -m_axi_max_widen_bitwidth=32 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.interface.m_axi_max_write_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying config ini 'syn.interface.m_axi_max_write_burst_length=32' from D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg(16)
Execute         config_interface -m_axi_max_write_burst_length=32 
Command       apply_ini done; 0.303 sec.
Execute       write_component -config D:/vitis/projects_learning/hls_cnn/hls_component/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/vitis-comp.json
Command     open_solution done; 2.065 sec.
Command   open_component done; 2.067 sec.
Execute   apply_ini D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cnn_top xml_exists=0
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cnn_top
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=108 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='cnn_top_flow_control_loop_pipe
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_5ns_3ns_2_9_1
cnn_top_mul_5ns_7ns_11_1_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_mul_4ns_6ns_9_1_1
cnn_top_mul_16s_16s_28_1_1
cnn_top_mac_muladd_16s_16s_28s_28_4_1
cnn_top_mac_muladd_16s_16s_28ns_28_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_4ns_3ns_2_8_seq_1
cnn_top_am_addmul_4ns_2ns_6ns_11_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_4_input_buf_RAM_AUTO_1R1W
cnn_top_compute_4_output_buf_RAM_AUTO_1R1W
cnn_top_compute_4_local_weights_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_16s_16s_32ns_32_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_3_input_buf_RAM_AUTO_1R1W
cnn_top_compute_3_output_buf_RAM_AUTO_1R1W
cnn_top_compute_3_local_weights_RAM_AUTO_1R1W
cnn_top_compute_3_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_2_input_buf_RAM_AUTO_1R1W
cnn_top_compute_2_output_buf_RAM_AUTO_1R1W
cnn_top_compute_2_local_weights_RAM_AUTO_1R1W
cnn_top_compute_2_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fifo_w32_d8_S
cnn_top_fifo_w16_d256_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d512_A
cnn_top_start_for_Block_entry_gmem1_wr_proc_U0
cnn_top_start_for_compute_1_U0
cnn_top_start_for_compute_U0
cnn_top_gmem0_m_axi
cnn_top_gmem1_m_axi
cnn_top_gmem2_m_axi
cnn_top_gmem3_m_axi
cnn_top_gmem4_m_axi
cnn_top_gmem5_m_axi
cnn_top_gmem6_m_axi
cnn_top_gmem7_m_axi
cnn_top_control_s_axi
entry_proc
read_input_top
load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4
load_params_func_2_Pipeline_VITIS_LOOP_40_5
load_params_func_2
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5
prepare_input_buf_func_2
convolution_func_2_Pipeline_VITIS_LOOP_81_3
convolution_func_2
write_output_func_2
compute_4
load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI
load_params_func_1_Pipeline_VITIS_LOOP_40_5
load_params_func_1
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s
prepare_input_buf_func_1
convolution_func_1
write_output_func_1
compute_3
read_input_func_1
pooling_func_1
compute_1
load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s
load_params_func_Pipeline_VITIS_LOOP_40_5
load_params_func
prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6
prepare_input_buf_func
convolution_func
write_output_func
compute_2
read_input_func
pooling_func
compute
write_output_top_Pipeline_VITIS_LOOP_192_1
write_output_top
Block_entry_gmem1_wr_proc
cnn_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.rtl_wrap.cfg.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.compgen.dataonly.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_2.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_2.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2_Pipeline_VITIS_LOOP_81_3.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_2.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_2.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_4.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_3.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func_Pipeline_VITIS_LOOP_40_5.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/load_params_func.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/prepare_input_buf_func.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/convolution_func.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_func.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute_2.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/read_input_func.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/pooling_func.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/compute.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top_Pipeline_VITIS_LOOP_192_1.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/write_output_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/Block_entry_gmem1_wr_proc.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.constraint.tcl 
Execute     sc_get_clocks cnn_top 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.constraint.tcl 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/cnn_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls
Execute     ap_part_info -name xc7z020-clg400-2 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-2 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute     source D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/vitis/projects_learning/hls_cnn/hls_component/hls_component/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hls_component/cnn_top.zip 
INFO: [HLS 200-802] Generated output file hls_component/cnn_top.zip
Command   export_design done; 8.202 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
