[IMPORTS]

[PORTS]
sim_actual_in=1
eta1_sim_in = FPGA_REG_WIDTH
ref1_sim_in = FPGA_REG_WIDTH
eta2_sim_in = FPGA_REG_WIDTH
ref2_sim_in = FPGA_REG_WIDTH
data_available_sim_in = 1
eta1_actual_in = FPGA_REG_WIDTH
ref1_actual_in = FPGA_REG_WIDTH
eta2_actual_in = FPGA_REG_WIDTH
ref2_actual_in = FPGA_REG_WIDTH
data_available_actual_in = 1
eta1_out = FPGA_REG_WIDTH
ref1_out = FPGA_REG_WIDTH
eta2_out = FPGA_REG_WIDTH
ref2_out = FPGA_REG_WIDTH
data_available_out = 1

[REGISTERS]
