/* SPDX-License-Identifier: GPL-2.0-or-later */
#ifndef __LEDS_AW21024_H__
#define __LEDS_AW21024_H__
/******************************************************
 *
 * Register List
 *
 *****************************************************/
#define AW21024_REG_GCR               0x00
#define AW21024_REG_BR0_L             0x01
#define AW21024_REG_BR0_H             0x02
#define AW21024_REG_BR1_L             0x03
#define AW21024_REG_BR1_H             0x04
#define AW21024_REG_BR2_L             0x05
#define AW21024_REG_BR2_H             0x06
#define AW21024_REG_BR3_L             0x07
#define AW21024_REG_BR3_H             0x08
#define AW21024_REG_BR4_L             0x09
#define AW21024_REG_BR4_H             0x0A
#define AW21024_REG_BR5_L             0x0B
#define AW21024_REG_BR5_H             0x0C
#define AW21024_REG_BR6_L             0x0D
#define AW21024_REG_BR6_H             0x0E
#define AW21024_REG_BR7_L             0x0F
#define AW21024_REG_BR7_H             0x10
#define AW21024_REG_BR8_L             0x11
#define AW21024_REG_BR8_H             0x12
#define AW21024_REG_BR9_L             0x13
#define AW21024_REG_BR9_H             0x14
#define AW21024_REG_BR10_L            0x15
#define AW21024_REG_BR10_H            0x16
#define AW21024_REG_BR11_L            0x17
#define AW21024_REG_BR11_H            0x18
#define AW21024_REG_BR12_L            0x19
#define AW21024_REG_BR12_H            0x1A
#define AW21024_REG_BR13_L            0x1B
#define AW21024_REG_BR13_H            0x1C
#define AW21024_REG_BR14_L            0x1D
#define AW21024_REG_BR14_H            0x1E
#define AW21024_REG_BR15_L            0x1F
#define AW21024_REG_BR15_H            0x20
#define AW21024_REG_BR16_L            0x21
#define AW21024_REG_BR16_H            0x22
#define AW21024_REG_BR17_L            0x23
#define AW21024_REG_BR17_H            0x24
#define AW21024_REG_BR18_L            0x25
#define AW21024_REG_BR18_H            0x26
#define AW21024_REG_BR19_L            0x27
#define AW21024_REG_BR19_H            0x28
#define AW21024_REG_BR20_L            0x29
#define AW21024_REG_BR20_H            0x2A
#define AW21024_REG_BR21_L            0x2B
#define AW21024_REG_BR21_H            0x2C
#define AW21024_REG_BR22_L            0x2D
#define AW21024_REG_BR22_H            0x2E
#define AW21024_REG_BR23_L            0x2F
#define AW21024_REG_BR23_H            0x30
#define AW21024_REG_UPDATE            0x49
#define AW21024_REG_COL0              0x4A
#define AW21024_REG_COL1              0x4B
#define AW21024_REG_COL2              0x4C
#define AW21024_REG_COL3              0x4D
#define AW21024_REG_COL4              0x4E
#define AW21024_REG_COL5              0x4F
#define AW21024_REG_COL6              0x50
#define AW21024_REG_COL7              0x51
#define AW21024_REG_COL8              0x52
#define AW21024_REG_COL9              0x53
#define AW21024_REG_COL10             0x54
#define AW21024_REG_COL11             0x55
#define AW21024_REG_COL12             0x56
#define AW21024_REG_COL13             0x57
#define AW21024_REG_COL14             0x58
#define AW21024_REG_COL15             0x59
#define AW21024_REG_COL16             0x5A
#define AW21024_REG_COL17             0x5B
#define AW21024_REG_COL18             0x5C
#define AW21024_REG_COL19             0x5D
#define AW21024_REG_COL20             0x5E
#define AW21024_REG_COL21             0x5F
#define AW21024_REG_COL22             0x60
#define AW21024_REG_COL23             0x61
#define AW21024_REG_GCCR              0x6E
#define AW21024_REG_PHCR              0x70
#define AW21024_REG_OSDCR             0x71
#define AW21024_REG_OSST0             0x72
#define AW21024_REG_OSST1             0x73
#define AW21024_REG_OSST2             0x74
#define AW21024_REG_OTCR              0x77
#define AW21024_REG_SSCR              0x78
#define AW21024_REG_UVCR              0x79
#define AW21024_REG_GCR2              0x7A
#define AW21024_REG_GCR4              0x7C
#define AW21024_REG_VER               0x7E
#define AW21024_REG_RESET             0x7F
#define AW21024_REG_WBR               0x90
#define AW21024_REG_WBG               0x91
#define AW21024_REG_WBB               0x92
#define AW21024_REG_PATCFG            0xA0
#define AW21024_REG_PATGO             0xA1
#define AW21024_REG_PATT0             0xA2
#define AW21024_REG_PATT1             0xA3
#define AW21024_REG_PATT2             0xA4
#define AW21024_REG_PATT3             0xA5
#define AW21024_REG_FADEH             0xA6
#define AW21024_REG_FADEL             0xA7
#define AW21024_REG_GCOLR             0xA8
#define AW21024_REG_GCOLG             0xA9
#define AW21024_REG_GCOLB             0xAA
#define AW21024_REG_GCFG0             0xAB
#define AW21024_REG_GCFG1             0xAC

/******************************************************
 *
 * Register Write/Read Access
 *
 *****************************************************/
#define REG_NONE_ACCESS            0
#define REG_RD_ACCESS              (1<<0)
#define REG_WR_ACCESS              (1<<1)
#define AW21024_REG_MAX            0xFF

const unsigned char aw21024_reg_access[AW21024_REG_MAX] = {
	[AW21024_REG_GCR] = REG_RD_ACCESS,
	[AW21024_REG_BR0_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR0_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR1_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR1_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR2_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR2_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR3_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR3_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR4_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR4_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR5_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR5_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR6_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR6_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR7_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR7_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR8_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR8_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR9_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR9_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR10_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR10_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR11_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR11_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR12_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR12_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR13_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR13_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR14_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR14_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR15_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR15_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR16_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR16_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR17_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR17_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR18_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR18_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR19_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR19_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR20_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR20_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR21_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR21_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR22_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR22_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR23_L] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_BR23_H] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_UPDATE] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL0] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL1] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL2] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL3] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL4] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL5] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL6] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL7] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL8] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL9] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL10] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL11] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL12] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL13] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL14] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL15] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL16] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL17] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL18] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL19] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL20] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL21] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL22] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_COL23] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCCR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_PHCR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_OSDCR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_OSST0] = REG_RD_ACCESS,
	[AW21024_REG_OSST1] = REG_RD_ACCESS,
	[AW21024_REG_OSST2] = REG_RD_ACCESS,
	[AW21024_REG_OTCR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_SSCR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_UVCR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCR2] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCR4] = REG_NONE_ACCESS,
	[AW21024_REG_VER] = REG_RD_ACCESS,
	[AW21024_REG_RESET] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_WBR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_WBG] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_WBB] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_PATCFG] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_PATGO] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_PATT0] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_PATT1] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_PATT2] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_PATT3] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_FADEH] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_FADEL] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCOLR] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCOLG] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCOLB] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCFG0] = REG_RD_ACCESS | REG_WR_ACCESS,
	[AW21024_REG_GCFG1] = REG_RD_ACCESS | REG_WR_ACCESS,
};

/*********************************************************
 *
 * 0-7bite set
 *
 ********************************************************/

/* GCR  0x00 */
#define AW21024_BIT_CHIP_EN_CLOSE_MASK     (~(1<<0))
#define AW21024_BIT_CHIP_EN                (1<<0)
#define AW21024_BIT_CHIP_CLOSE             (0<<0)
#define AW21024_BIT_CLKPRQ_MASK            (~(7<<4))
#define AW21024_BIT_CLKPRQ_16MH            (0<<4)
#define AW21024_BIT_CLKPRQ_8MH             (1<<4)
#define AW21024_BIT_CLKPRQ_1MH             (2<<4)
#define AW21024_BIT_CLKPRQ_512KH           (3<<4)
#define AW21024_BIT_CLKPRQ_256KH           (4<<4)
#define AW21024_BIT_CLKPRQ_125KH           (5<<4)
#define AW21024_BIT_CLKPRQ_62KH            (6<<4)
#define AW21024_BIT_CLKPRQ_31KH            (7<<4)
#define AW21024_BIT_APSE_MASK              (~(1<<7))
#define AW21024_BIT_APSE_ENABLE            (1<<7)
#define AW21024_BIT_APSE_DISABLE           (0<<7)
#define AW21024_BIT_BRRES_MASK              (~(3<<1))
#define AW21024_BIT_BRRES_16BITS            (3<<1)
#define AW21024_BIT_BRRES_12BITS            (2<<1)
#define AW21024_BIT_BRRES_9BITS            (1<<1)
#define AW21024_BIT_BRRES_8BITS            (0<<1)

/*********************************************************
 *
 * chip info
 *
 ********************************************************/

#define AW21024_CHIP_ID           0x18
#define AW21024E_LED_NUM          24
#define AW21024E_RGB_NUM          (AW21024E_LED_NUM / 3)
#define RGB_MAX(a, b, c) ((a) > (b) ? ((a) > (c) ? (a) : (c)) : ((b) > (c) ? (b) : (c)))
#define RGB_MIN(a, b, c) ((a) < (b) ? ((a) < (c) ? (a) : (c)) : ((b) < (c) ? (b) : (c)))
#define RGB_MID(a, b, c) (((a) + (b) + (c)) - RGB_MAX(a, b, c) - RGB_MIN(a, b, c))
#define LED_CURRENT_INDEX 3
#define LED_COLR_VALUE_INDEX 13
#define LED_COLG_VALUE_INDEX 15
#define LED_COLB_VALUE_INDEX 17
#define BREATH_CURRENT_INDEX 1
#define BREATH_TIMER_RISE_ON_INDEX 5
#define BREATH_TIMER_FALL_OFF_INDEX 7
#define BREATH_COLR_VALUE_INDEX 13
#define BREATH_COLG_VALUE_INDEX 15
#define BREATH_COLB_VALUE_INDEX 17
#define BREATH_REPEAT_NUM_L 25
/*********************************************************
 *
 * struct
 *
 ********************************************************/
enum aw21024_clk_pwm_mode {
	AW21024_CLKPRQ_16MH = 0,
	AW21024_CLKPRQ_8MH = 1,
	AW21024_CLKPRQ_1MH = 2,
	AW21024_CLKPRQ_512KH = 3,
	AW21024_CLKPRQ_256KH = 4,
	AW21024_CLKPRQ_125KH = 5,
	AW21024_CLKPRQ_62KH = 6,
	AW21024_CLKPRQ_31KH = 7,
};

enum aw21024e_brres_mode {
	AW21024E_BRRES_8BITS = 0,
	AW21024E_BRRES_9BITS = 1,
	AW21024E_BRRES_12BITS = 2,
	AW21024E_BRRES_16BITS = 3,

};

struct aw21024e_effect {
	unsigned int timer[4];
	unsigned int r;
	unsigned int g;
	unsigned int b;
};

struct aw21024 {
	struct i2c_client *i2c;
	struct device *dev;
	struct led_classdev cdev;
	struct work_struct brightness_work;
	struct work_struct gradient_work;
	unsigned int clk_pwm;
	bool apse_mode;
	unsigned int dts_led_current;
	unsigned int dts_led_wbr;
	unsigned int dts_led_wbg;
	unsigned int dts_led_wbb;
	unsigned int conversion_led_current;
	unsigned int effect;
	unsigned int rgbcolor;
	unsigned int run;
	struct aw21024e_effect color;
	int reset_gpio;
	unsigned int gradient;
};

struct aw21024_cfg {
	unsigned char *p;
	unsigned int count;
};

static const unsigned int breath_timerms_map_reg[] = {
	0, 0x00,
	130, 0x01,
	260, 0x02,
	380, 0x03,
	510, 0x04,
	770, 0x05,
	1040, 0x06,
	1600, 0x07,
	2100, 0x08,
	2600, 0x09,
	3100, 0x0A,
	4200, 0x0B,
	5200, 0x0C,
	6200, 0x0D,
	7300, 0x0E,
	8300, 0x0F,
};

static const unsigned int gradient_brightness[] = {
	0, 6, 12, 18, 24,  30,  36, 42,  48, 54, 60, 66, 72, 78,
	84, 90, 96, 102, 108, 114, 114, 108, 102, 96, 90, 84, 78, 72,
	66, 60, 54, 48, 42, 36, 30, 24, 18, 12, 6, 0,
};

static const unsigned int gradient_color[] = {
	0x006CFF,
	0x0865FF,
	0x105DFF,
	0x1855FF,
	0x204DFF,
	0x2846FF,
	0x303EFF,
	0x3836FF,
	0x501FFF,
	0x551AFF,
	0x620EFF,
	0x620EFF,
	0x650BFF,
	0x650BFF,
	0x660AFF,
	0x660AFF,
	0x6B04FF,
	0x6B04FF,
	0x7000FF,
	0x7000FF,
	0x7000FF,
	0x7000FF,
	0x6B04FF,
	0x6B04FF,
	0x660AFF,
	0x660AFF,
	0x650BFF,
	0x650BFF,
	0x620EFF,
	0x620EFF,
	0x551AFF,
	0x501FFF,
	0x3836FF,
	0x303EFF,
	0x2846FF,
	0x204DFF,
	0x1855FF,
	0x105DFF,
	0x0865FF,
	0x006CFF
};
#endif