Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  5 12:25:20 2019
| Host         : LAPTOP-CVUIJIL5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dingcen_control_sets_placed.rpt
| Design       : dingcen
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|      7 |            1 |
|     10 |           10 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            7 |
| Yes          | No                    | No                     |             113 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------+------------------+------------------+----------------+
|     Clock Signal    |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------+------------------+------------------+----------------+
|  U0/clk_50M         |                             |                  |                1 |              1 |
|  clk_IBUF_BUFG      |                             |                  |                1 |              1 |
|  U0/vga_clk_reg_n_0 | U0/hcount_ov                |                  |                2 |              3 |
|  U0/vga_clk_reg_n_0 |                             |                  |                2 |              4 |
|  vsync_OBUF_BUFG    |                             |                  |                5 |              6 |
|  U0/vga_clk_reg_n_0 | U0/hcount_ov                | U0/vcount        |                2 |              7 |
|  U0/vga_clk_reg_n_0 |                             | U0/hcount_ov     |                7 |             10 |
|  vsync_OBUF_BUFG    | U1/ball_y_pos[3][9]_i_1_n_0 |                  |                3 |             10 |
|  vsync_OBUF_BUFG    | U1/ball_y_pos[5][9]_i_1_n_0 |                  |                2 |             10 |
|  vsync_OBUF_BUFG    | U1/anxia_reg_n_0            |                  |                4 |             10 |
|  vsync_OBUF_BUFG    | U1/ball_y_pos[2][9]_i_1_n_0 |                  |                4 |             10 |
|  vsync_OBUF_BUFG    | U1/ball_y_pos[4][9]_i_1_n_0 |                  |                5 |             10 |
|  vsync_OBUF_BUFG    | U1/ball_y_pos[0][9]_i_1_n_0 |                  |                3 |             10 |
|  vsync_OBUF_BUFG    | U1/ball_y_pos[6][9]_i_1_n_0 |                  |                3 |             10 |
|  vsync_OBUF_BUFG    | U1/p_2_in                   |                  |                4 |             10 |
|  vsync_OBUF_BUFG    | U1/site_y1pre[9]_i_1_n_0    |                  |                3 |             10 |
|  vsync_OBUF_BUFG    | U1/ball_y_pos[1][9]_i_1_n_0 |                  |                6 |             20 |
+---------------------+-----------------------------+------------------+------------------+----------------+


