Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 12 22:16:37 2025
| Host         : nb555 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.802        0.000                      0                 5979        0.034        0.000                      0                 5979        3.000        0.000                       0                  2911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clkfbout_clock_generator   {0.000 25.000}     50.000          20.000          
  video_clk_clock_generator  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clkfbout_clock_generator                                                                                                                                                    47.845        0.000                       0                     3  
  video_clk_clock_generator        2.802        0.000                      0                 5979        0.034        0.000                      0                 5979        7.192        0.000                       0                  2907  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clkfbout_clock_generator                              
(none)                     video_clk_clock_generator                             
(none)                                                video_clk_clock_generator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clock_generator_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_clock_generator
  To Clock:  video_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 video_generator_inst/active_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.974ns  (logic 0.744ns (6.213%)  route 11.230ns (93.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 14.074 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.629    -0.911    video_generator_inst/video_clk
    SLICE_X51Y88         FDRE                                         r  video_generator_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  video_generator_inst/active_reg/Q
                         net (fo=162, routed)        10.598    10.107    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/pwropt
    SLICE_X62Y9          LUT3 (Prop_lut3_I2_O)        0.325    10.432 r  sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2_REGCEAREGCE_cooolgate_en_gate_251_LOPT_REMAP/O
                         net (fo=1, routed)           0.632    11.064    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2_REGCEAREGCE_cooolgate_en_sig_126
    RAMB18_X1Y3          RAMB18E1                                     r  sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.710    14.074    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y3          RAMB18E1                                     r  sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
                         clock pessimism              0.487    14.562    
                         clock uncertainty           -0.132    14.430    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    13.866    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[37].sprite_inst/RGB_reg[B][2]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.930ns  (logic 1.660ns (13.914%)  route 10.270ns (86.086%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 14.039 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.623    -0.917    video_generator_inst/video_clk
    SLICE_X56Y88         FDRE                                         r  video_generator_inst/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  video_generator_inst/pos_x_reg[1]/Q
                         net (fo=229, routed)         7.713     7.315    video_generator_inst/video_pos[X][1]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.124     7.439 r  video_generator_inst/RGB[R][3]_i_26__5/O
                         net (fo=1, routed)           0.000     7.439    video_generator_inst/RGB[R][3]_i_26__5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.971 r  video_generator_inst/RGB_reg[R][3]_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     7.971    video_generator_inst/RGB_reg[R][3]_i_9__6_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.128 f  video_generator_inst/RGB_reg[R][3]_i_4__9/CO[1]
                         net (fo=1, routed)           0.453     8.581    sprites[37].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.329     8.910 r  sprites[37].sprite_inst/RGB[R][3]_i_1__9/O
                         net (fo=13, routed)          2.104    11.013    sprites[37].sprite_inst/RGB[R][3]_i_1__9_n_0
    SLICE_X42Y36         FDRE                                         r  sprites[37].sprite_inst/RGB_reg[B][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.675    14.039    sprites[37].sprite_inst/video_clk
    SLICE_X42Y36         FDRE                                         r  sprites[37].sprite_inst/RGB_reg[B][2]/C
                         clock pessimism              0.487    14.527    
                         clock uncertainty           -0.132    14.394    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    13.870    sprites[37].sprite_inst/RGB_reg[B][2]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[37].sprite_inst/RGB_reg[G][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.930ns  (logic 1.660ns (13.914%)  route 10.270ns (86.086%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 14.039 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.623    -0.917    video_generator_inst/video_clk
    SLICE_X56Y88         FDRE                                         r  video_generator_inst/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  video_generator_inst/pos_x_reg[1]/Q
                         net (fo=229, routed)         7.713     7.315    video_generator_inst/video_pos[X][1]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.124     7.439 r  video_generator_inst/RGB[R][3]_i_26__5/O
                         net (fo=1, routed)           0.000     7.439    video_generator_inst/RGB[R][3]_i_26__5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.971 r  video_generator_inst/RGB_reg[R][3]_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     7.971    video_generator_inst/RGB_reg[R][3]_i_9__6_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.128 f  video_generator_inst/RGB_reg[R][3]_i_4__9/CO[1]
                         net (fo=1, routed)           0.453     8.581    sprites[37].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.329     8.910 r  sprites[37].sprite_inst/RGB[R][3]_i_1__9/O
                         net (fo=13, routed)          2.104    11.013    sprites[37].sprite_inst/RGB[R][3]_i_1__9_n_0
    SLICE_X42Y36         FDRE                                         r  sprites[37].sprite_inst/RGB_reg[G][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.675    14.039    sprites[37].sprite_inst/video_clk
    SLICE_X42Y36         FDRE                                         r  sprites[37].sprite_inst/RGB_reg[G][1]/C
                         clock pessimism              0.487    14.527    
                         clock uncertainty           -0.132    14.394    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    13.870    sprites[37].sprite_inst/RGB_reg[G][1]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 video_generator_inst/active_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 0.718ns (5.947%)  route 11.355ns (94.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 14.076 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.629    -0.911    video_generator_inst/video_clk
    SLICE_X51Y88         FDRE                                         r  video_generator_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  video_generator_inst/active_reg/Q
                         net (fo=162, routed)        10.626    10.134    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/pwropt
    SLICE_X62Y6          LUT3 (Prop_lut3_I2_O)        0.299    10.433 r  sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_REGCEAREGCE_cooolgate_en_gate_247_LOPT_REMAP/O
                         net (fo=1, routed)           0.729    11.162    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_REGCEAREGCE_cooolgate_en_sig_124
    RAMB36_X1Y0          RAMB36E1                                     r  sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.712    14.076    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y0          RAMB36E1                                     r  sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.487    14.564    
                         clock uncertainty           -0.132    14.432    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.072    sprites[36].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                         14.072    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 video_generator_inst/active_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.086ns  (logic 0.718ns (5.941%)  route 11.368ns (94.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 14.125 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.629    -0.911    video_generator_inst/video_clk
    SLICE_X51Y88         FDRE                                         r  video_generator_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  video_generator_inst/active_reg/Q
                         net (fo=162, routed)        10.749    10.257    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/pwropt
    SLICE_X62Y7          LUT3 (Prop_lut3_I2_O)        0.299    10.556 r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_REGCEAREGCE_cooolgate_en_gate_135_LOPT_REMAP/O
                         net (fo=1, routed)           0.619    11.175    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1_REGCEAREGCE_cooolgate_en_sig_68
    RAMB36_X2Y1          RAMB36E1                                     r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.761    14.125    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y1          RAMB36E1                                     r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.487    14.613    
                         clock uncertainty           -0.132    14.481    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.121    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                         14.121    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 video_generator_inst/active_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.828ns  (logic 0.744ns (6.290%)  route 11.084ns (93.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 14.074 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.629    -0.911    video_generator_inst/video_clk
    SLICE_X51Y88         FDRE                                         r  video_generator_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  video_generator_inst/active_reg/Q
                         net (fo=162, routed)        10.749    10.257    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/pwropt
    SLICE_X62Y7          LUT3 (Prop_lut3_I2_O)        0.325    10.582 r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2_REGCEAREGCE_cooolgate_en_gate_137_LOPT_REMAP/O
                         net (fo=1, routed)           0.336    10.918    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2_REGCEAREGCE_cooolgate_en_sig_69
    RAMB18_X1Y2          RAMB18E1                                     r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.710    14.074    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y2          RAMB18E1                                     r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
                         clock pessimism              0.487    14.562    
                         clock uncertainty           -0.132    14.430    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    13.866    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 video_generator_inst/active_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.943ns  (logic 0.718ns (6.012%)  route 11.225ns (93.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 14.071 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.629    -0.911    video_generator_inst/video_clk
    SLICE_X51Y88         FDRE                                         r  video_generator_inst/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.492 r  video_generator_inst/active_reg/Q
                         net (fo=162, routed)        10.598    10.107    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/pwropt
    SLICE_X62Y9          LUT3 (Prop_lut3_I2_O)        0.299    10.406 r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_REGCEAREGCE_cooolgate_en_gate_133_LOPT_REMAP/O
                         net (fo=1, routed)           0.627    11.032    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0_REGCEAREGCE_cooolgate_en_sig_67
    RAMB36_X1Y2          RAMB36E1                                     r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.707    14.071    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y2          RAMB36E1                                     r  sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.487    14.559    
                         clock uncertainty           -0.132    14.427    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.067    sprites[33].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[7].sprite_inst/pos_delta_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.385ns  (logic 1.671ns (13.492%)  route 10.714ns (86.508%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 14.049 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.621    -0.919    video_generator_inst/video_clk
    SLICE_X55Y87         FDRE                                         r  video_generator_inst/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.500 f  video_generator_inst/pos_x_reg[0]/Q
                         net (fo=133, routed)        10.714    10.214    video_generator_inst/video_pos[X][0]
    SLICE_X8Y153         LUT1 (Prop_lut1_I0_O)        0.299    10.513 r  video_generator_inst/pos_delta_x[3]_i_5/O
                         net (fo=1, routed)           0.000    10.513    video_generator_inst/pos_delta_x[3]_i_5_n_0
    SLICE_X8Y153         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.026 r  video_generator_inst/pos_delta_x_reg[3]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.026    video_generator_inst/pos_delta_x_reg[3]_i_1__29_n_0
    SLICE_X8Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.143 r  video_generator_inst/pos_delta_x_reg[7]_i_1__39/CO[3]
                         net (fo=1, routed)           0.000    11.143    video_generator_inst/pos_delta_x_reg[7]_i_1__39_n_0
    SLICE_X8Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.466 r  video_generator_inst/pos_delta_x_reg[10]_i_1__39/O[1]
                         net (fo=1, routed)           0.000    11.466    sprites[7].sprite_inst/D[9]
    SLICE_X8Y155         FDRE                                         r  sprites[7].sprite_inst/pos_delta_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.685    14.049    sprites[7].sprite_inst/video_clk
    SLICE_X8Y155         FDRE                                         r  sprites[7].sprite_inst/pos_delta_x_reg[9]/C
                         clock pessimism              0.480    14.530    
                         clock uncertainty           -0.132    14.397    
    SLICE_X8Y155         FDRE (Setup_fdre_C_D)        0.109    14.506    sprites[7].sprite_inst/pos_delta_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[37].sprite_inst/transparent_reg/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.193ns  (logic 1.660ns (13.615%)  route 10.533ns (86.385%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 14.043 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.623    -0.917    video_generator_inst/video_clk
    SLICE_X56Y88         FDRE                                         r  video_generator_inst/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  video_generator_inst/pos_x_reg[1]/Q
                         net (fo=229, routed)         7.713     7.315    video_generator_inst/video_pos[X][1]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.124     7.439 r  video_generator_inst/RGB[R][3]_i_26__5/O
                         net (fo=1, routed)           0.000     7.439    video_generator_inst/RGB[R][3]_i_26__5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.971 r  video_generator_inst/RGB_reg[R][3]_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     7.971    video_generator_inst/RGB_reg[R][3]_i_9__6_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.128 f  video_generator_inst/RGB_reg[R][3]_i_4__9/CO[1]
                         net (fo=1, routed)           0.453     8.581    sprites[37].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.329     8.910 r  sprites[37].sprite_inst/RGB[R][3]_i_1__9/O
                         net (fo=13, routed)          2.366    11.276    sprites[37].sprite_inst/xmp_rom_wrapper_inst_n_12
    SLICE_X43Y41         FDRE                                         r  sprites[37].sprite_inst/transparent_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.679    14.043    sprites[37].sprite_inst/video_clk
    SLICE_X43Y41         FDRE                                         r  sprites[37].sprite_inst/transparent_reg/C
                         clock pessimism              0.487    14.531    
                         clock uncertainty           -0.132    14.398    
    SLICE_X43Y41         FDRE (Setup_fdre_C_D)       -0.067    14.331    sprites[37].sprite_inst/transparent_reg
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[37].sprite_inst/RGB_reg[B][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 1.660ns (14.058%)  route 10.149ns (85.942%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.042 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.623    -0.917    video_generator_inst/video_clk
    SLICE_X56Y88         FDRE                                         r  video_generator_inst/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  video_generator_inst/pos_x_reg[1]/Q
                         net (fo=229, routed)         7.713     7.315    video_generator_inst/video_pos[X][1]
    SLICE_X11Y16         LUT2 (Prop_lut2_I1_O)        0.124     7.439 r  video_generator_inst/RGB[R][3]_i_26__5/O
                         net (fo=1, routed)           0.000     7.439    video_generator_inst/RGB[R][3]_i_26__5_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.971 r  video_generator_inst/RGB_reg[R][3]_i_9__6/CO[3]
                         net (fo=1, routed)           0.000     7.971    video_generator_inst/RGB_reg[R][3]_i_9__6_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.128 f  video_generator_inst/RGB_reg[R][3]_i_4__9/CO[1]
                         net (fo=1, routed)           0.453     8.581    sprites[37].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X10Y20         LUT6 (Prop_lut6_I2_O)        0.329     8.910 r  sprites[37].sprite_inst/RGB[R][3]_i_1__9/O
                         net (fo=13, routed)          1.982    10.892    sprites[37].sprite_inst/RGB[R][3]_i_1__9_n_0
    SLICE_X41Y36         FDRE                                         r  sprites[37].sprite_inst/RGB_reg[B][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.678    14.042    sprites[37].sprite_inst/video_clk
    SLICE_X41Y36         FDRE                                         r  sprites[37].sprite_inst/RGB_reg[B][1]/C
                         clock pessimism              0.487    14.530    
                         clock uncertainty           -0.132    14.397    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    13.968    sprites[37].sprite_inst/RGB_reg[B][1]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  3.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.300%)  route 0.164ns (53.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.635    -0.529    sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X39Y48         FDRE                                         r  sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[2]/Q
                         net (fo=1, routed)           0.164    -0.224    sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[2]
    SLICE_X41Y50         FDRE                                         r  sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.841    -0.832    sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X41Y50         FDRE                                         r  sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][3]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.070    -0.258    sprites[39].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sprites[10].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.063%)  route 0.159ns (52.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.556    -0.608    sprites[10].sprite_inst/video_clk
    SLICE_X63Y132        FDRE                                         r  sprites[10].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sprites[10].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.159    -0.309    sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X1Y52         RAMB18E1                                     r  sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.868    -0.805    sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y52         RAMB18E1                                     r  sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
                         clock pessimism              0.254    -0.551    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.368    sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sprites[10].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.749%)  route 0.161ns (53.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.556    -0.608    sprites[10].sprite_inst/video_clk
    SLICE_X63Y132        FDRE                                         r  sprites[10].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sprites[10].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.161    -0.307    sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB18_X1Y52         RAMB18E1                                     r  sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.868    -0.805    sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X1Y52         RAMB18E1                                     r  sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
                         clock pessimism              0.254    -0.551    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.368    sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sprites[49].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[49].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.327%)  route 0.357ns (71.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.633    -0.531    sprites[49].sprite_inst/video_clk
    SLICE_X63Y41         FDRE                                         r  sprites[49].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  sprites[49].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.357    -0.033    sprites[49].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X1Y10         RAMB36E1                                     r  sprites[49].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.881    -0.792    sprites[49].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y10         RAMB36E1                                     r  sprites[49].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.504    -0.288    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.105    sprites[49].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sprites[55].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[55].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.646%)  route 0.173ns (51.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.600    -0.564    sprites[55].sprite_inst/video_clk
    SLICE_X78Y56         FDRE                                         r  sprites[55].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  sprites[55].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.173    -0.227    sprites[55].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X3Y11         RAMB36E1                                     r  sprites[55].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.915    -0.758    sprites[55].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  sprites[55].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.275    -0.483    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.300    sprites[55].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sprites[31].sprite_inst/pos_delta_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.571    -0.593    sprites[31].sprite_inst/video_clk
    SLICE_X8Y86          FDRE                                         r  sprites[31].sprite_inst/pos_delta_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  sprites[31].sprite_inst/pos_delta_x_reg[0]/Q
                         net (fo=3, routed)           0.158    -0.272    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[0]
    RAMB36_X0Y17         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.886    -0.787    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y17         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.350    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sprites[6].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.643    -0.521    sprites[6].sprite_inst/video_clk
    SLICE_X62Y157        FDRE                                         r  sprites[6].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  sprites[6].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.156    -0.201    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X1Y31         RAMB36E1                                     r  sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.961    -0.712    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y31         RAMB36E1                                     r  sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.250    -0.462    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.279    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sprites[6].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.643    -0.521    sprites[6].sprite_inst/video_clk
    SLICE_X62Y157        FDRE                                         r  sprites[6].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  sprites[6].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.156    -0.201    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X1Y31         RAMB36E1                                     r  sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.961    -0.712    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y31         RAMB36E1                                     r  sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.250    -0.462    
    RAMB36_X1Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.279    sprites[6].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sprites[56].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.069%)  route 0.157ns (48.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.592    -0.572    sprites[56].sprite_inst/video_clk
    SLICE_X80Y72         FDRE                                         r  sprites[56].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  sprites[56].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.157    -0.251    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X3Y14         RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.901    -0.772    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y14         RAMB36E1                                     r  sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.519    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.336    sprites[56].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.417%)  route 0.218ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.631    -0.533    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X50Y43         FDRE                                         r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.148    -0.385 r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[3]/Q
                         net (fo=1, routed)           0.218    -0.166    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg[3]
    SLICE_X52Y45         FDRE                                         r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.904    -0.769    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X52Y45         FDRE                                         r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/C
                         clock pessimism              0.501    -0.269    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.017    -0.252    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_clock_generator
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y24     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y23     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y44     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y28     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y27     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y52     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y34     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y35     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y66     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y38     sprites[12].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y85     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y85     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y86     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y86     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y85     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y85     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y86     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X53Y86     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X54Y87     FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_generator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  video_clk_clock_generator
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.007ns (47.497%)  route 4.430ns (52.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.620    -0.920    video_clk
    SLICE_X63Y80         FDRE                                         r  VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  VGA_B_reg[1]/Q
                         net (fo=1, routed)           4.430     3.966    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.517 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.517    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 4.002ns (48.492%)  route 4.251ns (51.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.630    -0.910    video_clk
    SLICE_X64Y88         FDRE                                         r  VGA_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  VGA_G_reg[2]/Q
                         net (fo=1, routed)           4.251     3.797    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.344 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.344    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.214ns  (logic 4.202ns (51.159%)  route 4.012ns (48.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.630    -0.910    dd_inst/video_clk
    SLICE_X14Y106        FDSE                                         r  dd_inst/displays_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDSE (Prop_fdse_C_Q)         0.478    -0.432 r  dd_inst/displays_reg[7]/Q
                         net (fo=1, routed)           4.012     3.580    displays_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.724     7.304 r  displays_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.304    displays[7]
    U13                                                               r  displays[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 4.021ns (49.182%)  route 4.154ns (50.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.634    -0.906    video_clk
    SLICE_X48Y93         FDRE                                         r  VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  VGA_HS_reg/Q
                         net (fo=1, routed)           4.154     3.705    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     7.269 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     7.269    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.021ns (50.216%)  route 3.987ns (49.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.634    -0.906    video_clk
    SLICE_X44Y91         FDRE                                         r  VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  VGA_VS_reg/Q
                         net (fo=1, routed)           3.987     3.537    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.102 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     7.102    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 4.010ns (50.935%)  route 3.863ns (49.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.628    -0.912    video_clk
    SLICE_X68Y86         FDRE                                         r  VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y86         FDRE (Prop_fdre_C_Q)         0.456    -0.456 r  VGA_R_reg[0]/Q
                         net (fo=1, routed)           3.863     3.407    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     6.961 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.961    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 4.065ns (51.675%)  route 3.802ns (48.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.617    -0.923    video_clk
    SLICE_X66Y105        FDRE                                         r  VGA_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  VGA_B_reg[0]/Q
                         net (fo=1, routed)           3.802     3.396    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     6.943 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.943    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.002ns (51.178%)  route 3.818ns (48.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.618    -0.922    video_clk
    SLICE_X68Y101        FDRE                                         r  VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  VGA_G_reg[3]/Q
                         net (fo=1, routed)           3.818     3.352    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     6.899 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.899    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 3.994ns (51.176%)  route 3.811ns (48.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.617    -0.923    video_clk
    SLICE_X67Y105        FDRE                                         r  VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  VGA_G_reg[0]/Q
                         net (fo=1, routed)           3.811     3.344    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     6.882 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.882    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 4.112ns (52.750%)  route 3.683ns (47.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.626    -0.914    dd_inst/video_clk
    SLICE_X28Y103        FDSE                                         r  dd_inst/displays_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDSE (Prop_fdse_C_Q)         0.419    -0.495 r  dd_inst/displays_reg[6]/Q
                         net (fo=1, routed)           3.683     3.188    displays_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.693     6.880 r  displays_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.880    displays[6]
    K2                                                                r  displays[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dd_inst/segments_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.404ns (74.592%)  route 0.478ns (25.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.567    -0.597    dd_inst/video_clk
    SLICE_X8Y111         FDRE                                         r  dd_inst/segments_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  dd_inst/segments_reg[7]/Q
                         net (fo=1, routed)           0.478     0.045    segments_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.240     1.285 r  segments_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.285    segments[7]
    H15                                                               r  segments[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.358ns (71.621%)  route 0.538ns (28.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.576    -0.588    dd_inst/video_clk
    SLICE_X8Y98          FDRE                                         r  dd_inst/segments_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  dd_inst/segments_reg[2]/Q
                         net (fo=1, routed)           0.538     0.114    segments_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.308 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.308    segments[2]
    K16                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.400ns (71.680%)  route 0.553ns (28.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.569    -0.595    dd_inst/video_clk
    SLICE_X14Y103        FDSE                                         r  dd_inst/displays_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDSE (Prop_fdse_C_Q)         0.164    -0.431 r  dd_inst/displays_reg[0]/Q
                         net (fo=1, routed)           0.553     0.122    displays_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.358 r  displays_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.358    displays[0]
    J17                                                               r  displays[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.400ns (70.788%)  route 0.578ns (29.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.569    -0.595    dd_inst/video_clk
    SLICE_X14Y103        FDSE                                         r  dd_inst/displays_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDSE (Prop_fdse_C_Q)         0.164    -0.431 r  dd_inst/displays_reg[1]/Q
                         net (fo=1, routed)           0.578     0.147    displays_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.383 r  displays_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.383    displays[1]
    J18                                                               r  displays[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.440ns (71.693%)  route 0.569ns (28.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.576    -0.588    dd_inst/video_clk
    SLICE_X8Y98          FDRE                                         r  dd_inst/segments_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  dd_inst/segments_reg[6]/Q
                         net (fo=1, routed)           0.569     0.128    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.292     1.420 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.420    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.415ns (70.131%)  route 0.603ns (29.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.569    -0.595    dd_inst/video_clk
    SLICE_X8Y104         FDRE                                         r  dd_inst/segments_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  dd_inst/segments_reg[3]/Q
                         net (fo=1, routed)           0.603     0.171    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.422 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.422    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.417ns (68.611%)  route 0.648ns (31.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.569    -0.595    dd_inst/video_clk
    SLICE_X14Y106        FDSE                                         r  dd_inst/displays_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDSE (Prop_fdse_C_Q)         0.164    -0.431 r  dd_inst/displays_reg[3]/Q
                         net (fo=1, routed)           0.648     0.217    displays_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.470 r  displays_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.470    displays[3]
    J14                                                               r  displays[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.452ns (64.494%)  route 0.799ns (35.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.569    -0.595    dd_inst/video_clk
    SLICE_X14Y103        FDSE                                         r  dd_inst/displays_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDSE (Prop_fdse_C_Q)         0.148    -0.447 r  dd_inst/displays_reg[4]/Q
                         net (fo=1, routed)           0.799     0.352    displays_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.304     1.656 r  displays_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.656    displays[4]
    P14                                                               r  displays[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.398ns (61.544%)  route 0.874ns (38.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.576    -0.588    dd_inst/video_clk
    SLICE_X8Y98          FDRE                                         r  dd_inst/segments_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  dd_inst/segments_reg[4]/Q
                         net (fo=1, routed)           0.874     0.450    segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.684 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.684    segments[4]
    P15                                                               r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.454ns (58.237%)  route 1.043ns (41.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.569    -0.595    dd_inst/video_clk
    SLICE_X14Y103        FDSE                                         r  dd_inst/displays_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDSE (Prop_fdse_C_Q)         0.148    -0.447 r  dd_inst/displays_reg[5]/Q
                         net (fo=1, routed)           1.043     0.596    displays_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.306     1.902 r  displays_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.902    displays[5]
    T14                                                               r  displays[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  video_clk_clock_generator

Max Delay           611 Endpoints
Min Delay           611 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.948ns  (logic 0.124ns (0.958%)  route 12.824ns (99.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.690    12.948    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X56Y51         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.506    -1.514    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X56Y51         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.933ns  (logic 0.124ns (0.959%)  route 12.809ns (99.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.675    12.933    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X55Y50         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.505    -1.515    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X55Y50         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.933ns  (logic 0.124ns (0.959%)  route 12.809ns (99.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.675    12.933    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X55Y50         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.505    -1.515    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X55Y50         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][6]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.933ns  (logic 0.124ns (0.959%)  route 12.809ns (99.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.675    12.933    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X54Y50         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.505    -1.515    sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X54Y50         FDRE                                         r  sprites[45].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][7]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.792ns  (logic 0.124ns (0.969%)  route 12.668ns (99.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.534    12.792    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X55Y48         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.670    -1.351    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X55Y48         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.792ns  (logic 0.124ns (0.969%)  route 12.668ns (99.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.534    12.792    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X55Y48         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.670    -1.351    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X55Y48         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.792ns  (logic 0.124ns (0.969%)  route 12.668ns (99.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.534    12.792    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X55Y48         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.670    -1.351    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X55Y48         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][5]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[34].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.742ns  (logic 0.000ns (0.000%)  route 12.742ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)        12.742    12.742    sprites[34].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X0Y0          RAMB18E1                                     r  sprites[34].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.728    -1.292    sprites[34].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y0          RAMB18E1                                     r  sprites[34].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[35].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.742ns  (logic 0.000ns (0.000%)  route 12.742ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)        12.742    12.742    sprites[35].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X0Y1          RAMB18E1                                     r  sprites[35].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.728    -1.292    sprites[35].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y1          RAMB18E1                                     r  sprites[35].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.634ns  (logic 0.124ns (0.981%)  route 12.510ns (99.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         5.134     5.134    video_generator_inst/locked
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.124     5.258 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         7.376    12.634    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X54Y49         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        1.670    -1.351    sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X54Y49         FDRE                                         r  sprites[46].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.000ns (0.000%)  route 0.598ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.598     0.598    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y38         RAMB18E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.917    -0.756    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y38         RAMB18E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.000ns (0.000%)  route 0.598ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.598     0.598    sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y39         RAMB18E1                                     r  sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.917    -0.756    sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y39         RAMB18E1                                     r  sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.000ns (0.000%)  route 0.606ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.606     0.606    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y20         RAMB36E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.910    -0.763    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y20         RAMB36E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.000ns (0.000%)  route 0.733ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.733     0.733    sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y21         RAMB36E1                                     r  sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.909    -0.764    sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y21         RAMB36E1                                     r  sprites[24].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.000ns (0.000%)  route 0.761ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.761     0.761    sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y18         RAMB36E1                                     r  sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.916    -0.757    sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y18         RAMB36E1                                     r  sprites[63].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[17].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.000ns (0.000%)  route 0.776ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.776     0.776    sprites[17].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y22         RAMB36E1                                     r  sprites[17].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.905    -0.768    sprites[17].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y22         RAMB36E1                                     r  sprites[17].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[18].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.000ns (0.000%)  route 0.820ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.820     0.820    sprites[18].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y46         RAMB18E1                                     r  sprites[18].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.901    -0.772    sprites[18].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y46         RAMB18E1                                     r  sprites[18].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[19].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.000ns (0.000%)  route 0.820ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.820     0.820    sprites[19].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y47         RAMB18E1                                     r  sprites[19].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.901    -0.772    sprites[19].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y47         RAMB18E1                                     r  sprites[19].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[62].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.000ns (0.000%)  route 0.851ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.851     0.851    sprites[62].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y17         RAMB36E1                                     r  sprites[62].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.914    -0.759    sprites[62].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y17         RAMB36E1                                     r  sprites[62].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[60].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.000ns (0.000%)  route 0.889ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=240, routed)         0.889     0.889    sprites[60].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X2Y18         RAMB36E1                                     r  sprites[60].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2905, routed)        0.909    -0.764    sprites[60].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y18         RAMB36E1                                     r  sprites[60].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK





