// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module simulatedAnnealingTop_exec_pipeline_Pipeline_VITIS_LOOP_27_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        st1_m_fifo_a_m_size_V_reload,
        st1_m_fifo_a_m_rear_V_7_reload,
        st1_m_fifo_b_m_size_V_reload,
        st1_m_fifo_b_m_rear_V_7_reload,
        n2c_address0,
        n2c_ce0,
        n2c_we0,
        n2c_d0,
        n2c_q0,
        n2c_address1,
        n2c_ce1,
        n2c_q1,
        c2n_address0,
        c2n_ce0,
        c2n_we0,
        c2n_d0,
        c2n_q0,
        c2n_address1,
        c2n_ce1,
        c2n_q1,
        n_address0,
        n_ce0,
        n_q0,
        n_address1,
        n_ce1,
        n_q1,
        st0_m_th_valid_address0,
        st0_m_th_valid_ce0,
        st0_m_th_valid_we0,
        st0_m_th_valid_d0,
        st0_m_th_valid_q0,
        st0_m_cell_a_V_address0,
        st0_m_cell_a_V_ce0,
        st0_m_cell_a_V_we0,
        st0_m_cell_a_V_d0,
        st0_m_cell_a_V_q0,
        st0_m_cell_b_V_address0,
        st0_m_cell_b_V_ce0,
        st0_m_cell_b_V_we0,
        st0_m_cell_b_V_d0,
        st0_m_cell_b_V_q0,
        st1_m_fifo_a_m_arr_th_idx_V_address0,
        st1_m_fifo_a_m_arr_th_idx_V_ce0,
        st1_m_fifo_a_m_arr_th_idx_V_we0,
        st1_m_fifo_a_m_arr_th_idx_V_d0,
        st1_m_fifo_a_m_arr_th_idx_V_q0,
        st1_m_fifo_a_m_arr_cell_V_address0,
        st1_m_fifo_a_m_arr_cell_V_ce0,
        st1_m_fifo_a_m_arr_cell_V_we0,
        st1_m_fifo_a_m_arr_cell_V_d0,
        st1_m_fifo_a_m_arr_cell_V_q0,
        st1_m_fifo_a_m_arr_node_V_address0,
        st1_m_fifo_a_m_arr_node_V_ce0,
        st1_m_fifo_a_m_arr_node_V_we0,
        st1_m_fifo_a_m_arr_node_V_d0,
        st1_m_fifo_a_m_arr_node_V_q0,
        st1_m_fifo_b_m_arr_th_idx_V_address0,
        st1_m_fifo_b_m_arr_th_idx_V_ce0,
        st1_m_fifo_b_m_arr_th_idx_V_we0,
        st1_m_fifo_b_m_arr_th_idx_V_d0,
        st1_m_fifo_b_m_arr_th_idx_V_q0,
        st1_m_fifo_b_m_arr_cell_V_address0,
        st1_m_fifo_b_m_arr_cell_V_ce0,
        st1_m_fifo_b_m_arr_cell_V_we0,
        st1_m_fifo_b_m_arr_cell_V_d0,
        st1_m_fifo_b_m_arr_cell_V_q0,
        st1_m_fifo_b_m_arr_node_V_address0,
        st1_m_fifo_b_m_arr_node_V_ce0,
        st1_m_fifo_b_m_arr_node_V_we0,
        st1_m_fifo_b_m_arr_node_V_d0,
        st1_m_fifo_b_m_arr_node_V_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 12'd1;
parameter    ap_ST_fsm_pp0_stage1 = 12'd2;
parameter    ap_ST_fsm_pp0_stage2 = 12'd4;
parameter    ap_ST_fsm_pp0_stage3 = 12'd8;
parameter    ap_ST_fsm_pp0_stage4 = 12'd16;
parameter    ap_ST_fsm_pp0_stage5 = 12'd32;
parameter    ap_ST_fsm_pp0_stage6 = 12'd64;
parameter    ap_ST_fsm_pp0_stage7 = 12'd128;
parameter    ap_ST_fsm_pp0_stage8 = 12'd256;
parameter    ap_ST_fsm_pp0_stage9 = 12'd512;
parameter    ap_ST_fsm_pp0_stage10 = 12'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] st1_m_fifo_a_m_size_V_reload;
input  [7:0] st1_m_fifo_a_m_rear_V_7_reload;
input  [7:0] st1_m_fifo_b_m_size_V_reload;
input  [7:0] st1_m_fifo_b_m_rear_V_7_reload;
output  [2:0] n2c_address0;
output   n2c_ce0;
output  [99:0] n2c_we0;
output  [799:0] n2c_d0;
input  [799:0] n2c_q0;
output  [2:0] n2c_address1;
output   n2c_ce1;
input  [799:0] n2c_q1;
output  [2:0] c2n_address0;
output   c2n_ce0;
output  [99:0] c2n_we0;
output  [799:0] c2n_d0;
input  [799:0] c2n_q0;
output  [2:0] c2n_address1;
output   c2n_ce1;
input  [799:0] c2n_q1;
output  [6:0] n_address0;
output   n_ce0;
input  [31:0] n_q0;
output  [6:0] n_address1;
output   n_ce1;
input  [31:0] n_q1;
output  [2:0] st0_m_th_valid_address0;
output   st0_m_th_valid_ce0;
output   st0_m_th_valid_we0;
output  [0:0] st0_m_th_valid_d0;
input  [0:0] st0_m_th_valid_q0;
output  [2:0] st0_m_cell_a_V_address0;
output   st0_m_cell_a_V_ce0;
output   st0_m_cell_a_V_we0;
output  [7:0] st0_m_cell_a_V_d0;
input  [7:0] st0_m_cell_a_V_q0;
output  [2:0] st0_m_cell_b_V_address0;
output   st0_m_cell_b_V_ce0;
output   st0_m_cell_b_V_we0;
output  [7:0] st0_m_cell_b_V_d0;
input  [7:0] st0_m_cell_b_V_q0;
output  [3:0] st1_m_fifo_a_m_arr_th_idx_V_address0;
output   st1_m_fifo_a_m_arr_th_idx_V_ce0;
output   st1_m_fifo_a_m_arr_th_idx_V_we0;
output  [7:0] st1_m_fifo_a_m_arr_th_idx_V_d0;
input  [7:0] st1_m_fifo_a_m_arr_th_idx_V_q0;
output  [3:0] st1_m_fifo_a_m_arr_cell_V_address0;
output   st1_m_fifo_a_m_arr_cell_V_ce0;
output   st1_m_fifo_a_m_arr_cell_V_we0;
output  [7:0] st1_m_fifo_a_m_arr_cell_V_d0;
input  [7:0] st1_m_fifo_a_m_arr_cell_V_q0;
output  [3:0] st1_m_fifo_a_m_arr_node_V_address0;
output   st1_m_fifo_a_m_arr_node_V_ce0;
output   st1_m_fifo_a_m_arr_node_V_we0;
output  [7:0] st1_m_fifo_a_m_arr_node_V_d0;
input  [7:0] st1_m_fifo_a_m_arr_node_V_q0;
output  [3:0] st1_m_fifo_b_m_arr_th_idx_V_address0;
output   st1_m_fifo_b_m_arr_th_idx_V_ce0;
output   st1_m_fifo_b_m_arr_th_idx_V_we0;
output  [7:0] st1_m_fifo_b_m_arr_th_idx_V_d0;
input  [7:0] st1_m_fifo_b_m_arr_th_idx_V_q0;
output  [3:0] st1_m_fifo_b_m_arr_cell_V_address0;
output   st1_m_fifo_b_m_arr_cell_V_ce0;
output   st1_m_fifo_b_m_arr_cell_V_we0;
output  [7:0] st1_m_fifo_b_m_arr_cell_V_d0;
input  [7:0] st1_m_fifo_b_m_arr_cell_V_q0;
output  [3:0] st1_m_fifo_b_m_arr_node_V_address0;
output   st1_m_fifo_b_m_arr_node_V_ce0;
output   st1_m_fifo_b_m_arr_node_V_we0;
output  [7:0] st1_m_fifo_b_m_arr_node_V_d0;
input  [7:0] st1_m_fifo_b_m_arr_node_V_q0;

reg ap_idle;
reg[2:0] n2c_address0;
reg n2c_ce0;
reg[99:0] n2c_we0;
reg[799:0] n2c_d0;
reg[2:0] n2c_address1;
reg n2c_ce1;
reg[2:0] c2n_address0;
reg c2n_ce0;
reg[99:0] c2n_we0;
reg[799:0] c2n_d0;
reg c2n_ce1;
reg[6:0] n_address0;
reg n_ce0;
reg[6:0] n_address1;
reg n_ce1;
reg[2:0] st0_m_th_valid_address0;
reg st0_m_th_valid_ce0;
reg st0_m_th_valid_we0;
reg[2:0] st0_m_cell_a_V_address0;
reg st0_m_cell_a_V_ce0;
reg st0_m_cell_a_V_we0;
reg[7:0] st0_m_cell_a_V_d0;
reg[2:0] st0_m_cell_b_V_address0;
reg st0_m_cell_b_V_ce0;
reg st0_m_cell_b_V_we0;
reg[3:0] st1_m_fifo_a_m_arr_th_idx_V_address0;
reg st1_m_fifo_a_m_arr_th_idx_V_ce0;
reg st1_m_fifo_a_m_arr_th_idx_V_we0;
reg[3:0] st1_m_fifo_a_m_arr_cell_V_address0;
reg st1_m_fifo_a_m_arr_cell_V_ce0;
reg st1_m_fifo_a_m_arr_cell_V_we0;
reg[3:0] st1_m_fifo_a_m_arr_node_V_address0;
reg st1_m_fifo_a_m_arr_node_V_ce0;
reg st1_m_fifo_a_m_arr_node_V_we0;
reg[3:0] st1_m_fifo_b_m_arr_th_idx_V_address0;
reg st1_m_fifo_b_m_arr_th_idx_V_ce0;
reg st1_m_fifo_b_m_arr_th_idx_V_we0;
reg[3:0] st1_m_fifo_b_m_arr_cell_V_address0;
reg st1_m_fifo_b_m_arr_cell_V_ce0;
reg st1_m_fifo_b_m_arr_cell_V_we0;
reg[3:0] st1_m_fifo_b_m_arr_node_V_address0;
reg st1_m_fifo_b_m_arr_node_V_ce0;
reg st1_m_fifo_b_m_arr_node_V_we0;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state24_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_subdone;
reg   [0:0] icmp_ln27_reg_6187;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [2:0] st3_m_th_idx_offset_address0;
reg    st3_m_th_idx_offset_ce0;
wire   [7:0] st3_m_th_idx_offset_q0;
reg   [2:0] st1_m_th_idx_offset_address0;
reg    st1_m_th_idx_offset_ce0;
wire   [7:0] st1_m_th_idx_offset_q0;
reg   [0:0] usw_reg_905;
reg   [0:0] usw_reg_905_pp0_iter1_reg;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state13_pp0_stage0_iter1;
wire    ap_block_state25_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] st2_input_sw_sw_reg_916;
reg   [0:0] st1_input_sw_sw_reg_928;
reg   [0:0] st1_input_sw_sw_reg_928_pp0_iter1_reg;
reg   [0:0] st9_sw_sw_reg_940;
reg   [0:0] st0_input_th_valid_reg_952;
reg   [0:0] st0_input_th_valid_reg_952_pp0_iter1_reg;
reg   [0:0] cmp_i_i245_reg_963;
reg   [799:0] reg_1006;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state22_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [0:0] icmp_ln27_reg_6187_pp0_iter1_reg;
reg   [0:0] icmp_ln1023_4_reg_6615;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state23_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
reg   [0:0] icmp_ln1023_5_reg_6626;
wire    ap_block_pp0_stage11_11001;
reg   [0:0] icmp_ln1023_7_reg_6648;
reg   [0:0] icmp_ln1023_7_reg_6648_pp0_iter1_reg;
reg   [799:0] reg_1011;
reg   [0:0] icmp_ln1023_6_reg_6637;
reg   [0:0] icmp_ln1023_8_reg_6672;
reg   [7:0] st3_wb_node_V_reg_6163;
reg   [7:0] uwa_node_V_1_reg_6168;
reg   [7:0] grp_load_fu_976_p1;
reg   [7:0] st0_input_th_idx_V_reg_6173;
reg   [0:0] p_load263_reg_6179;
reg   [0:0] p_load263_reg_6179_pp0_iter1_reg;
wire   [0:0] p_load_load_fu_1470_p1;
reg   [0:0] p_load_reg_6183;
reg   [0:0] p_load_reg_6183_pp0_iter1_reg;
wire   [0:0] icmp_ln27_fu_1473_p2;
reg   [0:0] icmp_ln27_reg_6187_pp0_iter2_reg;
wire   [63:0] zext_ln541_1_fu_1485_p1;
reg   [63:0] zext_ln541_1_reg_6191;
reg   [2:0] st0_m_th_valid_addr_reg_6200;
wire   [0:0] icmp_ln1019_4_fu_1490_p2;
reg   [0:0] icmp_ln1019_4_reg_6205;
reg   [0:0] ap_phi_mux_st0_input_th_valid_phi_fu_955_p4;
wire   [0:0] icmp_ln1019_5_fu_1531_p2;
reg   [0:0] icmp_ln1019_5_reg_6214;
reg  signed [7:0] lhs_4_load_reg_6223;
reg  signed [7:0] lhs_4_load_reg_6223_pp0_iter1_reg;
reg   [0:0] ap_phi_mux_st1_input_sw_sw_phi_fu_932_p4;
wire   [0:0] icmp_ln1023_3_fu_1610_p2;
reg   [0:0] icmp_ln1023_3_reg_6239;
reg   [0:0] ap_phi_mux_usw_phi_fu_908_p4;
reg   [0:0] icmp_ln1023_3_reg_6239_pp0_iter1_reg;
wire   [0:0] icmp_ln1023_2_fu_1624_p2;
reg   [0:0] icmp_ln1023_2_reg_6248;
reg   [0:0] icmp_ln1023_2_reg_6248_pp0_iter1_reg;
reg  signed [7:0] st3_input_cell_a_V_reg_6257;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state14_pp0_stage1_iter1;
wire    ap_block_state26_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg  signed [7:0] st3_input_cell_a_V_reg_6257_pp0_iter1_reg;
reg  signed [7:0] st3_input_cell_b_V_reg_6265;
reg  signed [7:0] st3_input_cell_b_V_reg_6265_pp0_iter1_reg;
wire   [0:0] reuse_select_fu_1711_p3;
reg   [0:0] reuse_select_reg_6273;
reg   [2:0] st0_m_cell_a_V_addr_reg_6277;
wire   [0:0] icmp_ln1019_7_fu_1759_p2;
reg   [0:0] icmp_ln1019_7_reg_6282;
reg   [0:0] icmp_ln1019_7_reg_6282_pp0_iter1_reg;
reg  signed [7:0] lhs_2_load_reg_6286;
wire   [7:0] idx_1_fu_1800_p2;
reg   [7:0] idx_1_reg_6296;
wire   [7:0] idx_V_6_fu_1806_p2;
reg   [7:0] idx_V_6_reg_6307;
wire   [7:0] idx_V_5_fu_1811_p2;
reg   [7:0] idx_V_5_reg_6313;
wire   [0:0] icmp_ln1019_fu_1857_p2;
reg   [0:0] icmp_ln1019_reg_6324;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state15_pp0_stage2_iter1;
wire    ap_block_state27_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [2:0] st0_m_cell_b_V_addr_reg_6328;
wire   [63:0] zext_ln541_fu_1870_p1;
reg   [63:0] zext_ln541_reg_6333;
wire   [799:0] shl_ln100_fu_1918_p2;
reg   [799:0] shl_ln100_reg_6344;
wire   [63:0] shl_ln100_1_fu_1928_p2;
reg   [63:0] shl_ln100_1_reg_6349;
reg   [7:0] st1_m_th_idx_offset_load_2_reg_6354;
reg   [5:0] tmp_24_reg_6360;
reg   [5:0] tmp_23_reg_6366;
reg  signed [7:0] cell_V_1_load_reg_6372;
reg  signed [7:0] cell_V_1_load_reg_6372_pp0_iter1_reg;
reg   [7:0] st3_m_th_idx_offset_load_2_reg_6379;
reg   [0:0] tmp_36_reg_6388;
reg   [0:0] tmp_36_reg_6388_pp0_iter1_reg;
reg   [0:0] st0_m_th_valid_load_1_reg_6394;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state16_pp0_stage3_iter1;
wire    ap_block_state28_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire   [7:0] idxa_V_fu_2058_p2;
reg   [7:0] idxa_V_reg_6409;
wire   [7:0] idxb_V_fu_2063_p2;
reg   [7:0] idxb_V_reg_6415;
wire   [799:0] shl_ln95_fu_2098_p2;
reg   [799:0] shl_ln95_reg_6421;
wire   [799:0] shl_ln83_fu_2122_p2;
reg   [799:0] shl_ln83_reg_6426;
reg  signed [7:0] cell_V_load_reg_6431;
reg  signed [7:0] cell_V_load_reg_6431_pp0_iter1_reg;
reg   [0:0] tmp_39_reg_6441;
reg   [0:0] tmp_39_reg_6441_pp0_iter1_reg;
reg   [7:0] st0_m_cell_a_V_load_1_reg_6447;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state17_pp0_stage4_iter1;
wire    ap_block_state29_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire   [7:0] idx_fu_2197_p2;
reg   [7:0] idx_reg_6457;
wire   [63:0] shl_ln95_1_fu_2206_p2;
reg   [63:0] shl_ln95_1_reg_6463;
wire   [63:0] shl_ln83_1_fu_2215_p2;
reg   [63:0] shl_ln83_1_reg_6468;
reg  signed [7:0] cell_V_2_load_reg_6473;
reg  signed [7:0] cell_V_2_load_reg_6473_pp0_iter1_reg;
reg  signed [7:0] cell_V_3_load_reg_6481;
reg  signed [7:0] cell_V_3_load_reg_6481_pp0_iter1_reg;
reg  signed [7:0] cell_V_4_load_reg_6489;
reg  signed [7:0] cell_V_4_load_reg_6489_pp0_iter1_reg;
reg   [0:0] tmp_42_reg_6497;
reg   [0:0] tmp_42_reg_6497_pp0_iter1_reg;
reg   [0:0] tmp_45_reg_6503;
reg   [0:0] tmp_45_reg_6503_pp0_iter1_reg;
reg   [0:0] tmp_48_reg_6509;
reg   [0:0] tmp_48_reg_6509_pp0_iter1_reg;
reg   [7:0] st0_m_cell_b_V_load_1_reg_6515;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state18_pp0_stage5_iter1;
wire    ap_block_state30_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
wire   [5:0] tmp_s_fu_2286_p4;
reg   [5:0] tmp_s_reg_6520;
wire   [63:0] shl_ln91_1_fu_2305_p2;
reg   [63:0] shl_ln91_1_reg_6525;
reg  signed [7:0] cell_V_5_load_reg_6530;
reg  signed [7:0] cell_V_5_load_reg_6530_pp0_iter1_reg;
reg  signed [7:0] cell_V_6_load_reg_6538;
reg  signed [7:0] cell_V_6_load_reg_6538_pp0_iter1_reg;
reg   [0:0] tmp_51_reg_6546;
reg   [0:0] tmp_51_reg_6546_pp0_iter1_reg;
reg   [0:0] tmp_54_reg_6552;
reg   [0:0] tmp_54_reg_6552_pp0_iter1_reg;
wire   [0:0] icmp_ln1023_fu_2345_p2;
reg   [0:0] icmp_ln1023_reg_6558;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state21_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire   [7:0] idx_V_fu_2351_p2;
wire   [16:0] mul_ln70_fu_2361_p2;
reg   [16:0] mul_ln70_reg_6568;
wire   [0:0] icmp_ln1023_1_fu_2373_p2;
reg   [0:0] icmp_ln1023_1_reg_6573;
reg   [0:0] icmp_ln1023_1_reg_6573_pp0_iter1_reg;
wire   [7:0] idx_V_1_fu_2379_p2;
reg   [7:0] idx_V_1_reg_6581;
wire   [16:0] mul_ln87_fu_2389_p2;
reg   [16:0] mul_ln87_reg_6588;
wire   [7:0] idx_V_2_fu_2401_p2;
reg   [7:0] idx_V_2_reg_6593;
wire   [7:0] idx_V_3_fu_2413_p2;
wire   [16:0] mul_ln87_2_fu_2422_p2;
reg   [16:0] mul_ln87_2_reg_6604;
wire   [7:0] idx_V_4_fu_2434_p2;
reg   [7:0] idx_V_4_reg_6609;
wire   [0:0] icmp_ln1023_4_fu_2448_p2;
reg   [0:0] icmp_ln1023_4_reg_6615_pp0_iter1_reg;
wire   [7:0] idx_V_7_fu_2454_p2;
reg   [7:0] idx_V_7_reg_6620;
wire   [0:0] icmp_ln1023_5_fu_2474_p2;
reg   [0:0] icmp_ln1023_5_reg_6626_pp0_iter1_reg;
wire   [7:0] idx_V_8_fu_2480_p2;
reg   [7:0] idx_V_8_reg_6631;
wire   [0:0] icmp_ln1023_6_fu_2491_p2;
reg   [0:0] icmp_ln1023_6_reg_6637_pp0_iter1_reg;
wire   [7:0] idx_V_9_fu_2497_p2;
reg   [7:0] idx_V_9_reg_6642;
wire   [0:0] icmp_ln1023_7_fu_2508_p2;
wire   [7:0] idx_V_10_fu_2514_p2;
reg   [7:0] idx_V_10_reg_6653;
reg  signed [7:0] st3_input_cva_V_reg_6659;
wire   [0:0] icmp_ln1019_6_fu_2557_p2;
reg   [0:0] icmp_ln1019_6_reg_6667;
wire   [0:0] icmp_ln1023_8_fu_2603_p2;
reg   [0:0] icmp_ln1023_8_reg_6672_pp0_iter1_reg;
wire   [7:0] idx_V_11_fu_2609_p2;
reg   [7:0] idx_V_11_reg_6677;
wire   [0:0] sw_c_fu_2650_p2;
reg   [0:0] sw_c_reg_6683;
wire   [4:0] grp_fu_1830_p2;
reg   [4:0] ret_V_44_reg_6688;
wire   [4:0] grp_fu_1836_p2;
reg   [4:0] ret_V_46_reg_6693;
reg   [4:0] ret_V_46_reg_6693_pp0_iter2_reg;
wire   [4:0] grp_fu_1993_p2;
reg   [4:0] rem_i_i436_i_reg_6728;
wire   [7:0] grp_fu_2068_p2;
reg   [7:0] urem_ln115_reg_6733;
wire   [7:0] grp_fu_2074_p2;
reg   [7:0] urem_ln116_reg_6738;
wire   [4:0] grp_fu_2139_p2;
reg   [4:0] rem_i_i391_i_reg_6743;
reg  signed [7:0] st3_input_cvb_V_reg_6748;
reg  signed [7:0] st3_input_cvb_V_reg_6748_pp0_iter2_reg;
reg  signed [7:0] st3_input_cvb_V_4_reg_6756;
reg  signed [7:0] st3_input_cvb_V_4_reg_6756_pp0_iter2_reg;
wire   [799:0] shl_ln91_fu_2897_p2;
reg   [799:0] shl_ln91_reg_6764;
reg   [5:0] tmp_16_reg_6769;
reg   [5:0] tmp_17_reg_6774;
wire   [4:0] grp_fu_2238_p2;
reg   [4:0] srem_ln1514_10_reg_6779;
wire   [4:0] grp_fu_2252_p2;
reg   [4:0] srem_ln1514_11_reg_6784;
wire   [4:0] grp_fu_2266_p2;
reg   [4:0] srem_ln1514_12_reg_6789;
reg  signed [7:0] st3_input_cvb_V_5_reg_6794;
reg  signed [7:0] st3_input_cvb_V_5_reg_6794_pp0_iter2_reg;
reg  signed [7:0] st3_input_cvb_V_6_reg_6802;
reg  signed [7:0] st3_input_cvb_V_6_reg_6802_pp0_iter2_reg;
wire   [4:0] grp_fu_2325_p2;
reg   [4:0] srem_ln1514_13_reg_6810;
wire   [4:0] grp_fu_2339_p2;
reg   [4:0] srem_ln1514_14_reg_6815;
wire   [7:0] trunc_ln115_fu_3042_p1;
reg   [7:0] trunc_ln115_reg_6830;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state19_pp0_stage6_iter1;
wire    ap_block_state31_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
wire   [7:0] trunc_ln116_fu_3063_p1;
reg   [7:0] trunc_ln116_reg_6835;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state20_pp0_stage7_iter1;
wire    ap_block_state32_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
wire   [7:0] grp_fu_2407_p2;
reg   [7:0] urem_ln87_1_reg_6850;
wire   [16:0] mul_ln87_1_fu_3241_p2;
reg   [16:0] mul_ln87_1_reg_6855;
wire   [7:0] grp_fu_2439_p2;
reg   [7:0] urem_ln87_3_reg_6870;
wire   [16:0] mul_ln87_3_fu_3354_p2;
reg   [16:0] mul_ln87_3_reg_6880;
wire   [16:0] mul_ln117_fu_3381_p2;
reg   [16:0] mul_ln117_reg_6890;
wire   [7:0] grp_fu_2519_p2;
reg   [7:0] urem_ln126_2_reg_6905;
wire   [16:0] mul_ln126_fu_3486_p2;
reg   [16:0] mul_ln126_reg_6910;
wire   [16:0] mul_ln126_1_fu_3495_p2;
reg   [16:0] mul_ln126_1_reg_6915;
wire   [16:0] mul_ln126_2_fu_3504_p2;
reg   [16:0] mul_ln126_2_reg_6920;
wire   [0:0] icmp_ln1023_9_fu_3526_p2;
reg   [0:0] icmp_ln1023_9_reg_6935;
wire   [5:0] ret_V_8_fu_3539_p2;
reg   [5:0] ret_V_8_reg_6940;
wire   [16:0] mul_ln126_3_fu_3634_p2;
reg   [16:0] mul_ln126_3_reg_6947;
wire   [16:0] trunc_ln1513_fu_3649_p1;
reg   [16:0] trunc_ln1513_reg_6952;
reg   [0:0] tmp_6_reg_6957;
reg   [4:0] tmp_8_reg_6963;
wire   [16:0] empty_97_fu_3765_p1;
reg   [16:0] empty_97_reg_6969;
reg   [0:0] tmp_reg_6974;
reg   [4:0] tmp_2_reg_6980;
wire   [16:0] empty_101_fu_3795_p1;
reg   [16:0] empty_101_reg_6986;
reg   [0:0] tmp_3_reg_6991;
reg   [4:0] tmp_5_reg_6997;
wire   [4:0] sub_ln1513_1_fu_3837_p2;
reg   [4:0] sub_ln1513_1_reg_7003;
wire   [16:0] empty_114_fu_3852_p1;
reg   [16:0] empty_114_reg_7008;
reg   [4:0] tmp_38_reg_7013;
wire   [0:0] icmp_ln1023_14_fu_3876_p2;
reg   [0:0] icmp_ln1023_14_reg_7019;
wire   [0:0] icmp_ln1019_8_fu_3881_p2;
reg   [0:0] icmp_ln1019_8_reg_7024;
wire   [5:0] ret_V_26_fu_3900_p2;
reg   [5:0] ret_V_26_reg_7029;
wire   [0:0] icmp_ln1023_15_fu_3906_p2;
reg   [0:0] icmp_ln1023_15_reg_7036;
wire   [0:0] icmp_ln1019_9_fu_3911_p2;
reg   [0:0] icmp_ln1019_9_reg_7041;
wire   [5:0] ret_V_31_fu_3934_p2;
reg   [5:0] ret_V_31_reg_7046;
wire   [0:0] icmp_ln1019_10_fu_3940_p2;
reg   [0:0] icmp_ln1019_10_reg_7053;
wire   [5:0] ret_V_35_fu_3959_p2;
reg   [5:0] ret_V_35_reg_7058;
wire   [0:0] icmp_ln1019_11_fu_3965_p2;
reg   [0:0] icmp_ln1019_11_reg_7065;
wire   [5:0] ret_V_39_fu_3984_p2;
reg   [5:0] ret_V_39_reg_7070;
wire   [0:0] icmp_ln1019_12_fu_3990_p2;
reg   [0:0] icmp_ln1019_12_reg_7077;
wire   [5:0] ret_V_43_fu_4009_p2;
reg   [5:0] ret_V_43_reg_7082;
wire   [5:0] ret_V_7_fu_4098_p2;
reg   [5:0] ret_V_7_reg_7089;
wire   [4:0] empty_105_fu_4104_p3;
reg   [4:0] empty_105_reg_7096;
wire  signed [4:0] ia_V_2_fu_4137_p3;
reg  signed [4:0] ia_V_2_reg_7101;
wire   [16:0] empty_116_fu_4152_p1;
reg   [16:0] empty_116_reg_7110;
reg   [4:0] tmp_41_reg_7115;
wire   [16:0] trunc_ln1513_5_fu_4175_p1;
reg   [16:0] trunc_ln1513_5_reg_7121;
reg   [4:0] tmp_44_reg_7126;
wire   [16:0] trunc_ln1513_6_fu_4198_p1;
reg   [16:0] trunc_ln1513_6_reg_7132;
reg   [4:0] tmp_47_reg_7137;
wire   [0:0] icmp_ln1023_16_fu_4212_p2;
reg   [0:0] icmp_ln1023_16_reg_7143;
wire  signed [4:0] ia_V_fu_4299_p3;
reg  signed [4:0] ia_V_reg_7148;
wire   [4:0] sub_ln1513_11_fu_4326_p2;
reg   [4:0] sub_ln1513_11_reg_7154;
wire   [4:0] sub_ln1513_13_fu_4353_p2;
reg   [4:0] sub_ln1513_13_reg_7159;
wire   [16:0] trunc_ln1513_7_fu_4368_p1;
reg   [16:0] trunc_ln1513_7_reg_7164;
reg   [4:0] tmp_50_reg_7169;
wire   [0:0] icmp_ln1023_17_fu_4382_p2;
reg   [0:0] icmp_ln1023_17_reg_7175;
wire   [0:0] icmp_ln1023_10_fu_4392_p2;
reg   [0:0] icmp_ln1023_10_reg_7180;
wire   [0:0] icmp_ln1023_11_fu_4397_p2;
reg   [0:0] icmp_ln1023_11_reg_7185;
wire   [6:0] dvas_V_fu_4471_p2;
reg   [6:0] dvas_V_reg_7190;
wire  signed [5:0] sext_ln1496_20_fu_4488_p1;
reg  signed [5:0] sext_ln1496_20_reg_7195;
wire   [6:0] dvbs_V_fu_4546_p2;
reg   [6:0] dvbs_V_reg_7201;
wire   [5:0] ret_V_34_fu_4595_p2;
reg   [5:0] ret_V_34_reg_7206;
wire   [16:0] trunc_ln1513_8_fu_4610_p1;
reg   [16:0] trunc_ln1513_8_reg_7213;
reg   [4:0] tmp_53_reg_7218;
wire   [0:0] icmp_ln1023_18_fu_4624_p2;
reg   [0:0] icmp_ln1023_18_reg_7224;
wire   [16:0] trunc_ln1513_1_fu_4638_p1;
reg   [16:0] trunc_ln1513_1_reg_7229;
reg   [0:0] tmp_9_reg_7234;
reg   [4:0] tmp_11_reg_7240;
wire   [16:0] trunc_ln1513_2_fu_4668_p1;
reg   [16:0] trunc_ln1513_2_reg_7246;
reg   [0:0] tmp_12_reg_7251;
reg   [4:0] tmp_14_reg_7257;
wire   [0:0] icmp_ln1023_12_fu_4689_p2;
reg   [0:0] icmp_ln1023_12_reg_7263;
wire   [0:0] icmp_ln1023_13_fu_4694_p2;
reg   [0:0] icmp_ln1023_13_reg_7268;
wire   [5:0] ret_V_38_fu_4809_p2;
reg   [5:0] ret_V_38_reg_7273;
wire   [16:0] trunc_ln1513_9_fu_4823_p1;
reg   [16:0] trunc_ln1513_9_reg_7280;
reg   [4:0] tmp_56_reg_7285;
wire  signed [5:0] sext_ln1496_3_fu_4879_p1;
reg  signed [5:0] sext_ln1496_3_reg_7291;
wire   [5:0] ret_V_11_fu_4892_p2;
reg   [5:0] ret_V_11_reg_7297;
wire  signed [5:0] sext_ln1496_6_fu_4901_p1;
reg  signed [5:0] sext_ln1496_6_reg_7304;
wire   [5:0] ret_V_12_fu_4913_p2;
reg   [5:0] ret_V_12_reg_7310;
wire   [5:0] ret_V_14_fu_4956_p2;
reg   [5:0] ret_V_14_reg_7317;
wire   [5:0] ret_V_15_fu_4970_p2;
reg   [5:0] ret_V_15_reg_7324;
wire   [16:0] trunc_ln1513_3_fu_4985_p1;
reg   [16:0] trunc_ln1513_3_reg_7331;
reg   [0:0] tmp_30_reg_7336;
reg   [4:0] tmp_32_reg_7342;
wire   [4:0] grp_fu_3077_p2;
reg   [4:0] ret_V_49_reg_7348;
wire   [16:0] trunc_ln1513_4_fu_5015_p1;
reg   [16:0] trunc_ln1513_4_reg_7353;
reg   [0:0] tmp_33_reg_7358;
reg   [4:0] tmp_35_reg_7364;
wire   [5:0] ret_V_42_fu_5134_p2;
reg   [5:0] ret_V_42_reg_7370;
wire   [5:0] ret_V_17_fu_5291_p2;
reg   [5:0] ret_V_17_reg_7377;
wire   [5:0] ret_V_18_fu_5303_p2;
reg   [5:0] ret_V_18_reg_7384;
wire   [5:0] ret_V_20_fu_5345_p2;
reg   [5:0] ret_V_20_reg_7391;
wire   [5:0] ret_V_21_fu_5358_p2;
reg   [5:0] ret_V_21_reg_7398;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
reg    ap_condition_exit_pp0_iter1_stage4;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln541_7_fu_1594_p1;
wire   [63:0] zext_ln541_9_fu_1619_p1;
wire   [63:0] zext_ln541_8_fu_1633_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] conv_i217_i_fu_1825_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln541_6_fu_2053_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln541_2_fu_2712_p1;
wire   [63:0] zext_ln541_3_fu_2736_p1;
wire   [63:0] zext_ln541_4_fu_2795_p1;
wire   [63:0] zext_ln541_5_fu_2801_p1;
wire   [63:0] zext_ln100_1_fu_2816_p1;
wire   [63:0] zext_ln95_1_fu_2825_p1;
wire   [63:0] zext_ln83_1_fu_2834_p1;
wire   [63:0] zext_ln91_1_fu_2965_p1;
wire   [63:0] zext_ln115_1_fu_2998_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln116_1_fu_3002_p1;
wire   [63:0] zext_ln70_1_fu_3110_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln87_1_fu_3115_p1;
wire   [63:0] zext_ln87_3_fu_3247_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln87_5_fu_3251_p1;
wire   [63:0] zext_ln117_1_fu_3263_p1;
wire   [63:0] zext_ln87_7_fu_3360_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln126_1_fu_3387_p1;
wire   [63:0] zext_ln126_3_fu_3392_p1;
wire   [63:0] zext_ln126_5_fu_3510_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln126_7_fu_3514_p1;
reg   [63:0] reuse_addr_reg_fu_138;
reg   [0:0] reuse_reg_fu_142;
wire   [0:0] xor_ln41_fu_1743_p2;
reg   [23:0] counter_fu_146;
wire   [23:0] counter_2_fu_1479_p2;
reg   [23:0] ap_sig_allocacmp_counter_1;
reg   [7:0] st0_cell_a_V_fu_150;
reg   [7:0] st0_cell_b_V_fu_154;
reg   [7:0] uwb_node_V_fu_158;
reg   [7:0] st1_input_th_idx_V_fu_162;
reg   [7:0] st1_node_a_V_fu_166;
reg   [7:0] st1_node_b_V_fu_170;
reg   [2:0] st2_th_idx_V_fu_174;
wire   [2:0] trunc_ln27_fu_1696_p1;
reg   [7:0] st2_input_cell_a_V_fu_178;
reg   [7:0] st2_input_cell_b_V_fu_182;
reg   [7:0] st2_input_va_V_fu_186;
wire   [7:0] va_V_1_fu_3200_p3;
reg   [7:0] st2_input_vb_V_fu_190;
wire   [7:0] vb_V_4_fu_3256_p3;
reg   [7:0] st2_input_vb_V_1_fu_194;
wire   [7:0] vb_V_5_fu_3371_p3;
reg   [7:0] st2_input_vb_V_2_fu_198;
wire   [7:0] vb_V_6_fu_3364_p3;
reg   [7:0] st2_input_vb_V_3_fu_202;
wire   [7:0] vb_V_7_fu_3438_p3;
wire    ap_block_pp0_stage11;
reg   [2:0] st2_wb_th_idx_V_fu_206;
wire   [2:0] trunc_ln27_2_fu_2028_p1;
reg   [2:0] ap_sig_allocacmp_st2_wb_th_idx_V_load;
reg   [2:0] ap_sig_allocacmp_st2_wb_th_idx_V_load_1;
reg   [7:0] st2_wb_cell_V_fu_210;
reg   [7:0] st2_wb_node_V_fu_214;
reg   [7:0] ap_sig_allocacmp_st2_wb_node_V_load;
reg   [2:0] uwb_th_idx_V_fu_218;
reg   [2:0] ap_sig_allocacmp_uwb_th_idx_V_load;
reg   [7:0] uwb_cell_V_fu_222;
reg   [7:0] uwb_node_V_1_fu_226;
reg   [7:0] ap_sig_allocacmp_st3_wb_node_V;
reg   [2:0] uwa_th_idx_V_fu_230;
reg   [2:0] ap_sig_allocacmp_uwa_th_idx_V_load;
reg   [7:0] uwa_cell_V_fu_234;
reg   [7:0] uwa_node_V_fu_238;
reg   [7:0] ap_sig_allocacmp_uwa_node_V_1;
reg  signed [7:0] cell_V_fu_242;
reg  signed [7:0] cell_V_1_fu_246;
reg  signed [7:0] cell_V_2_fu_250;
reg  signed [7:0] cell_V_3_fu_254;
reg  signed [7:0] cell_V_4_fu_258;
reg  signed [7:0] cell_V_5_fu_262;
reg  signed [7:0] cell_V_6_fu_266;
reg   [6:0] dvac_V_2_fu_270;
wire   [6:0] dvac_V_4_fu_4265_p3;
reg   [6:0] st4_input_dvbc_V_fu_274;
wire   [6:0] dvbc_V_1_fu_5192_p3;
reg   [6:0] st4_input_dvbc_V_1_fu_278;
wire   [6:0] dvbc_V_3_fu_5247_p3;
reg   [6:0] st4_input_dvbc_V_2_fu_282;
wire   [6:0] dvbc_V_5_fu_5481_p3;
reg   [6:0] st4_input_dvbc_V_3_fu_286;
wire   [6:0] dvbc_V_7_fu_5536_p3;
reg   [7:0] st5_input_dvbc_V_fu_290;
wire   [7:0] dvbc_V_8_fu_3125_p2;
reg   [7:0] st5_input_dvbc_V_1_fu_294;
wire   [7:0] dvbc_V_9_fu_3268_p2;
reg   [6:0] dvas_V_2_fu_298;
wire   [6:0] dvas_V_4_fu_4699_p3;
reg   [6:0] st5_input_dvbs_V_fu_302;
wire   [6:0] dvbs_V_1_fu_4705_p3;
reg   [6:0] st5_input_dvbs_V_1_fu_306;
wire   [6:0] dvbs_V_3_fu_4759_p3;
reg   [6:0] st5_input_dvbs_V_2_fu_310;
wire   [6:0] dvbs_V_5_fu_5084_p3;
reg   [6:0] st5_input_dvbs_V_3_fu_314;
wire   [6:0] dvbs_V_7_fu_5411_p3;
reg   [6:0] st6_dvac_V_fu_318;
reg   [7:0] st6_dvbc_V_fu_322;
wire   [7:0] dvbc_V_10_fu_2626_p2;
reg   [7:0] st6_input_dvbs_V_fu_326;
wire   [7:0] dvbs_V_8_fu_3009_p2;
reg   [7:0] st6_input_dvbs_V_1_fu_330;
wire   [7:0] dvbs_V_9_fu_3131_p2;
reg   [6:0] st7_dvas_V_fu_334;
reg   [7:0] st7_dvbs_V_fu_338;
wire   [7:0] dvbs_V_10_fu_2638_p2;
reg   [7:0] st8_dc_V_fu_342;
reg   [7:0] st8_ds_V_fu_346;
wire   [7:0] ds_V_fu_2644_p2;
reg   [7:0] st1_wb_node_V_fu_350;
reg   [7:0] st0_th_idx_V_fu_354;
wire   [7:0] select_ln36_fu_1730_p3;
reg   [7:0] ap_sig_allocacmp_st0_input_th_idx_V;
reg   [7:0] st1_wb_cell_V_fu_358;
reg   [7:0] lhs_fu_362;
wire  signed [7:0] sext_ln16_2_fu_2732_p1;
reg   [7:0] ap_sig_allocacmp_lhs_load;
reg   [7:0] lhs_2_fu_366;
wire   [7:0] trunc_ln28_1_fu_2807_p1;
reg   [7:0] ap_sig_allocacmp_lhs_2_load;
reg   [7:0] lhs_3_fu_370;
wire  signed [7:0] sext_ln16_fu_2708_p1;
reg   [7:0] ap_sig_allocacmp_lhs_3_load;
reg   [7:0] st1_input_cell_a_V_fu_374;
reg   [7:0] st1_input_cell_b_V_fu_378;
reg   [7:0] st1_wa_th_idx_V_fu_382;
reg   [7:0] st1_wa_cell_V_fu_386;
reg   [7:0] st1_wa_node_V_fu_390;
reg   [7:0] st1_wb_th_idx_V_fu_394;
reg   [0:0] empty_fu_398;
wire   [0:0] xor_ln105_fu_1599_p2;
reg   [0:0] ap_sig_allocacmp_p_load263;
reg   [2:0] st2_wa_th_idx_V_fu_402;
wire   [2:0] trunc_ln27_1_fu_2024_p1;
reg   [2:0] ap_sig_allocacmp_st2_input_wa_th_idx_V;
reg   [7:0] st2_wa_cell_V_fu_406;
reg   [7:0] st2_wa_node_V_fu_410;
reg   [7:0] ap_sig_allocacmp_st2_input_wa_node_V;
reg  signed [7:0] cell_V_7_fu_414;
reg  signed [7:0] cell_V_8_fu_418;
reg  signed [7:0] cell_V_9_fu_422;
wire   [7:0] cva_V_1_fu_3476_p3;
reg   [7:0] cell_V_10_fu_426;
wire   [7:0] cvb_V_1_fu_3586_p3;
reg   [7:0] cell_V_11_fu_430;
wire   [7:0] cvb_V_3_fu_3624_p3;
reg   [7:0] cell_V_12_fu_434;
wire   [7:0] cvb_V_5_fu_3711_p3;
reg   [7:0] cell_V_13_fu_438;
wire   [7:0] cvb_V_7_fu_3749_p3;
reg   [2:0] st2_wb_th_idx_V_1_fu_442;
reg   [2:0] ap_sig_allocacmp_st2_wb_th_idx_V_1_load;
reg   [7:0] st2_wb_cell_V_1_fu_446;
reg   [7:0] st2_wb_node_V_1_fu_450;
reg   [7:0] ap_sig_allocacmp_st2_wb_node_V_1_load;
reg   [0:0] empty_95_fu_454;
wire   [0:0] xor_ln101_fu_1638_p2;
reg   [0:0] ap_sig_allocacmp_p_load;
reg   [6:0] dvac_V_3_fu_458;
reg   [6:0] dvas_V_3_fu_462;
reg   [7:0] st7_input_dc_V_fu_466;
wire   [7:0] dc_V_fu_2632_p2;
reg   [7:0] st1_m_fifo_b_m_size_V_1_fu_470;
wire   [7:0] st1_m_fifo_b_m_size_V_5_fu_1784_p2;
wire   [7:0] st1_m_fifo_b_m_size_V_3_fu_1556_p2;
reg   [7:0] ap_sig_allocacmp_st1_m_fifo_b_m_size_V;
reg   [7:0] grp_load_fu_979_p1;
reg   [7:0] lhs_4_fu_474;
wire   [7:0] st1_m_fifo_a_m_front_V_1_fu_2752_p3;
reg   [7:0] ap_sig_allocacmp_lhs_4_load;
reg   [7:0] st1_m_fifo_a_m_size_V_3_fu_478;
wire   [7:0] st1_m_fifo_a_m_size_V_6_fu_2569_p3;
wire   [7:0] st1_m_fifo_a_m_size_V_4_fu_1515_p2;
reg   [7:0] ap_sig_allocacmp_st1_m_fifo_a_m_size_V;
reg   [7:0] grp_load_fu_982_p1;
wire   [7:0] add_ln840_1_fu_1863_p2;
wire   [99:0] zext_ln100_5_fu_2821_p1;
wire   [99:0] zext_ln91_5_fu_2970_p1;
wire   [99:0] zext_ln95_5_fu_2830_p1;
wire   [99:0] zext_ln83_5_fu_2839_p1;
wire  signed [7:0] sext_ln1495_fu_1499_p0;
wire  signed [8:0] sext_ln1495_fu_1499_p1;
wire   [8:0] grp_fu_1509_p0;
wire   [4:0] grp_fu_1509_p1;
wire  signed [7:0] sext_ln1495_2_fu_1540_p0;
wire  signed [8:0] sext_ln1495_2_fu_1540_p1;
wire   [8:0] grp_fu_1550_p0;
wire   [4:0] grp_fu_1550_p1;
wire  signed [7:0] sext_ln1495_3_fu_1575_p0;
wire  signed [8:0] sext_ln1495_3_fu_1575_p1;
wire   [8:0] grp_fu_1585_p0;
wire   [4:0] grp_fu_1585_p1;
wire   [0:0] addr_cmp_fu_1706_p2;
wire   [7:0] add_ln840_2_fu_1719_p2;
wire   [0:0] icmp_ln1019_3_fu_1724_p2;
wire  signed [7:0] sext_ln1495_4_fu_1768_p0;
wire  signed [8:0] sext_ln1495_4_fu_1768_p1;
wire   [8:0] grp_fu_1778_p0;
wire   [4:0] grp_fu_1778_p1;
wire   [4:0] grp_fu_1830_p1;
wire   [4:0] grp_fu_1836_p1;
wire   [7:0] mul_ln100_fu_1881_p0;
wire   [9:0] mul_ln100_fu_1881_p1;
wire   [16:0] mul_ln100_fu_1881_p2;
wire   [5:0] tmp_15_fu_1887_p4;
wire   [3:0] grp_fu_1905_p1;
wire   [8:0] shl_ln1_fu_1897_p3;
wire   [799:0] zext_ln100_3_fu_1914_p1;
wire   [799:0] zext_ln100_2_fu_1910_p1;
wire   [63:0] zext_ln100_4_fu_1924_p1;
wire   [7:0] mul_ln95_fu_1937_p0;
wire   [9:0] mul_ln95_fu_1937_p1;
wire   [16:0] mul_ln95_fu_1937_p2;
wire   [3:0] grp_fu_1953_p1;
wire   [7:0] mul_ln83_fu_1961_p0;
wire   [9:0] mul_ln83_fu_1961_p1;
wire   [16:0] mul_ln83_fu_1961_p2;
wire   [3:0] grp_fu_1977_p1;
wire  signed [7:0] tmp_36_fu_1985_p1;
wire   [4:0] grp_fu_1993_p1;
wire   [0:0] icmp_ln1019_2_fu_2032_p2;
wire   [7:0] add_ln840_fu_2038_p2;
wire   [7:0] grp_fu_2068_p0;
wire   [3:0] grp_fu_2068_p1;
wire   [7:0] grp_fu_2074_p0;
wire   [3:0] grp_fu_2074_p1;
wire   [8:0] shl_ln7_fu_2083_p3;
wire   [799:0] zext_ln95_3_fu_2094_p1;
wire   [799:0] zext_ln95_2_fu_2090_p1;
wire   [8:0] shl_ln6_fu_2107_p3;
wire   [799:0] zext_ln83_3_fu_2118_p1;
wire   [799:0] zext_ln83_2_fu_2114_p1;
wire  signed [7:0] tmp_39_fu_2131_p1;
wire   [4:0] grp_fu_2139_p1;
wire   [63:0] zext_ln95_4_fu_2203_p1;
wire   [63:0] zext_ln83_4_fu_2212_p1;
wire  signed [7:0] tmp_42_fu_2230_p1;
wire   [4:0] grp_fu_2238_p1;
wire  signed [7:0] tmp_45_fu_2244_p1;
wire   [4:0] grp_fu_2252_p1;
wire  signed [7:0] tmp_48_fu_2258_p1;
wire   [4:0] grp_fu_2266_p1;
wire   [7:0] mul_ln91_fu_2280_p0;
wire   [9:0] mul_ln91_fu_2280_p1;
wire   [16:0] mul_ln91_fu_2280_p2;
wire   [3:0] grp_fu_2296_p1;
wire   [63:0] zext_ln91_4_fu_2301_p1;
wire  signed [7:0] tmp_51_fu_2317_p1;
wire   [4:0] grp_fu_2325_p1;
wire  signed [7:0] tmp_54_fu_2331_p1;
wire   [4:0] grp_fu_2339_p1;
wire   [7:0] mul_ln70_fu_2361_p0;
wire   [9:0] mul_ln70_fu_2361_p1;
wire   [7:0] mul_ln87_fu_2389_p0;
wire   [9:0] mul_ln87_fu_2389_p1;
wire   [7:0] grp_fu_2407_p0;
wire   [7:0] mul_ln87_2_fu_2422_p0;
wire   [9:0] mul_ln87_2_fu_2422_p1;
wire   [7:0] grp_fu_2439_p0;
wire   [7:0] grp_fu_2459_p0;
wire   [3:0] grp_fu_2459_p1;
wire   [7:0] grp_fu_2485_p0;
wire   [3:0] grp_fu_2485_p1;
wire   [7:0] grp_fu_2502_p0;
wire   [3:0] grp_fu_2502_p1;
wire   [7:0] grp_fu_2519_p0;
wire   [3:0] grp_fu_2519_p1;
wire  signed [6:0] sext_ln27_8_fu_2549_p0;
wire  signed [6:0] sext_ln27_9_fu_2553_p0;
wire   [7:0] st1_m_fifo_a_m_size_V_5_fu_2563_p2;
wire   [7:0] grp_fu_2614_p0;
wire   [3:0] grp_fu_2614_p1;
wire   [4:0] grp_fu_2620_p1;
wire  signed [7:0] sext_ln27_8_fu_2549_p1;
wire  signed [7:0] sext_ln27_9_fu_2553_p1;
wire   [4:0] grp_fu_1509_p2;
wire  signed [4:0] st1_m_fifo_a_m_rear_V_fu_2704_p1;
wire   [4:0] grp_fu_1550_p2;
wire  signed [4:0] st1_m_fifo_b_m_rear_V_fu_2728_p1;
wire   [7:0] grp_fu_1585_p2;
wire   [7:0] trunc_ln28_fu_2748_p1;
wire   [7:0] grp_fu_1778_p2;
wire   [7:0] grp_fu_1905_p2;
wire   [7:0] grp_fu_1953_p2;
wire   [7:0] grp_fu_1977_p2;
wire   [8:0] shl_ln_fu_2882_p3;
wire   [799:0] zext_ln91_3_fu_2893_p1;
wire   [799:0] zext_ln91_2_fu_2889_p1;
wire   [7:0] mul_ln115_fu_2906_p0;
wire   [9:0] mul_ln115_fu_2906_p1;
wire   [16:0] mul_ln115_fu_2906_p2;
wire   [7:0] mul_ln116_fu_2925_p0;
wire   [9:0] mul_ln116_fu_2925_p1;
wire   [16:0] mul_ln116_fu_2925_p2;
wire   [7:0] grp_fu_2296_p2;
wire  signed [6:0] sext_ln27_4_fu_2990_p0;
wire  signed [6:0] sext_ln27_5_fu_2994_p0;
wire  signed [7:0] sext_ln27_4_fu_2990_p1;
wire  signed [7:0] sext_ln27_5_fu_2994_p1;
wire    ap_block_pp0_stage6;
wire   [8:0] shl_ln2_fu_3025_p3;
wire   [799:0] zext_ln115_2_fu_3032_p1;
wire   [799:0] lshr_ln115_fu_3036_p2;
wire   [8:0] shl_ln3_fu_3046_p3;
wire   [799:0] zext_ln116_2_fu_3053_p1;
wire   [799:0] lshr_ln116_fu_3057_p2;
wire   [4:0] grp_fu_3067_p1;
wire   [4:0] grp_fu_3072_p1;
wire   [4:0] grp_fu_3077_p1;
wire  signed [6:0] sext_ln27_fu_3094_p0;
wire  signed [6:0] sext_ln27_1_fu_3098_p0;
wire  signed [6:0] sext_ln27_6_fu_3102_p0;
wire  signed [6:0] sext_ln27_7_fu_3106_p0;
wire   [7:0] grp_fu_2367_p2;
wire   [7:0] grp_fu_2395_p2;
wire   [4:0] grp_fu_3120_p1;
wire  signed [7:0] sext_ln27_fu_3094_p1;
wire  signed [7:0] sext_ln27_1_fu_3098_p1;
wire  signed [7:0] sext_ln27_6_fu_3102_p1;
wire  signed [7:0] sext_ln27_7_fu_3106_p1;
wire  signed [6:0] sext_ln27_2_fu_3161_p0;
wire  signed [6:0] sext_ln27_3_fu_3165_p0;
wire   [1:0] tmp_18_fu_3169_p4;
wire   [4:0] shl_ln4_fu_3178_p3;
wire   [31:0] zext_ln70_2_fu_3186_p1;
wire   [31:0] lshr_ln70_fu_3190_p2;
wire   [7:0] va_V_fu_3196_p1;
wire   [1:0] tmp_19_fu_3207_p4;
wire   [4:0] shl_ln5_fu_3216_p3;
wire   [31:0] zext_ln87_2_fu_3224_p1;
wire   [31:0] lshr_ln87_fu_3228_p2;
wire   [7:0] mul_ln87_1_fu_3241_p0;
wire   [9:0] mul_ln87_1_fu_3241_p1;
wire   [7:0] grp_fu_2428_p2;
wire   [7:0] vb_V_fu_3234_p1;
wire   [7:0] grp_fu_2459_p2;
wire  signed [7:0] sext_ln27_2_fu_3161_p1;
wire  signed [7:0] sext_ln27_3_fu_3165_p1;
wire   [1:0] tmp_20_fu_3289_p4;
wire   [4:0] shl_ln87_1_fu_3298_p3;
wire   [31:0] zext_ln87_6_fu_3306_p1;
wire   [31:0] lshr_ln87_1_fu_3310_p2;
wire   [1:0] tmp_21_fu_3320_p4;
wire   [4:0] shl_ln87_2_fu_3329_p3;
wire   [31:0] zext_ln87_9_fu_3337_p1;
wire   [31:0] lshr_ln87_2_fu_3341_p2;
wire   [7:0] mul_ln87_3_fu_3354_p0;
wire   [9:0] mul_ln87_3_fu_3354_p1;
wire   [7:0] vb_V_2_fu_3347_p1;
wire   [7:0] vb_V_1_fu_3316_p1;
wire   [7:0] mul_ln117_fu_3381_p0;
wire   [9:0] mul_ln117_fu_3381_p1;
wire   [7:0] grp_fu_2485_p2;
wire   [7:0] grp_fu_2502_p2;
wire   [1:0] tmp_22_fu_3407_p4;
wire   [4:0] shl_ln87_3_fu_3416_p3;
wire   [31:0] zext_ln87_11_fu_3424_p1;
wire   [31:0] lshr_ln87_3_fu_3428_p2;
wire   [7:0] vb_V_3_fu_3434_p1;
wire   [5:0] tmp_25_fu_3445_p4;
wire   [8:0] shl_ln8_fu_3454_p3;
wire   [799:0] zext_ln117_2_fu_3462_p1;
wire   [799:0] lshr_ln117_fu_3466_p2;
wire   [7:0] cva_V_fu_3472_p1;
wire   [7:0] mul_ln126_fu_3486_p0;
wire   [9:0] mul_ln126_fu_3486_p1;
wire   [7:0] mul_ln126_1_fu_3495_p0;
wire   [9:0] mul_ln126_1_fu_3495_p1;
wire   [7:0] mul_ln126_2_fu_3504_p0;
wire   [9:0] mul_ln126_2_fu_3504_p1;
wire   [7:0] grp_fu_2614_p2;
wire   [4:0] empty_100_fu_3519_p1;
wire   [4:0] grp_fu_2620_p2;
wire   [4:0] trunc_ln1496_fu_3531_p1;
wire  signed [5:0] rem_i_i317_i_cast_cast_fu_3522_p1;
wire  signed [5:0] sext_ln1496_2_fu_3535_p1;
wire   [5:0] tmp_26_fu_3555_p4;
wire   [8:0] shl_ln9_fu_3564_p3;
wire   [799:0] zext_ln126_2_fu_3572_p1;
wire   [799:0] lshr_ln126_fu_3576_p2;
wire   [7:0] cvb_V_fu_3582_p1;
wire   [5:0] tmp_27_fu_3593_p4;
wire   [8:0] shl_ln126_1_fu_3602_p3;
wire   [799:0] zext_ln126_6_fu_3610_p1;
wire   [799:0] lshr_ln126_1_fu_3614_p2;
wire   [7:0] cvb_V_2_fu_3620_p1;
wire   [7:0] mul_ln126_3_fu_3634_p0;
wire   [9:0] mul_ln126_3_fu_3634_p1;
wire   [9:0] mul_ln1513_fu_3643_p1;
wire   [17:0] mul_ln1513_fu_3643_p2;
wire   [5:0] tmp_28_fu_3680_p4;
wire   [8:0] shl_ln126_2_fu_3689_p3;
wire   [799:0] zext_ln126_9_fu_3697_p1;
wire   [799:0] lshr_ln126_2_fu_3701_p2;
wire   [7:0] cvb_V_4_fu_3707_p1;
wire   [5:0] tmp_29_fu_3718_p4;
wire   [8:0] shl_ln126_3_fu_3727_p3;
wire   [799:0] zext_ln126_11_fu_3735_p1;
wire   [799:0] lshr_ln126_3_fu_3739_p2;
wire   [7:0] cvb_V_6_fu_3745_p1;
wire   [9:0] mul125_fu_3759_p1;
wire   [17:0] mul125_fu_3759_p2;
wire   [9:0] mul117_fu_3789_p1;
wire   [17:0] mul117_fu_3789_p2;
wire   [16:0] sub_ln1513_fu_3816_p2;
wire   [4:0] tmp_7_fu_3821_p4;
wire   [4:0] select_ln1513_fu_3831_p3;
wire   [9:0] mul69_fu_3846_p1;
wire   [17:0] mul69_fu_3846_p2;
wire  signed [4:0] ret_V_51_fu_3866_p1;
wire  signed [4:0] ret_V_53_fu_3869_p1;
wire   [4:0] ret_V_23_fu_3885_p1;
wire   [4:0] ret_V_52_fu_3888_p3;
wire  signed [5:0] sext_ln1023_fu_3872_p1;
wire  signed [5:0] sext_ln1496_19_fu_3896_p1;
wire   [4:0] ret_V_28_fu_3915_p1;
wire   [4:0] ret_V_54_fu_3918_p3;
wire  signed [5:0] sext_ln1496_23_fu_3926_p1;
wire  signed [5:0] sext_ln1496_24_fu_3930_p1;
wire   [4:0] ret_V_32_fu_3944_p1;
wire   [4:0] ret_V_55_fu_3947_p3;
wire  signed [5:0] sext_ln1496_27_fu_3955_p1;
wire   [4:0] ret_V_36_fu_3969_p1;
wire   [4:0] ret_V_56_fu_3972_p3;
wire  signed [5:0] sext_ln1496_30_fu_3980_p1;
wire   [4:0] ret_V_40_fu_3994_p1;
wire   [4:0] ret_V_57_fu_3997_p3;
wire  signed [5:0] sext_ln1496_33_fu_4005_p1;
wire   [16:0] neg_mul126_fu_4025_p2;
wire   [4:0] tmp_1_fu_4030_p4;
wire   [4:0] empty_98_fu_4040_p3;
wire   [4:0] neg_ti131_fu_4046_p2;
wire   [4:0] empty_99_fu_4052_p3;
wire   [16:0] neg_mul118_fu_4062_p2;
wire   [4:0] tmp_4_fu_4067_p4;
wire   [4:0] empty_102_fu_4077_p3;
wire   [4:0] select_ln1513_1_fu_4089_p3;
wire  signed [5:0] p_cast_cast_fu_4058_p1;
wire  signed [5:0] sext_ln1496_fu_4094_p1;
wire   [4:0] neg_ti123_fu_4083_p2;
wire   [16:0] neg_mul70_fu_4110_p2;
wire   [4:0] tmp_37_fu_4115_p4;
wire   [4:0] empty_115_fu_4125_p3;
wire   [4:0] neg_ti75_fu_4131_p2;
wire   [9:0] mul61_fu_4146_p1;
wire   [17:0] mul61_fu_4146_p2;
wire   [9:0] mul_ln1513_5_fu_4169_p1;
wire   [17:0] mul_ln1513_5_fu_4169_p2;
wire   [9:0] mul_ln1513_6_fu_4192_p1;
wire   [17:0] mul_ln1513_6_fu_4192_p2;
wire   [0:0] abscond_fu_4222_p2;
wire   [5:0] neg_fu_4217_p2;
wire   [5:0] empty_103_fu_4227_p3;
wire   [0:0] abscond75_fu_4243_p2;
wire   [5:0] neg74_fu_4238_p2;
wire   [5:0] empty_104_fu_4248_p3;
wire  signed [6:0] sext_ln214_fu_4255_p1;
wire  signed [6:0] sext_ln1496_1_fu_4234_p1;
wire   [6:0] dvac_V_fu_4259_p2;
wire   [16:0] neg_mul62_fu_4272_p2;
wire   [4:0] tmp_40_fu_4277_p4;
wire   [4:0] empty_117_fu_4287_p3;
wire   [4:0] neg_ti67_fu_4293_p2;
wire   [16:0] sub_ln1513_10_fu_4305_p2;
wire   [4:0] tmp_43_fu_4310_p4;
wire   [4:0] select_ln1513_10_fu_4320_p3;
wire   [16:0] sub_ln1513_12_fu_4332_p2;
wire   [4:0] tmp_46_fu_4337_p4;
wire   [4:0] select_ln1513_12_fu_4347_p3;
wire   [9:0] mul_ln1513_7_fu_4362_p1;
wire   [17:0] mul_ln1513_7_fu_4362_p2;
wire   [4:0] select_ln1513_11_fu_4405_p3;
wire   [4:0] i2_fu_4410_p3;
wire  signed [5:0] ia_V_2_cast_fu_4402_p1;
wire  signed [5:0] sext_ln1496_17_fu_4416_p1;
wire   [5:0] ret_V_25_fu_4420_p2;
wire   [0:0] abscond84_fu_4432_p2;
wire   [5:0] neg83_fu_4426_p2;
wire   [5:0] empty_118_fu_4438_p3;
wire   [0:0] abscond87_fu_4455_p2;
wire   [5:0] neg86_fu_4450_p2;
wire   [5:0] empty_119_fu_4460_p3;
wire  signed [6:0] sext_ln214_5_fu_4467_p1;
wire  signed [6:0] sext_ln1496_18_fu_4446_p1;
wire   [4:0] select_ln1513_13_fu_4477_p3;
wire   [4:0] i2_1_fu_4482_p3;
wire  signed [5:0] sext_ln1496_21_fu_4491_p1;
wire   [5:0] ret_V_30_fu_4495_p2;
wire   [0:0] abscond90_fu_4507_p2;
wire   [5:0] neg89_fu_4501_p2;
wire   [5:0] empty_120_fu_4513_p3;
wire   [0:0] abscond93_fu_4530_p2;
wire   [5:0] neg92_fu_4525_p2;
wire   [5:0] empty_121_fu_4535_p3;
wire  signed [6:0] sext_ln214_6_fu_4542_p1;
wire  signed [6:0] sext_ln1496_22_fu_4521_p1;
wire   [16:0] sub_ln1513_14_fu_4552_p2;
wire   [4:0] tmp_49_fu_4557_p4;
wire   [4:0] select_ln1513_14_fu_4567_p3;
wire   [4:0] sub_ln1513_15_fu_4573_p2;
wire   [4:0] select_ln1513_15_fu_4579_p3;
wire   [4:0] i2_2_fu_4585_p3;
wire  signed [5:0] sext_ln1496_25_fu_4591_p1;
wire   [9:0] mul_ln1513_8_fu_4604_p1;
wire   [17:0] mul_ln1513_8_fu_4604_p2;
wire   [9:0] mul_ln1513_1_fu_4632_p1;
wire   [17:0] mul_ln1513_1_fu_4632_p2;
wire   [9:0] mul_ln1513_2_fu_4662_p1;
wire   [17:0] mul_ln1513_2_fu_4662_p2;
wire   [0:0] abscond114_fu_4716_p2;
wire   [5:0] neg113_fu_4711_p2;
wire   [5:0] empty_122_fu_4721_p3;
wire   [0:0] abscond117_fu_4737_p2;
wire   [5:0] neg116_fu_4732_p2;
wire   [5:0] empty_123_fu_4742_p3;
wire  signed [6:0] sext_ln214_7_fu_4749_p1;
wire  signed [6:0] sext_ln1496_26_fu_4728_p1;
wire   [6:0] dvbs_V_2_fu_4753_p2;
wire   [16:0] sub_ln1513_16_fu_4766_p2;
wire   [4:0] tmp_52_fu_4771_p4;
wire   [4:0] select_ln1513_16_fu_4781_p3;
wire   [4:0] sub_ln1513_17_fu_4787_p2;
wire   [4:0] select_ln1513_17_fu_4793_p3;
wire   [4:0] i2_3_fu_4799_p3;
wire  signed [5:0] sext_ln1496_28_fu_4805_p1;
wire   [9:0] mul_ln1513_9_fu_4817_p1;
wire   [17:0] mul_ln1513_9_fu_4817_p2;
wire   [16:0] sub_ln1513_2_fu_4852_p2;
wire   [4:0] tmp_10_fu_4857_p4;
wire   [4:0] select_ln1513_2_fu_4867_p3;
wire   [4:0] sub_ln1513_3_fu_4873_p2;
wire   [4:0] select_ln1513_3_fu_4882_p3;
wire  signed [5:0] sext_ln1496_4_fu_4888_p1;
wire   [4:0] trunc_ln1496_1_fu_4898_p1;
wire   [4:0] grp_fu_3067_p2;
wire   [4:0] trunc_ln1496_2_fu_4905_p1;
wire  signed [5:0] sext_ln1496_7_fu_4909_p1;
wire   [16:0] sub_ln1513_4_fu_4919_p2;
wire   [4:0] tmp_13_fu_4924_p4;
wire   [4:0] select_ln1513_4_fu_4934_p3;
wire   [4:0] sub_ln1513_5_fu_4940_p2;
wire   [4:0] select_ln1513_5_fu_4946_p3;
wire  signed [5:0] sext_ln1496_8_fu_4952_p1;
wire   [4:0] grp_fu_3072_p2;
wire   [4:0] trunc_ln1496_3_fu_4962_p1;
wire  signed [5:0] sext_ln1496_10_fu_4966_p1;
wire   [9:0] mul_ln1513_3_fu_4979_p1;
wire   [17:0] mul_ln1513_3_fu_4979_p2;
wire   [9:0] mul_ln1513_4_fu_5009_p1;
wire   [17:0] mul_ln1513_4_fu_5009_p2;
wire   [0:0] abscond120_fu_5041_p2;
wire   [5:0] neg119_fu_5036_p2;
wire   [5:0] empty_124_fu_5046_p3;
wire   [0:0] abscond123_fu_5062_p2;
wire   [5:0] neg122_fu_5057_p2;
wire   [5:0] empty_125_fu_5067_p3;
wire  signed [6:0] sext_ln214_8_fu_5074_p1;
wire  signed [6:0] sext_ln1496_29_fu_5053_p1;
wire   [6:0] dvbs_V_4_fu_5078_p2;
wire   [16:0] sub_ln1513_18_fu_5091_p2;
wire   [4:0] tmp_55_fu_5096_p4;
wire   [4:0] select_ln1513_18_fu_5106_p3;
wire   [4:0] sub_ln1513_19_fu_5112_p2;
wire   [4:0] select_ln1513_19_fu_5118_p3;
wire   [4:0] i2_4_fu_5124_p3;
wire  signed [5:0] sext_ln1496_31_fu_5130_p1;
wire   [0:0] abscond78_fu_5149_p2;
wire   [5:0] neg77_fu_5144_p2;
wire   [5:0] empty_106_fu_5154_p3;
wire   [0:0] abscond81_fu_5170_p2;
wire   [5:0] neg80_fu_5165_p2;
wire   [5:0] empty_107_fu_5175_p3;
wire  signed [6:0] sext_ln214_1_fu_5182_p1;
wire  signed [6:0] sext_ln1496_5_fu_5161_p1;
wire   [6:0] dvbc_V_fu_5186_p2;
wire   [0:0] abscond96_fu_5204_p2;
wire   [5:0] neg95_fu_5199_p2;
wire   [5:0] empty_108_fu_5209_p3;
wire   [0:0] abscond99_fu_5225_p2;
wire   [5:0] neg98_fu_5220_p2;
wire   [5:0] empty_109_fu_5230_p3;
wire  signed [6:0] sext_ln214_2_fu_5237_p1;
wire  signed [6:0] sext_ln1496_9_fu_5216_p1;
wire   [6:0] dvbc_V_2_fu_5241_p2;
wire   [16:0] sub_ln1513_6_fu_5254_p2;
wire   [4:0] tmp_31_fu_5259_p4;
wire   [4:0] select_ln1513_6_fu_5269_p3;
wire   [4:0] sub_ln1513_7_fu_5275_p2;
wire   [4:0] select_ln1513_7_fu_5281_p3;
wire  signed [5:0] sext_ln1496_11_fu_5287_p1;
wire   [4:0] trunc_ln1496_4_fu_5296_p1;
wire  signed [5:0] sext_ln1496_13_fu_5299_p1;
wire   [16:0] sub_ln1513_8_fu_5308_p2;
wire   [4:0] tmp_34_fu_5313_p4;
wire   [4:0] select_ln1513_8_fu_5323_p3;
wire   [4:0] sub_ln1513_9_fu_5329_p2;
wire   [4:0] select_ln1513_9_fu_5335_p3;
wire  signed [5:0] sext_ln1496_14_fu_5341_p1;
wire   [4:0] grp_fu_3120_p2;
wire   [4:0] trunc_ln1496_5_fu_5350_p1;
wire  signed [5:0] sext_ln1496_16_fu_5354_p1;
wire   [0:0] abscond126_fu_5368_p2;
wire   [5:0] neg125_fu_5363_p2;
wire   [5:0] empty_126_fu_5373_p3;
wire   [0:0] abscond129_fu_5389_p2;
wire   [5:0] neg128_fu_5384_p2;
wire   [5:0] empty_127_fu_5394_p3;
wire  signed [6:0] sext_ln214_9_fu_5401_p1;
wire  signed [6:0] sext_ln1496_32_fu_5380_p1;
wire   [6:0] dvbs_V_6_fu_5405_p2;
wire   [0:0] abscond102_fu_5438_p2;
wire   [5:0] neg101_fu_5433_p2;
wire   [5:0] empty_110_fu_5443_p3;
wire   [0:0] abscond105_fu_5459_p2;
wire   [5:0] neg104_fu_5454_p2;
wire   [5:0] empty_111_fu_5464_p3;
wire  signed [6:0] sext_ln214_3_fu_5471_p1;
wire  signed [6:0] sext_ln1496_12_fu_5450_p1;
wire   [6:0] dvbc_V_4_fu_5475_p2;
wire   [0:0] abscond108_fu_5493_p2;
wire   [5:0] neg107_fu_5488_p2;
wire   [5:0] empty_112_fu_5498_p3;
wire   [0:0] abscond111_fu_5514_p2;
wire   [5:0] neg110_fu_5509_p2;
wire   [5:0] empty_113_fu_5519_p3;
wire  signed [6:0] sext_ln214_4_fu_5526_p1;
wire  signed [6:0] sext_ln1496_15_fu_5505_p1;
wire   [6:0] dvbc_V_6_fu_5530_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage7;
reg    ap_idle_pp0_0to0;
reg   [11:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [16:0] mul_ln100_fu_1881_p00;
wire   [16:0] mul_ln115_fu_2906_p00;
wire   [16:0] mul_ln116_fu_2925_p00;
wire   [16:0] mul_ln117_fu_3381_p00;
wire   [16:0] mul_ln126_1_fu_3495_p00;
wire   [16:0] mul_ln126_2_fu_3504_p00;
wire   [16:0] mul_ln126_3_fu_3634_p00;
wire   [16:0] mul_ln126_fu_3486_p00;
wire   [16:0] mul_ln70_fu_2361_p00;
wire   [16:0] mul_ln83_fu_1961_p00;
wire   [16:0] mul_ln87_1_fu_3241_p00;
wire   [16:0] mul_ln87_2_fu_2422_p00;
wire   [16:0] mul_ln87_3_fu_3354_p00;
wire   [16:0] mul_ln87_fu_2389_p00;
wire   [16:0] mul_ln91_fu_2280_p00;
wire   [16:0] mul_ln95_fu_1937_p00;
reg    ap_condition_4357;
reg    ap_condition_4362;
reg    ap_condition_4366;
reg    ap_condition_4371;
reg    ap_condition_4380;
reg    ap_condition_4384;
reg    ap_condition_4378;
reg    ap_condition_4391;
reg    ap_condition_4396;
reg    ap_condition_4399;
reg    ap_condition_4403;
reg    ap_condition_4408;
reg    ap_condition_4413;
reg    ap_condition_4420;
reg    ap_condition_4427;
reg    ap_condition_4435;
reg    ap_condition_4441;
reg    ap_condition_4446;
reg    ap_condition_4450;
reg    ap_condition_4456;
reg    ap_condition_4465;
reg    ap_condition_4472;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

simulatedAnnealingTop_exec_pipeline_Pipeline_VITIS_LOOP_27_1_st3_m_th_idx_offset_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
st3_m_th_idx_offset_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(st3_m_th_idx_offset_address0),
    .ce0(st3_m_th_idx_offset_ce0),
    .q0(st3_m_th_idx_offset_q0)
);

simulatedAnnealingTop_exec_pipeline_Pipeline_VITIS_LOOP_27_1_st3_m_th_idx_offset_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
st1_m_th_idx_offset_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(st1_m_th_idx_offset_address0),
    .ce0(st1_m_th_idx_offset_ce0),
    .q0(st1_m_th_idx_offset_q0)
);

simulatedAnnealingTop_srem_9ns_5ns_5_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_9ns_5ns_5_13_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1509_p0),
    .din1(grp_fu_1509_p1),
    .ce(1'b1),
    .dout(grp_fu_1509_p2)
);

simulatedAnnealingTop_srem_9ns_5ns_5_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_9ns_5ns_5_13_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1550_p0),
    .din1(grp_fu_1550_p1),
    .ce(1'b1),
    .dout(grp_fu_1550_p2)
);

simulatedAnnealingTop_srem_9ns_5ns_8_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
srem_9ns_5ns_8_13_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1585_p0),
    .din1(grp_fu_1585_p1),
    .ce(1'b1),
    .dout(grp_fu_1585_p2)
);

simulatedAnnealingTop_srem_9ns_5ns_8_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
srem_9ns_5ns_8_13_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1778_p0),
    .din1(grp_fu_1778_p1),
    .ce(1'b1),
    .dout(grp_fu_1778_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_7_fu_414),
    .din1(grp_fu_1830_p1),
    .ce(1'b1),
    .dout(grp_fu_1830_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_8_fu_418),
    .din1(grp_fu_1836_p1),
    .ce(1'b1),
    .dout(grp_fu_1836_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U31(
    .din0(mul_ln100_fu_1881_p0),
    .din1(mul_ln100_fu_1881_p1),
    .dout(mul_ln100_fu_1881_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(idx_1_reg_6296),
    .din1(grp_fu_1905_p1),
    .ce(1'b1),
    .dout(grp_fu_1905_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U33(
    .din0(mul_ln95_fu_1937_p0),
    .din1(mul_ln95_fu_1937_p1),
    .dout(mul_ln95_fu_1937_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(idx_V_6_reg_6307),
    .din1(grp_fu_1953_p1),
    .ce(1'b1),
    .dout(grp_fu_1953_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U35(
    .din0(mul_ln83_fu_1961_p0),
    .din1(mul_ln83_fu_1961_p1),
    .dout(mul_ln83_fu_1961_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(idx_V_5_reg_6313),
    .din1(grp_fu_1977_p1),
    .ce(1'b1),
    .dout(grp_fu_1977_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_1_fu_246),
    .din1(grp_fu_1993_p1),
    .ce(1'b1),
    .dout(grp_fu_1993_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2068_p0),
    .din1(grp_fu_2068_p1),
    .ce(1'b1),
    .dout(grp_fu_2068_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2074_p0),
    .din1(grp_fu_2074_p1),
    .ce(1'b1),
    .dout(grp_fu_2074_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_fu_242),
    .din1(grp_fu_2139_p1),
    .ce(1'b1),
    .dout(grp_fu_2139_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_2_fu_250),
    .din1(grp_fu_2238_p1),
    .ce(1'b1),
    .dout(grp_fu_2238_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_3_fu_254),
    .din1(grp_fu_2252_p1),
    .ce(1'b1),
    .dout(grp_fu_2252_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_4_fu_258),
    .din1(grp_fu_2266_p1),
    .ce(1'b1),
    .dout(grp_fu_2266_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U44(
    .din0(mul_ln91_fu_2280_p0),
    .din1(mul_ln91_fu_2280_p1),
    .dout(mul_ln91_fu_2280_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(idx_reg_6457),
    .din1(grp_fu_2296_p1),
    .ce(1'b1),
    .dout(grp_fu_2296_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_5_fu_262),
    .din1(grp_fu_2325_p1),
    .ce(1'b1),
    .dout(grp_fu_2325_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_6_fu_266),
    .din1(grp_fu_2339_p1),
    .ce(1'b1),
    .dout(grp_fu_2339_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U48(
    .din0(mul_ln70_fu_2361_p0),
    .din1(mul_ln70_fu_2361_p1),
    .dout(mul_ln70_fu_2361_p2)
);

simulatedAnnealingTop_urem_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_8ns_8ns_8_12_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(idx_V_fu_2351_p2),
    .din1(8'd100),
    .ce(1'b1),
    .dout(grp_fu_2367_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U50(
    .din0(mul_ln87_fu_2389_p0),
    .din1(mul_ln87_fu_2389_p1),
    .dout(mul_ln87_fu_2389_p2)
);

simulatedAnnealingTop_urem_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_8ns_8ns_8_12_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(idx_V_1_fu_2379_p2),
    .din1(8'd100),
    .ce(1'b1),
    .dout(grp_fu_2395_p2)
);

simulatedAnnealingTop_urem_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_8ns_8ns_8_12_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2407_p0),
    .din1(8'd100),
    .ce(1'b1),
    .dout(grp_fu_2407_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U53(
    .din0(mul_ln87_2_fu_2422_p0),
    .din1(mul_ln87_2_fu_2422_p1),
    .dout(mul_ln87_2_fu_2422_p2)
);

simulatedAnnealingTop_urem_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_8ns_8ns_8_12_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(idx_V_3_fu_2413_p2),
    .din1(8'd100),
    .ce(1'b1),
    .dout(grp_fu_2428_p2)
);

simulatedAnnealingTop_urem_8ns_8ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_8ns_8ns_8_12_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2439_p0),
    .din1(8'd100),
    .ce(1'b1),
    .dout(grp_fu_2439_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2459_p0),
    .din1(grp_fu_2459_p1),
    .ce(1'b1),
    .dout(grp_fu_2459_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2485_p0),
    .din1(grp_fu_2485_p1),
    .ce(1'b1),
    .dout(grp_fu_2485_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2502_p0),
    .din1(grp_fu_2502_p1),
    .ce(1'b1),
    .dout(grp_fu_2502_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2519_p0),
    .din1(grp_fu_2519_p1),
    .ce(1'b1),
    .dout(grp_fu_2519_p2)
);

simulatedAnnealingTop_urem_8ns_4ns_8_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
urem_8ns_4ns_8_12_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2614_p0),
    .din1(grp_fu_2614_p1),
    .ce(1'b1),
    .dout(grp_fu_2614_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cell_V_9_fu_422),
    .din1(grp_fu_2620_p1),
    .ce(1'b1),
    .dout(grp_fu_2620_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U62(
    .din0(mul_ln115_fu_2906_p0),
    .din1(mul_ln115_fu_2906_p1),
    .dout(mul_ln115_fu_2906_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U63(
    .din0(mul_ln116_fu_2925_p0),
    .din1(mul_ln116_fu_2925_p1),
    .dout(mul_ln116_fu_2925_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(st3_input_cvb_V_reg_6748),
    .din1(grp_fu_3067_p1),
    .ce(1'b1),
    .dout(grp_fu_3067_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(st3_input_cvb_V_4_reg_6756),
    .din1(grp_fu_3072_p1),
    .ce(1'b1),
    .dout(grp_fu_3072_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(st3_input_cvb_V_5_reg_6794),
    .din1(grp_fu_3077_p1),
    .ce(1'b1),
    .dout(grp_fu_3077_p2)
);

simulatedAnnealingTop_srem_8s_5ns_5_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
srem_8s_5ns_5_12_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(st3_input_cvb_V_6_reg_6802),
    .din1(grp_fu_3120_p1),
    .ce(1'b1),
    .dout(grp_fu_3120_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U68(
    .din0(mul_ln87_1_fu_3241_p0),
    .din1(mul_ln87_1_fu_3241_p1),
    .dout(mul_ln87_1_fu_3241_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U69(
    .din0(mul_ln87_3_fu_3354_p0),
    .din1(mul_ln87_3_fu_3354_p1),
    .dout(mul_ln87_3_fu_3354_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U70(
    .din0(mul_ln117_fu_3381_p0),
    .din1(mul_ln117_fu_3381_p1),
    .dout(mul_ln117_fu_3381_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U71(
    .din0(mul_ln126_fu_3486_p0),
    .din1(mul_ln126_fu_3486_p1),
    .dout(mul_ln126_fu_3486_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U72(
    .din0(mul_ln126_1_fu_3495_p0),
    .din1(mul_ln126_1_fu_3495_p1),
    .dout(mul_ln126_1_fu_3495_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U73(
    .din0(mul_ln126_2_fu_3504_p0),
    .din1(mul_ln126_2_fu_3504_p1),
    .dout(mul_ln126_2_fu_3504_p2)
);

simulatedAnnealingTop_mul_8ns_10ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 17 ))
mul_8ns_10ns_17_1_1_U74(
    .din0(mul_ln126_3_fu_3634_p0),
    .din1(mul_ln126_3_fu_3634_p1),
    .dout(mul_ln126_3_fu_3634_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U75(
    .din0(st3_input_cva_V_reg_6659),
    .din1(mul_ln1513_fu_3643_p1),
    .dout(mul_ln1513_fu_3643_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U76(
    .din0(st3_input_cell_a_V_reg_6257_pp0_iter1_reg),
    .din1(mul125_fu_3759_p1),
    .dout(mul125_fu_3759_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U77(
    .din0(st3_input_cell_b_V_reg_6265_pp0_iter1_reg),
    .din1(mul117_fu_3789_p1),
    .dout(mul117_fu_3789_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U78(
    .din0(cell_V_1_load_reg_6372_pp0_iter1_reg),
    .din1(mul69_fu_3846_p1),
    .dout(mul69_fu_3846_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U79(
    .din0(cell_V_load_reg_6431_pp0_iter1_reg),
    .din1(mul61_fu_4146_p1),
    .dout(mul61_fu_4146_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U80(
    .din0(cell_V_2_load_reg_6473_pp0_iter1_reg),
    .din1(mul_ln1513_5_fu_4169_p1),
    .dout(mul_ln1513_5_fu_4169_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U81(
    .din0(cell_V_3_load_reg_6481_pp0_iter1_reg),
    .din1(mul_ln1513_6_fu_4192_p1),
    .dout(mul_ln1513_6_fu_4192_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U82(
    .din0(cell_V_4_load_reg_6489_pp0_iter1_reg),
    .din1(mul_ln1513_7_fu_4362_p1),
    .dout(mul_ln1513_7_fu_4362_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U83(
    .din0(cell_V_5_load_reg_6530_pp0_iter1_reg),
    .din1(mul_ln1513_8_fu_4604_p1),
    .dout(mul_ln1513_8_fu_4604_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U84(
    .din0(st3_input_cvb_V_reg_6748_pp0_iter2_reg),
    .din1(mul_ln1513_1_fu_4632_p1),
    .dout(mul_ln1513_1_fu_4632_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U85(
    .din0(st3_input_cvb_V_4_reg_6756_pp0_iter2_reg),
    .din1(mul_ln1513_2_fu_4662_p1),
    .dout(mul_ln1513_2_fu_4662_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U86(
    .din0(cell_V_6_load_reg_6538_pp0_iter1_reg),
    .din1(mul_ln1513_9_fu_4817_p1),
    .dout(mul_ln1513_9_fu_4817_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U87(
    .din0(st3_input_cvb_V_5_reg_6794_pp0_iter2_reg),
    .din1(mul_ln1513_3_fu_4979_p1),
    .dout(mul_ln1513_3_fu_4979_p2)
);

simulatedAnnealingTop_mul_8s_10ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
mul_8s_10ns_18_1_1_U88(
    .din0(st3_input_cvb_V_6_reg_6802_pp0_iter2_reg),
    .din1(mul_ln1513_4_fu_5009_p1),
    .dout(mul_ln1513_4_fu_5009_p2)
);

simulatedAnnealingTop_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage4)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_10_fu_426 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        cell_V_10_fu_426 <= cvb_V_1_fu_3586_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_11_fu_430 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        cell_V_11_fu_430 <= cvb_V_3_fu_3624_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            cell_V_12_fu_434 <= 8'd255;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0))) begin
            cell_V_12_fu_434 <= cvb_V_5_fu_3711_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            cell_V_13_fu_438 <= 8'd255;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0))) begin
            cell_V_13_fu_438 <= cvb_V_7_fu_3749_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_1_fu_246 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cell_V_1_fu_246 <= st3_input_cell_b_V_reg_6265;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_2_fu_250 <= 8'd255;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        cell_V_2_fu_250 <= cell_V_9_fu_422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_3_fu_254 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cell_V_3_fu_254 <= cell_V_10_fu_426;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_4_fu_258 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cell_V_4_fu_258 <= cell_V_11_fu_430;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_5_fu_262 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cell_V_5_fu_262 <= cell_V_12_fu_434;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_6_fu_266 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cell_V_6_fu_266 <= cell_V_13_fu_438;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_7_fu_414 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cell_V_7_fu_414 <= st2_input_cell_a_V_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_8_fu_418 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cell_V_8_fu_418 <= st2_input_cell_b_V_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_9_fu_422 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        cell_V_9_fu_422 <= cva_V_1_fu_3476_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        cell_V_fu_242 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cell_V_fu_242 <= st3_input_cell_a_V_reg_6257;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            cmp_i_i245_reg_963 <= 1'd0;
        end else if ((1'b1 == ap_condition_4391)) begin
            cmp_i_i245_reg_963 <= sw_c_reg_6683;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            counter_fu_146 <= counter_2_fu_1479_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            counter_fu_146 <= 24'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        dvac_V_2_fu_270 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dvac_V_2_fu_270 <= dvac_V_4_fu_4265_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        dvac_V_3_fu_458 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dvac_V_3_fu_458 <= dvac_V_2_fu_270;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        dvas_V_2_fu_298 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dvas_V_2_fu_298 <= dvas_V_4_fu_4699_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        dvas_V_3_fu_462 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        dvas_V_3_fu_462 <= dvas_V_2_fu_298;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4396)) begin
            empty_95_fu_454 <= xor_ln101_fu_1638_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            empty_95_fu_454 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4399)) begin
            empty_fu_398 <= xor_ln105_fu_1599_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            empty_fu_398 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        lhs_2_fu_366 <= 8'd0;
    end else if (((icmp_ln1019_7_reg_6282 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lhs_2_fu_366 <= trunc_ln28_1_fu_2807_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            lhs_3_fu_370 <= st1_m_fifo_a_m_rear_V_7_reload;
        end else if ((1'b1 == ap_condition_4362)) begin
            lhs_3_fu_370 <= sext_ln16_fu_2708_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            lhs_4_fu_474 <= 8'd0;
        end else if ((1'b1 == ap_condition_4366)) begin
            lhs_4_fu_474 <= st1_m_fifo_a_m_front_V_1_fu_2752_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            lhs_fu_362 <= st1_m_fifo_b_m_rear_V_7_reload;
        end else if ((1'b1 == ap_condition_4371)) begin
            lhs_fu_362 <= sext_ln16_2_fu_2732_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1023_5_reg_6626 == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        reg_1006 <= n2c_q1;
    end else if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1023_7_reg_6648_pp0_iter1_reg == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1023_4_reg_6615 == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1006 <= n2c_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0))) begin
        if ((1'b1 == ap_condition_4450)) begin
            reg_1011 <= n2c_q1;
        end else if ((1'b1 == ap_condition_4446)) begin
            reg_1011 <= n2c_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        reuse_addr_reg_fu_138 <= 64'd18446744073709551615;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_addr_reg_fu_138 <= zext_ln541_1_reg_6191;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        reuse_reg_fu_142 <= 1'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_reg_fu_142 <= xor_ln41_fu_1743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            st0_cell_a_V_fu_150 <= 8'd0;
        end else if (((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            st0_cell_a_V_fu_150 <= st0_m_cell_a_V_load_1_reg_6447;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            st0_cell_b_V_fu_154 <= 8'd0;
        end else if (((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            st0_cell_b_V_fu_154 <= st0_m_cell_b_V_load_1_reg_6515;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            st0_input_th_valid_reg_952 <= 1'd1;
        end else if ((1'b1 == ap_condition_4391)) begin
            st0_input_th_valid_reg_952 <= st0_m_th_valid_load_1_reg_6394;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st0_th_idx_V_fu_354 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (reuse_select_fu_1711_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        st0_th_idx_V_fu_354 <= select_ln36_fu_1730_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            st1_input_cell_a_V_fu_374 <= 8'd0;
        end else if (((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            st1_input_cell_a_V_fu_374 <= st0_cell_a_V_fu_150;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            st1_input_cell_b_V_fu_378 <= 8'd0;
        end else if (((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            st1_input_cell_b_V_fu_378 <= st0_cell_b_V_fu_154;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            st1_input_sw_sw_reg_928 <= 1'd0;
        end else if ((1'b1 == ap_condition_4391)) begin
            st1_input_sw_sw_reg_928 <= st9_sw_sw_reg_940;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            st1_input_th_idx_V_fu_162 <= 8'd0;
        end else if (((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            st1_input_th_idx_V_fu_162 <= st0_input_th_idx_V_reg_6173;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 == 1'd1) & (icmp_ln1019_4_fu_1490_p2 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_a_m_size_V_3_fu_478 <= 8'd10;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 == 1'd1) & (icmp_ln1019_4_fu_1490_p2 == 1'd0) & (icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_a_m_size_V_3_fu_478 <= st1_m_fifo_a_m_size_V_4_fu_1515_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_m_fifo_a_m_size_V_3_fu_478 <= st1_m_fifo_a_m_size_V_reload;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st1_m_fifo_a_m_size_V_3_fu_478 <= st1_m_fifo_a_m_size_V_6_fu_2569_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_5_fu_1531_p2 == 1'd1) & (ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_b_m_size_V_1_fu_470 <= 8'd10;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_5_fu_1531_p2 == 1'd0) & (ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_b_m_size_V_1_fu_470 <= st1_m_fifo_b_m_size_V_3_fu_1556_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_m_fifo_b_m_size_V_1_fu_470 <= st1_m_fifo_b_m_size_V_reload;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (icmp_ln1019_7_fu_1759_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        st1_m_fifo_b_m_size_V_1_fu_470 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (icmp_ln1019_7_fu_1759_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        st1_m_fifo_b_m_size_V_1_fu_470 <= st1_m_fifo_b_m_size_V_5_fu_1784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_node_a_V_fu_166 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        st1_node_a_V_fu_166 <= trunc_ln115_reg_6830;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_node_b_V_fu_170 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        st1_node_b_V_fu_170 <= trunc_ln116_reg_6835;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_wa_cell_V_fu_386 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st1_wa_cell_V_fu_386 <= st1_m_fifo_a_m_arr_cell_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_wa_node_V_fu_390 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st1_wa_node_V_fu_390 <= st1_m_fifo_a_m_arr_node_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_wa_th_idx_V_fu_382 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st1_wa_th_idx_V_fu_382 <= st1_m_fifo_a_m_arr_th_idx_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_wb_cell_V_fu_358 <= 8'd0;
    end else if (((icmp_ln1019_7_reg_6282_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st1_wb_cell_V_fu_358 <= st1_m_fifo_b_m_arr_cell_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_wb_node_V_fu_350 <= 8'd0;
    end else if (((icmp_ln1019_7_reg_6282_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st1_wb_node_V_fu_350 <= st1_m_fifo_b_m_arr_node_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st1_wb_th_idx_V_fu_394 <= 8'd0;
    end else if (((icmp_ln1019_7_reg_6282_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st1_wb_th_idx_V_fu_394 <= st1_m_fifo_b_m_arr_th_idx_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            st2_input_cell_a_V_fu_178 <= 8'd0;
        end else if (((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            st2_input_cell_a_V_fu_178 <= st1_input_cell_a_V_fu_374;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            st2_input_cell_b_V_fu_182 <= 8'd0;
        end else if (((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            st2_input_cell_b_V_fu_182 <= st1_input_cell_b_V_fu_378;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            st2_input_sw_sw_reg_916 <= 1'd0;
        end else if ((1'b1 == ap_condition_4391)) begin
            st2_input_sw_sw_reg_916 <= st1_input_sw_sw_reg_928;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_input_va_V_fu_186 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        st2_input_va_V_fu_186 <= va_V_1_fu_3200_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_input_vb_V_1_fu_194 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        st2_input_vb_V_1_fu_194 <= vb_V_5_fu_3371_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_input_vb_V_2_fu_198 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        st2_input_vb_V_2_fu_198 <= vb_V_6_fu_3364_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_input_vb_V_3_fu_202 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        st2_input_vb_V_3_fu_202 <= vb_V_7_fu_3438_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_input_vb_V_fu_190 <= 8'd255;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        st2_input_vb_V_fu_190 <= vb_V_4_fu_3256_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_th_idx_V_fu_174 <= 3'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        st2_th_idx_V_fu_174 <= trunc_ln27_fu_1696_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_wa_cell_V_fu_406 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        st2_wa_cell_V_fu_406 <= st1_wa_cell_V_fu_386;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_wa_node_V_fu_410 <= 8'd255;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st2_wa_node_V_fu_410 <= st1_wa_node_V_fu_390;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_wa_th_idx_V_fu_402 <= 3'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st2_wa_th_idx_V_fu_402 <= trunc_ln27_1_fu_2024_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_wb_cell_V_1_fu_446 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st2_wb_cell_V_1_fu_446 <= st2_wb_cell_V_fu_210;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_wb_cell_V_fu_210 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st2_wb_cell_V_fu_210 <= st1_wb_cell_V_fu_358;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            st2_wb_node_V_1_fu_450 <= ap_sig_allocacmp_st2_wb_node_V_load;
        end else if ((ap_loop_init == 1'b1)) begin
            st2_wb_node_V_1_fu_450 <= 8'd255;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_wb_node_V_fu_214 <= 8'd255;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st2_wb_node_V_fu_214 <= st1_wb_node_V_fu_350;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            st2_wb_th_idx_V_1_fu_442 <= ap_sig_allocacmp_st2_wb_th_idx_V_load_1;
        end else if ((ap_loop_init == 1'b1)) begin
            st2_wb_th_idx_V_1_fu_442 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st2_wb_th_idx_V_fu_206 <= 3'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st2_wb_th_idx_V_fu_206 <= trunc_ln27_2_fu_2028_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st4_input_dvbc_V_1_fu_278 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        st4_input_dvbc_V_1_fu_278 <= dvbc_V_3_fu_5247_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st4_input_dvbc_V_2_fu_282 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        st4_input_dvbc_V_2_fu_282 <= dvbc_V_5_fu_5481_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st4_input_dvbc_V_3_fu_286 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        st4_input_dvbc_V_3_fu_286 <= dvbc_V_7_fu_5536_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st4_input_dvbc_V_fu_274 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        st4_input_dvbc_V_fu_274 <= dvbc_V_1_fu_5192_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st5_input_dvbc_V_1_fu_294 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        st5_input_dvbc_V_1_fu_294 <= dvbc_V_9_fu_3268_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st5_input_dvbc_V_fu_290 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        st5_input_dvbc_V_fu_290 <= dvbc_V_8_fu_3125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st5_input_dvbs_V_1_fu_306 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        st5_input_dvbs_V_1_fu_306 <= dvbs_V_3_fu_4759_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st5_input_dvbs_V_2_fu_310 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        st5_input_dvbs_V_2_fu_310 <= dvbs_V_5_fu_5084_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st5_input_dvbs_V_3_fu_314 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        st5_input_dvbs_V_3_fu_314 <= dvbs_V_7_fu_5411_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st5_input_dvbs_V_fu_302 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        st5_input_dvbs_V_fu_302 <= dvbs_V_1_fu_4705_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st6_dvac_V_fu_318 <= 7'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st6_dvac_V_fu_318 <= dvac_V_3_fu_458;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st6_dvbc_V_fu_322 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st6_dvbc_V_fu_322 <= dvbc_V_10_fu_2626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st6_input_dvbs_V_1_fu_330 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        st6_input_dvbs_V_1_fu_330 <= dvbs_V_9_fu_3131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st6_input_dvbs_V_fu_326 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        st6_input_dvbs_V_fu_326 <= dvbs_V_8_fu_3009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st7_dvas_V_fu_334 <= 7'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st7_dvas_V_fu_334 <= dvas_V_3_fu_462;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st7_dvbs_V_fu_338 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st7_dvbs_V_fu_338 <= dvbs_V_10_fu_2638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st7_input_dc_V_fu_466 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st7_input_dc_V_fu_466 <= dc_V_fu_2632_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st8_dc_V_fu_342 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st8_dc_V_fu_342 <= st7_input_dc_V_fu_466;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        st8_ds_V_fu_346 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        st8_ds_V_fu_346 <= ds_V_fu_2644_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            st9_sw_sw_reg_940 <= 1'd0;
        end else if ((1'b1 == ap_condition_4391)) begin
            st9_sw_sw_reg_940 <= cmp_i_i245_reg_963;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            usw_reg_905 <= 1'd0;
        end else if ((1'b1 == ap_condition_4391)) begin
            usw_reg_905 <= st2_input_sw_sw_reg_916;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        uwa_cell_V_fu_234 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        uwa_cell_V_fu_234 <= st2_wa_cell_V_fu_406;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            uwa_node_V_fu_238 <= ap_sig_allocacmp_st2_input_wa_node_V;
        end else if ((ap_loop_init == 1'b1)) begin
            uwa_node_V_fu_238 <= 8'd255;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            uwa_th_idx_V_fu_230 <= ap_sig_allocacmp_st2_input_wa_th_idx_V;
        end else if ((ap_loop_init == 1'b1)) begin
            uwa_th_idx_V_fu_230 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        uwb_cell_V_fu_222 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        uwb_cell_V_fu_222 <= st2_wb_cell_V_1_fu_446;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            uwb_node_V_1_fu_226 <= ap_sig_allocacmp_st2_wb_node_V_1_load;
        end else if ((ap_loop_init == 1'b1)) begin
            uwb_node_V_1_fu_226 <= 8'd255;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        uwb_node_V_fu_158 <= 8'd0;
    end else if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        uwb_node_V_fu_158 <= st1_wb_node_V_fu_350;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            uwb_th_idx_V_fu_218 <= ap_sig_allocacmp_st2_wb_th_idx_V_1_load;
        end else if ((ap_loop_init == 1'b1)) begin
            uwb_th_idx_V_fu_218 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cell_V_1_load_reg_6372 <= cell_V_1_fu_246;
        tmp_36_reg_6388 <= tmp_36_fu_1985_p1[32'd7];
        zext_ln541_reg_6333[7 : 0] <= zext_ln541_fu_1870_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cell_V_1_load_reg_6372_pp0_iter1_reg <= cell_V_1_load_reg_6372;
        tmp_36_reg_6388_pp0_iter1_reg <= tmp_36_reg_6388;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cell_V_2_load_reg_6473 <= cell_V_2_fu_250;
        cell_V_3_load_reg_6481 <= cell_V_3_fu_254;
        cell_V_4_load_reg_6489 <= cell_V_4_fu_258;
        tmp_42_reg_6497 <= tmp_42_fu_2230_p1[32'd7];
        tmp_45_reg_6503 <= tmp_45_fu_2244_p1[32'd7];
        tmp_48_reg_6509 <= tmp_48_fu_2258_p1[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cell_V_2_load_reg_6473_pp0_iter1_reg <= cell_V_2_load_reg_6473;
        cell_V_3_load_reg_6481_pp0_iter1_reg <= cell_V_3_load_reg_6481;
        cell_V_4_load_reg_6489_pp0_iter1_reg <= cell_V_4_load_reg_6489;
        st3_input_cvb_V_5_reg_6794 <= cell_V_12_fu_434;
        st3_input_cvb_V_5_reg_6794_pp0_iter2_reg <= st3_input_cvb_V_5_reg_6794;
        st3_input_cvb_V_6_reg_6802 <= cell_V_13_fu_438;
        st3_input_cvb_V_6_reg_6802_pp0_iter2_reg <= st3_input_cvb_V_6_reg_6802;
        tmp_42_reg_6497_pp0_iter1_reg <= tmp_42_reg_6497;
        tmp_45_reg_6503_pp0_iter1_reg <= tmp_45_reg_6503;
        tmp_48_reg_6509_pp0_iter1_reg <= tmp_48_reg_6509;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        cell_V_5_load_reg_6530 <= cell_V_5_fu_262;
        cell_V_6_load_reg_6538 <= cell_V_6_fu_266;
        tmp_51_reg_6546 <= tmp_51_fu_2317_p1[32'd7];
        tmp_54_reg_6552 <= tmp_54_fu_2331_p1[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        cell_V_5_load_reg_6530_pp0_iter1_reg <= cell_V_5_load_reg_6530;
        cell_V_6_load_reg_6538_pp0_iter1_reg <= cell_V_6_load_reg_6538;
        tmp_51_reg_6546_pp0_iter1_reg <= tmp_51_reg_6546;
        tmp_54_reg_6552_pp0_iter1_reg <= tmp_54_reg_6552;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cell_V_load_reg_6431 <= cell_V_fu_242;
        idxa_V_reg_6409 <= idxa_V_fu_2058_p2;
        idxb_V_reg_6415 <= idxb_V_fu_2063_p2;
        tmp_39_reg_6441 <= tmp_39_fu_2131_p1[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cell_V_load_reg_6431_pp0_iter1_reg <= cell_V_load_reg_6431;
        st3_input_cvb_V_4_reg_6756 <= cell_V_11_fu_430;
        st3_input_cvb_V_4_reg_6756_pp0_iter2_reg <= st3_input_cvb_V_4_reg_6756;
        st3_input_cvb_V_reg_6748 <= cell_V_10_fu_426;
        st3_input_cvb_V_reg_6748_pp0_iter2_reg <= st3_input_cvb_V_reg_6748;
        tmp_39_reg_6441_pp0_iter1_reg <= tmp_39_reg_6441;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1023_14_reg_7019 == 1'd0))) begin
        dvas_V_reg_7190 <= dvas_V_fu_4471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1023_15_reg_7036 == 1'd0))) begin
        dvbs_V_reg_7201 <= dvbs_V_fu_4546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_101_reg_6986 <= empty_101_fu_3795_p1;
        icmp_ln1019_10_reg_7053 <= icmp_ln1019_10_fu_3940_p2;
        icmp_ln1019_11_reg_7065 <= icmp_ln1019_11_fu_3965_p2;
        icmp_ln1019_12_reg_7077 <= icmp_ln1019_12_fu_3990_p2;
        icmp_ln1019_8_reg_7024 <= icmp_ln1019_8_fu_3881_p2;
        icmp_ln1019_9_reg_7041 <= icmp_ln1019_9_fu_3911_p2;
        icmp_ln1023_14_reg_7019 <= icmp_ln1023_14_fu_3876_p2;
        icmp_ln1023_15_reg_7036 <= icmp_ln1023_15_fu_3906_p2;
        ret_V_26_reg_7029 <= ret_V_26_fu_3900_p2;
        ret_V_31_reg_7046 <= ret_V_31_fu_3934_p2;
        ret_V_35_reg_7058 <= ret_V_35_fu_3959_p2;
        ret_V_39_reg_7070 <= ret_V_39_fu_3984_p2;
        ret_V_43_reg_7082 <= ret_V_43_fu_4009_p2;
        tmp_38_reg_7013 <= {{mul69_fu_3846_p2[16:12]}};
        tmp_3_reg_6991 <= st3_input_cell_b_V_reg_6265_pp0_iter1_reg[32'd7];
        tmp_5_reg_6997 <= {{mul117_fu_3789_p2[16:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_105_reg_7096 <= empty_105_fu_4104_p3;
        ia_V_2_reg_7101 <= ia_V_2_fu_4137_p3;
        icmp_ln1023_16_reg_7143 <= icmp_ln1023_16_fu_4212_p2;
        tmp_41_reg_7115 <= {{mul61_fu_4146_p2[16:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_36_reg_6388_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_114_reg_7008 <= empty_114_fu_3852_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_6441_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_116_reg_7110 <= empty_116_fu_4152_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1023_9_reg_6935 == 1'd0))) begin
        empty_97_reg_6969 <= empty_97_fu_3765_p1;
        tmp_2_reg_6980 <= {{mul125_fu_3759_p2[16:12]}};
        tmp_reg_6974 <= st3_input_cell_a_V_reg_6257_pp0_iter1_reg[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ia_V_reg_7148 <= ia_V_fu_4299_p3;
        icmp_ln1023_17_reg_7175 <= icmp_ln1023_17_fu_4382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1019_4_reg_6205 <= icmp_ln1019_4_fu_1490_p2;
        icmp_ln1019_5_reg_6214 <= icmp_ln1019_5_fu_1531_p2;
        lhs_4_load_reg_6223 <= ap_sig_allocacmp_lhs_4_load;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        icmp_ln1019_6_reg_6667 <= icmp_ln1019_6_fu_2557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln1019_7_reg_6282 <= icmp_ln1019_7_fu_1759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln1019_7_reg_6282_pp0_iter1_reg <= icmp_ln1019_7_reg_6282;
        st3_input_cell_a_V_reg_6257 <= cell_V_7_fu_414;
        st3_input_cell_a_V_reg_6257_pp0_iter1_reg <= st3_input_cell_a_V_reg_6257;
        st3_input_cell_b_V_reg_6265 <= cell_V_8_fu_418;
        st3_input_cell_b_V_reg_6265_pp0_iter1_reg <= st3_input_cell_b_V_reg_6265;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln1019_reg_6324 <= icmp_ln1019_fu_1857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln1023_10_reg_7180 <= icmp_ln1023_10_fu_4392_p2;
        icmp_ln1023_11_reg_7185 <= icmp_ln1023_11_fu_4397_p2;
        icmp_ln1023_18_reg_7224 <= icmp_ln1023_18_fu_4624_p2;
        sext_ln1496_20_reg_7195 <= sext_ln1496_20_fu_4488_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln1023_12_reg_7263 <= icmp_ln1023_12_fu_4689_p2;
        icmp_ln1023_13_reg_7268 <= icmp_ln1023_13_fu_4694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln1023_1_reg_6573 <= icmp_ln1023_1_fu_2373_p2;
        icmp_ln1023_reg_6558 <= icmp_ln1023_fu_2345_p2;
        idx_V_1_reg_6581[7 : 2] <= idx_V_1_fu_2379_p2[7 : 2];
        idx_V_2_reg_6593[7 : 2] <= idx_V_2_fu_2401_p2[7 : 2];
        mul_ln70_reg_6568 <= mul_ln70_fu_2361_p2;
        mul_ln87_reg_6588 <= mul_ln87_fu_2389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln1023_1_reg_6573_pp0_iter1_reg <= icmp_ln1023_1_reg_6573;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_usw_phi_fu_908_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (p_load_load_fu_1470_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1023_2_reg_6248 <= icmp_ln1023_2_fu_1624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1023_2_reg_6248_pp0_iter1_reg <= icmp_ln1023_2_reg_6248;
        icmp_ln1023_3_reg_6239_pp0_iter1_reg <= icmp_ln1023_3_reg_6239;
        icmp_ln27_reg_6187 <= icmp_ln27_fu_1473_p2;
        icmp_ln27_reg_6187_pp0_iter1_reg <= icmp_ln27_reg_6187;
        icmp_ln27_reg_6187_pp0_iter2_reg <= icmp_ln27_reg_6187_pp0_iter1_reg;
        lhs_4_load_reg_6223_pp0_iter1_reg <= lhs_4_load_reg_6223;
        p_load263_reg_6179 <= ap_sig_allocacmp_p_load263;
        p_load263_reg_6179_pp0_iter1_reg <= p_load263_reg_6179;
        p_load_reg_6183 <= ap_sig_allocacmp_p_load;
        p_load_reg_6183_pp0_iter1_reg <= p_load_reg_6183;
        ret_V_46_reg_6693_pp0_iter2_reg <= ret_V_46_reg_6693;
        st0_input_th_valid_reg_952_pp0_iter1_reg <= st0_input_th_valid_reg_952;
        st1_input_sw_sw_reg_928_pp0_iter1_reg <= st1_input_sw_sw_reg_928;
        st3_wb_node_V_reg_6163 <= ap_sig_allocacmp_st3_wb_node_V;
        usw_reg_905_pp0_iter1_reg <= usw_reg_905;
        uwa_node_V_1_reg_6168 <= ap_sig_allocacmp_uwa_node_V_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_usw_phi_fu_908_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (p_load_load_fu_1470_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1023_3_reg_6239 <= icmp_ln1023_3_fu_1610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        icmp_ln1023_4_reg_6615 <= icmp_ln1023_4_fu_2448_p2;
        idx_V_7_reg_6620 <= idx_V_7_fu_2454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        icmp_ln1023_4_reg_6615_pp0_iter1_reg <= icmp_ln1023_4_reg_6615;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln1023_5_reg_6626 <= icmp_ln1023_5_fu_2474_p2;
        icmp_ln1023_6_reg_6637 <= icmp_ln1023_6_fu_2491_p2;
        icmp_ln1023_7_reg_6648 <= icmp_ln1023_7_fu_2508_p2;
        idx_V_10_reg_6653 <= idx_V_10_fu_2514_p2;
        idx_V_8_reg_6631 <= idx_V_8_fu_2480_p2;
        idx_V_9_reg_6642 <= idx_V_9_fu_2497_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln1023_5_reg_6626_pp0_iter1_reg <= icmp_ln1023_5_reg_6626;
        icmp_ln1023_6_reg_6637_pp0_iter1_reg <= icmp_ln1023_6_reg_6637;
        icmp_ln1023_7_reg_6648_pp0_iter1_reg <= icmp_ln1023_7_reg_6648;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        icmp_ln1023_8_reg_6672 <= icmp_ln1023_8_fu_2603_p2;
        idx_V_11_reg_6677 <= idx_V_11_fu_2609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        icmp_ln1023_8_reg_6672_pp0_iter1_reg <= icmp_ln1023_8_reg_6672;
        st3_input_cva_V_reg_6659 <= cell_V_9_fu_422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln1023_9_reg_6935 <= icmp_ln1023_9_fu_3526_p2;
        ret_V_8_reg_6940 <= ret_V_8_fu_3539_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (p_load263_reg_6179 == 1'd0) & (st1_input_sw_sw_reg_928 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        idx_1_reg_6296 <= idx_1_fu_1800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1023_1_reg_6573 == 1'd0) & (icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        idx_V_4_reg_6609[7 : 2] <= idx_V_4_fu_2434_p2[7 : 2];
        mul_ln87_2_reg_6604 <= mul_ln87_2_fu_2422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1023_2_reg_6248 == 1'd0) & (p_load_reg_6183 == 1'd1) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        idx_V_5_reg_6313 <= idx_V_5_fu_1811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1023_3_reg_6239 == 1'd0) & (p_load_reg_6183 == 1'd0) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        idx_V_6_reg_6307 <= idx_V_6_fu_1806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (p_load263_reg_6179 == 1'd1) & (st1_input_sw_sw_reg_928 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        idx_reg_6457 <= idx_fu_2197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (icmp_ln1019_7_fu_1759_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lhs_2_load_reg_6286 <= ap_sig_allocacmp_lhs_2_load;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln1023_4_reg_6615 == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_ln117_reg_6890 <= mul_ln117_fu_3381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1023_6_reg_6637 == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_ln126_1_reg_6915 <= mul_ln126_1_fu_3495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1023_7_reg_6648 == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_ln126_2_reg_6920 <= mul_ln126_2_fu_3504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1023_8_reg_6672 == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_ln126_3_reg_6947 <= mul_ln126_3_fu_3634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1023_5_reg_6626 == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_ln126_reg_6910 <= mul_ln126_fu_3486_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1023_1_reg_6573 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_ln87_1_reg_6855 <= mul_ln87_1_fu_3241_p2;
        urem_ln87_3_reg_6870 <= grp_fu_2439_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1023_1_reg_6573_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_ln87_3_reg_6880 <= mul_ln87_3_fu_3354_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rem_i_i391_i_reg_6743 <= grp_fu_2139_p2;
        urem_ln115_reg_6733 <= grp_fu_2068_p2;
        urem_ln116_reg_6738 <= grp_fu_2074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rem_i_i436_i_reg_6728 <= grp_fu_1993_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1023_10_reg_7180 == 1'd0))) begin
        ret_V_11_reg_7297 <= ret_V_11_fu_4892_p2;
        ret_V_12_reg_7310 <= ret_V_12_fu_4913_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1023_11_reg_7185 == 1'd0))) begin
        ret_V_14_reg_7317 <= ret_V_14_fu_4956_p2;
        ret_V_15_reg_7324 <= ret_V_15_fu_4970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1023_12_reg_7263 == 1'd0))) begin
        ret_V_17_reg_7377 <= ret_V_17_fu_5291_p2;
        ret_V_18_reg_7384 <= ret_V_18_fu_5303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln1023_13_reg_7268 == 1'd0))) begin
        ret_V_20_reg_7391 <= ret_V_20_fu_5345_p2;
        ret_V_21_reg_7398 <= ret_V_21_fu_5358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1023_16_reg_7143 == 1'd0))) begin
        ret_V_34_reg_7206 <= ret_V_34_fu_4595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1023_17_reg_7175 == 1'd0))) begin
        ret_V_38_reg_7273 <= ret_V_38_fu_4809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1023_18_reg_7224 == 1'd0))) begin
        ret_V_42_reg_7370 <= ret_V_42_fu_5134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_44_reg_6688 <= grp_fu_1830_p2;
        ret_V_46_reg_6693 <= grp_fu_1836_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ret_V_49_reg_7348 <= grp_fu_3077_p2;
        sext_ln1496_3_reg_7291 <= sext_ln1496_3_fu_4879_p1;
        sext_ln1496_6_reg_7304 <= sext_ln1496_6_fu_4901_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1023_9_reg_6935 == 1'd0))) begin
        ret_V_7_reg_7089 <= ret_V_7_fu_4098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reuse_select_reg_6273 <= reuse_select_fu_1711_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (p_load263_reg_6179 == 1'd0) & (st1_input_sw_sw_reg_928 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        shl_ln100_1_reg_6349 <= shl_ln100_1_fu_1928_p2;
        shl_ln100_reg_6344 <= shl_ln100_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1023_2_reg_6248 == 1'd0) & (p_load_reg_6183 == 1'd1) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shl_ln83_1_reg_6468 <= shl_ln83_1_fu_2215_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1023_2_reg_6248 == 1'd0) & (p_load_reg_6183 == 1'd1) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shl_ln83_reg_6426 <= shl_ln83_fu_2122_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (p_load263_reg_6179 == 1'd1) & (st1_input_sw_sw_reg_928 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        shl_ln91_1_reg_6525 <= shl_ln91_1_fu_2305_p2;
        tmp_s_reg_6520 <= {{mul_ln91_fu_2280_p2[16:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (p_load263_reg_6179_pp0_iter1_reg == 1'd1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st1_input_sw_sw_reg_928_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shl_ln91_reg_6764 <= shl_ln91_fu_2897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln1023_3_reg_6239 == 1'd0) & (p_load_reg_6183 == 1'd0) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        shl_ln95_1_reg_6463 <= shl_ln95_1_fu_2206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln1023_3_reg_6239 == 1'd0) & (p_load_reg_6183 == 1'd0) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        shl_ln95_reg_6421 <= shl_ln95_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        srem_ln1514_10_reg_6779 <= grp_fu_2238_p2;
        srem_ln1514_11_reg_6784 <= grp_fu_2252_p2;
        srem_ln1514_12_reg_6789 <= grp_fu_2266_p2;
        tmp_16_reg_6769 <= {{mul_ln115_fu_2906_p2[16:11]}};
        tmp_17_reg_6774 <= {{mul_ln116_fu_2925_p2[16:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        srem_ln1514_13_reg_6810 <= grp_fu_2325_p2;
        srem_ln1514_14_reg_6815 <= grp_fu_2339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st0_input_th_idx_V_reg_6173 <= grp_load_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (reuse_select_fu_1711_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        st0_m_cell_a_V_addr_reg_6277 <= zext_ln541_1_reg_6191;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        st0_m_cell_a_V_load_1_reg_6447 <= st0_m_cell_a_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1019_fu_1857_p2 == 1'd1) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st0_m_cell_b_V_addr_reg_6328 <= zext_ln541_1_reg_6191;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        st0_m_cell_b_V_load_1_reg_6515 <= st0_m_cell_b_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_fu_1473_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st0_m_th_valid_addr_reg_6200 <= zext_ln541_1_fu_1485_p1;
        zext_ln541_1_reg_6191[7 : 0] <= zext_ln541_1_fu_1485_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st0_m_th_valid_load_1_reg_6394 <= st0_m_th_valid_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        st1_m_th_idx_offset_load_2_reg_6354 <= st1_m_th_idx_offset_q0;
        st3_m_th_idx_offset_load_2_reg_6379 <= st3_m_th_idx_offset_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_42_reg_6497_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1019_8_reg_7024 == 1'd0) & (icmp_ln1023_14_reg_7019 == 1'd0))) begin
        sub_ln1513_11_reg_7154 <= sub_ln1513_11_fu_4326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_reg_6503_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1019_9_reg_7041 == 1'd0) & (icmp_ln1023_15_reg_7036 == 1'd0))) begin
        sub_ln1513_13_reg_7159 <= sub_ln1513_13_fu_4353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_6957 == 1'd1) & (icmp_ln1023_9_reg_6935 == 1'd0))) begin
        sub_ln1513_1_reg_7003 <= sub_ln1513_1_fu_3837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sw_c_reg_6683 <= sw_c_fu_2650_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1023_10_reg_7180 == 1'd0))) begin
        tmp_11_reg_7240 <= {{mul_ln1513_1_fu_4632_p2[16:12]}};
        tmp_9_reg_7234 <= st3_input_cvb_V_reg_6748_pp0_iter2_reg[32'd7];
        trunc_ln1513_1_reg_7229 <= trunc_ln1513_1_fu_4638_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1023_11_reg_7185 == 1'd0))) begin
        tmp_12_reg_7251 <= st3_input_cvb_V_4_reg_6756_pp0_iter2_reg[32'd7];
        tmp_14_reg_7257 <= {{mul_ln1513_2_fu_4662_p2[16:12]}};
        trunc_ln1513_2_reg_7246 <= trunc_ln1513_2_fu_4668_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1023_2_reg_6248 == 1'd0) & (p_load_reg_6183 == 1'd1) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_23_reg_6366 <= {{mul_ln83_fu_1961_p2[16:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln1023_3_reg_6239 == 1'd0) & (p_load_reg_6183 == 1'd0) & (usw_reg_905 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_24_reg_6360 <= {{mul_ln95_fu_1937_p2[16:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1023_12_reg_7263 == 1'd0))) begin
        tmp_30_reg_7336 <= st3_input_cvb_V_5_reg_6794_pp0_iter2_reg[32'd7];
        tmp_32_reg_7342 <= {{mul_ln1513_3_fu_4979_p2[16:12]}};
        trunc_ln1513_3_reg_7331 <= trunc_ln1513_3_fu_4985_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln1023_13_reg_7268 == 1'd0))) begin
        tmp_33_reg_7358 <= st3_input_cvb_V_6_reg_6802_pp0_iter2_reg[32'd7];
        tmp_35_reg_7364 <= {{mul_ln1513_4_fu_5009_p2[16:12]}};
        trunc_ln1513_4_reg_7353 <= trunc_ln1513_4_fu_5015_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1019_8_reg_7024 == 1'd0) & (icmp_ln1023_14_reg_7019 == 1'd0))) begin
        tmp_44_reg_7126 <= {{mul_ln1513_5_fu_4169_p2[16:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1019_9_reg_7041 == 1'd0) & (icmp_ln1023_15_reg_7036 == 1'd0))) begin
        tmp_47_reg_7137 <= {{mul_ln1513_6_fu_4192_p2[16:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1023_16_reg_7143 == 1'd0) & (icmp_ln1019_10_reg_7053 == 1'd0))) begin
        tmp_50_reg_7169 <= {{mul_ln1513_7_fu_4362_p2[16:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1023_17_reg_7175 == 1'd0) & (icmp_ln1019_11_reg_7065 == 1'd0))) begin
        tmp_53_reg_7218 <= {{mul_ln1513_8_fu_4604_p2[16:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1023_18_reg_7224 == 1'd0) & (icmp_ln1019_12_reg_7077 == 1'd0))) begin
        tmp_56_reg_7285 <= {{mul_ln1513_9_fu_4817_p2[16:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln1023_9_reg_6935 == 1'd0))) begin
        tmp_6_reg_6957 <= st3_input_cva_V_reg_6659[32'd7];
        tmp_8_reg_6963 <= {{mul_ln1513_fu_3643_p2[16:12]}};
        trunc_ln1513_reg_6952 <= trunc_ln1513_fu_3649_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        trunc_ln115_reg_6830 <= trunc_ln115_fu_3042_p1;
        trunc_ln116_reg_6835 <= trunc_ln116_fu_3063_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_42_reg_6497_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1019_8_reg_7024 == 1'd0) & (icmp_ln1023_14_reg_7019 == 1'd0))) begin
        trunc_ln1513_5_reg_7121 <= trunc_ln1513_5_fu_4175_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_45_reg_6503_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln1019_9_reg_7041 == 1'd0) & (icmp_ln1023_15_reg_7036 == 1'd0))) begin
        trunc_ln1513_6_reg_7132 <= trunc_ln1513_6_fu_4198_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_48_reg_6509_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln1023_16_reg_7143 == 1'd0) & (icmp_ln1019_10_reg_7053 == 1'd0))) begin
        trunc_ln1513_7_reg_7164 <= trunc_ln1513_7_fu_4368_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_51_reg_6546_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln1023_17_reg_7175 == 1'd0) & (icmp_ln1019_11_reg_7065 == 1'd0))) begin
        trunc_ln1513_8_reg_7213 <= trunc_ln1513_8_fu_4610_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_54_reg_6552_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln27_reg_6187_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln1023_18_reg_7224 == 1'd0) & (icmp_ln1019_12_reg_7077 == 1'd0))) begin
        trunc_ln1513_9_reg_7280 <= trunc_ln1513_9_fu_4823_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        urem_ln126_2_reg_6905 <= grp_fu_2519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        urem_ln87_1_reg_6850 <= grp_fu_2407_p2;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd1) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter1_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 = 1'd1;
        end else if ((1'b1 == ap_condition_4357)) begin
            ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 = st0_m_th_valid_load_1_reg_6394;
        end else begin
            ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 = 1'd1;
        end
    end else begin
        ap_phi_mux_st0_input_th_valid_phi_fu_955_p4 = 1'd1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_st1_input_sw_sw_phi_fu_932_p4 = 1'd0;
        end else if ((1'b1 == ap_condition_4357)) begin
            ap_phi_mux_st1_input_sw_sw_phi_fu_932_p4 = st9_sw_sw_reg_940;
        end else begin
            ap_phi_mux_st1_input_sw_sw_phi_fu_932_p4 = st1_input_sw_sw_reg_928;
        end
    end else begin
        ap_phi_mux_st1_input_sw_sw_phi_fu_932_p4 = st1_input_sw_sw_reg_928;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_usw_phi_fu_908_p4 = 1'd0;
        end else if ((1'b1 == ap_condition_4357)) begin
            ap_phi_mux_usw_phi_fu_908_p4 = st2_input_sw_sw_reg_916;
        end else begin
            ap_phi_mux_usw_phi_fu_908_p4 = usw_reg_905;
        end
    end else begin
        ap_phi_mux_usw_phi_fu_908_p4 = usw_reg_905;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_counter_1 = 24'd0;
    end else begin
        ap_sig_allocacmp_counter_1 = counter_fu_146;
    end
end

always @ (*) begin
    if (((icmp_ln1019_7_reg_6282 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st0_input_th_valid_reg_952_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_lhs_2_load = trunc_ln28_1_fu_2807_p1;
    end else begin
        ap_sig_allocacmp_lhs_2_load = lhs_2_fu_366;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_lhs_3_load = st1_m_fifo_a_m_rear_V_7_reload;
        end else if ((1'b1 == ap_condition_4362)) begin
            ap_sig_allocacmp_lhs_3_load = sext_ln16_fu_2708_p1;
        end else begin
            ap_sig_allocacmp_lhs_3_load = lhs_3_fu_370;
        end
    end else begin
        ap_sig_allocacmp_lhs_3_load = lhs_3_fu_370;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_lhs_4_load = 8'd0;
        end else if ((1'b1 == ap_condition_4366)) begin
            ap_sig_allocacmp_lhs_4_load = st1_m_fifo_a_m_front_V_1_fu_2752_p3;
        end else begin
            ap_sig_allocacmp_lhs_4_load = lhs_4_fu_474;
        end
    end else begin
        ap_sig_allocacmp_lhs_4_load = lhs_4_fu_474;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_sig_allocacmp_lhs_load = st1_m_fifo_b_m_rear_V_7_reload;
        end else if ((1'b1 == ap_condition_4371)) begin
            ap_sig_allocacmp_lhs_load = sext_ln16_2_fu_2732_p1;
        end else begin
            ap_sig_allocacmp_lhs_load = lhs_fu_362;
        end
    end else begin
        ap_sig_allocacmp_lhs_load = lhs_fu_362;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_p_load = 1'd1;
    end else begin
        ap_sig_allocacmp_p_load = empty_95_fu_454;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_p_load263 = 1'd1;
    end else begin
        ap_sig_allocacmp_p_load263 = empty_fu_398;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st0_input_th_idx_V = 8'd0;
    end else begin
        ap_sig_allocacmp_st0_input_th_idx_V = st0_th_idx_V_fu_354;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st1_m_fifo_a_m_size_V = st1_m_fifo_a_m_size_V_reload;
    end else begin
        ap_sig_allocacmp_st1_m_fifo_a_m_size_V = st1_m_fifo_a_m_size_V_3_fu_478;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st1_m_fifo_b_m_size_V = st1_m_fifo_b_m_size_V_reload;
    end else begin
        ap_sig_allocacmp_st1_m_fifo_b_m_size_V = st1_m_fifo_b_m_size_V_1_fu_470;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st2_input_wa_node_V = 8'd255;
    end else begin
        ap_sig_allocacmp_st2_input_wa_node_V = st2_wa_node_V_fu_410;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st2_input_wa_th_idx_V = 3'd0;
    end else begin
        ap_sig_allocacmp_st2_input_wa_th_idx_V = st2_wa_th_idx_V_fu_402;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st2_wb_node_V_1_load = 8'd255;
    end else begin
        ap_sig_allocacmp_st2_wb_node_V_1_load = st2_wb_node_V_1_fu_450;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st2_wb_node_V_load = 8'd255;
    end else begin
        ap_sig_allocacmp_st2_wb_node_V_load = st2_wb_node_V_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st2_wb_th_idx_V_1_load = 3'd0;
    end else begin
        ap_sig_allocacmp_st2_wb_th_idx_V_1_load = st2_wb_th_idx_V_1_fu_442;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st2_wb_th_idx_V_load = 3'd0;
    end else begin
        ap_sig_allocacmp_st2_wb_th_idx_V_load = st2_wb_th_idx_V_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st2_wb_th_idx_V_load_1 = 3'd0;
    end else begin
        ap_sig_allocacmp_st2_wb_th_idx_V_load_1 = st2_wb_th_idx_V_fu_206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_st3_wb_node_V = 8'd255;
    end else begin
        ap_sig_allocacmp_st3_wb_node_V = uwb_node_V_1_fu_226;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_uwa_node_V_1 = 8'd255;
    end else begin
        ap_sig_allocacmp_uwa_node_V_1 = uwa_node_V_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_uwa_th_idx_V_load = 3'd0;
    end else begin
        ap_sig_allocacmp_uwa_th_idx_V_load = uwa_th_idx_V_fu_230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_uwb_th_idx_V_load = 3'd0;
    end else begin
        ap_sig_allocacmp_uwb_th_idx_V_load = uwb_th_idx_V_fu_218;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            c2n_address0 = zext_ln116_1_fu_3002_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            c2n_address0 = zext_ln91_1_fu_2965_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            c2n_address0 = zext_ln100_1_fu_2816_p1;
        end else begin
            c2n_address0 = 'bx;
        end
    end else begin
        c2n_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        c2n_ce0 = 1'b1;
    end else begin
        c2n_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        c2n_ce1 = 1'b1;
    end else begin
        c2n_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            c2n_d0 = shl_ln91_reg_6764;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            c2n_d0 = shl_ln100_reg_6344;
        end else begin
            c2n_d0 = 'bx;
        end
    end else begin
        c2n_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4378)) begin
        if ((1'b1 == ap_condition_4384)) begin
            c2n_we0 = zext_ln91_5_fu_2970_p1;
        end else if ((1'b1 == ap_condition_4380)) begin
            c2n_we0 = zext_ln100_5_fu_2821_p1;
        end else begin
            c2n_we0 = 100'd0;
        end
    end else begin
        c2n_we0 = 100'd0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_4403)) begin
            grp_load_fu_976_p1 = st0_th_idx_V_fu_354;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_load_fu_976_p1 = ap_sig_allocacmp_st0_input_th_idx_V;
        end else begin
            grp_load_fu_976_p1 = 'bx;
        end
    end else begin
        grp_load_fu_976_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_4408)) begin
            grp_load_fu_979_p1 = st1_m_fifo_b_m_size_V_1_fu_470;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_load_fu_979_p1 = ap_sig_allocacmp_st1_m_fifo_b_m_size_V;
        end else begin
            grp_load_fu_979_p1 = 'bx;
        end
    end else begin
        grp_load_fu_979_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_4413)) begin
            grp_load_fu_982_p1 = st1_m_fifo_a_m_size_V_3_fu_478;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_load_fu_982_p1 = ap_sig_allocacmp_st1_m_fifo_a_m_size_V;
        end else begin
            grp_load_fu_982_p1 = 'bx;
        end
    end else begin
        grp_load_fu_982_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            n2c_address0 = zext_ln126_5_fu_3510_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            n2c_address0 = zext_ln126_3_fu_3392_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            n2c_address0 = zext_ln117_1_fu_3263_p1;
        end else if ((1'b1 == ap_condition_4427)) begin
            n2c_address0 = zext_ln83_1_fu_2834_p1;
        end else if ((1'b1 == ap_condition_4420)) begin
            n2c_address0 = zext_ln95_1_fu_2825_p1;
        end else begin
            n2c_address0 = 'bx;
        end
    end else begin
        n2c_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            n2c_address1 = zext_ln126_7_fu_3514_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            n2c_address1 = zext_ln126_1_fu_3387_p1;
        end else begin
            n2c_address1 = 'bx;
        end
    end else begin
        n2c_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1023_2_reg_6248_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (usw_reg_905_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1023_3_reg_6239_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (usw_reg_905_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        n2c_ce0 = 1'b1;
    end else begin
        n2c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        n2c_ce1 = 1'b1;
    end else begin
        n2c_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4435)) begin
        if (((icmp_ln1023_2_reg_6248_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd1))) begin
            n2c_d0 = shl_ln83_reg_6426;
        end else if (((icmp_ln1023_3_reg_6239_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd0))) begin
            n2c_d0 = shl_ln95_reg_6421;
        end else begin
            n2c_d0 = 'bx;
        end
    end else begin
        n2c_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4441)) begin
        if (((icmp_ln1023_2_reg_6248_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd1))) begin
            n2c_we0 = zext_ln83_5_fu_2839_p1;
        end else if (((icmp_ln1023_3_reg_6239_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd0))) begin
            n2c_we0 = zext_ln95_5_fu_2830_p1;
        end else begin
            n2c_we0 = 100'd0;
        end
    end else begin
        n2c_we0 = 100'd0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            n_address0 = zext_ln87_7_fu_3360_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            n_address0 = zext_ln87_5_fu_3251_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            n_address0 = zext_ln87_1_fu_3115_p1;
        end else begin
            n_address0 = 'bx;
        end
    end else begin
        n_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            n_address1 = zext_ln87_3_fu_3247_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            n_address1 = zext_ln70_1_fu_3110_p1;
        end else begin
            n_address1 = 'bx;
        end
    end else begin
        n_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        n_ce0 = 1'b1;
    end else begin
        n_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        n_ce1 = 1'b1;
    end else begin
        n_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st0_m_cell_a_V_address0 = zext_ln541_reg_6333;
    end else if ((((icmp_ln1019_fu_1857_p2 == 1'd1) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1019_fu_1857_p2 == 1'd0) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        st0_m_cell_a_V_address0 = st0_m_cell_a_V_addr_reg_6277;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        st0_m_cell_a_V_address0 = zext_ln541_1_reg_6191;
    end else begin
        st0_m_cell_a_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln1019_fu_1857_p2 == 1'd1) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln1019_fu_1857_p2 == 1'd0) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        st0_m_cell_a_V_ce0 = 1'b1;
    end else begin
        st0_m_cell_a_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4456)) begin
        if ((icmp_ln1019_fu_1857_p2 == 1'd1)) begin
            st0_m_cell_a_V_d0 = 8'd0;
        end else if ((icmp_ln1019_fu_1857_p2 == 1'd0)) begin
            st0_m_cell_a_V_d0 = add_ln840_1_fu_1863_p2;
        end else begin
            st0_m_cell_a_V_d0 = 'bx;
        end
    end else begin
        st0_m_cell_a_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1019_fu_1857_p2 == 1'd1) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln1019_fu_1857_p2 == 1'd0) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        st0_m_cell_a_V_we0 = 1'b1;
    end else begin
        st0_m_cell_a_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            st0_m_cell_b_V_address0 = zext_ln541_reg_6333;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            st0_m_cell_b_V_address0 = st0_m_cell_b_V_addr_reg_6328;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            st0_m_cell_b_V_address0 = zext_ln541_1_reg_6191;
        end else begin
            st0_m_cell_b_V_address0 = 'bx;
        end
    end else begin
        st0_m_cell_b_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        st0_m_cell_b_V_ce0 = 1'b1;
    end else begin
        st0_m_cell_b_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1019_reg_6324 == 1'd1) & (icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        st0_m_cell_b_V_we0 = 1'b1;
    end else begin
        st0_m_cell_b_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            st0_m_th_valid_address0 = zext_ln541_fu_1870_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st0_m_th_valid_address0 = st0_m_th_valid_addr_reg_6200;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st0_m_th_valid_address0 = zext_ln541_1_fu_1485_p1;
        end else begin
            st0_m_th_valid_address0 = 'bx;
        end
    end else begin
        st0_m_th_valid_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st0_m_th_valid_ce0 = 1'b1;
    end else begin
        st0_m_th_valid_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        st0_m_th_valid_we0 = 1'b1;
    end else begin
        st0_m_th_valid_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st1_m_fifo_a_m_arr_cell_V_address0 = zext_ln541_4_fu_2795_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st1_m_fifo_a_m_arr_cell_V_address0 = zext_ln541_2_fu_2712_p1;
        end else begin
            st1_m_fifo_a_m_arr_cell_V_address0 = 'bx;
        end
    end else begin
        st1_m_fifo_a_m_arr_cell_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st1_m_fifo_a_m_arr_cell_V_ce0 = 1'b1;
    end else begin
        st1_m_fifo_a_m_arr_cell_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_4_reg_6205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_a_m_arr_cell_V_we0 = 1'b1;
    end else begin
        st1_m_fifo_a_m_arr_cell_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st1_m_fifo_a_m_arr_node_V_address0 = zext_ln541_4_fu_2795_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st1_m_fifo_a_m_arr_node_V_address0 = zext_ln541_2_fu_2712_p1;
        end else begin
            st1_m_fifo_a_m_arr_node_V_address0 = 'bx;
        end
    end else begin
        st1_m_fifo_a_m_arr_node_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st1_m_fifo_a_m_arr_node_V_ce0 = 1'b1;
    end else begin
        st1_m_fifo_a_m_arr_node_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_4_reg_6205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_a_m_arr_node_V_we0 = 1'b1;
    end else begin
        st1_m_fifo_a_m_arr_node_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st1_m_fifo_a_m_arr_th_idx_V_address0 = zext_ln541_4_fu_2795_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st1_m_fifo_a_m_arr_th_idx_V_address0 = zext_ln541_2_fu_2712_p1;
        end else begin
            st1_m_fifo_a_m_arr_th_idx_V_address0 = 'bx;
        end
    end else begin
        st1_m_fifo_a_m_arr_th_idx_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st1_m_fifo_a_m_arr_th_idx_V_ce0 = 1'b1;
    end else begin
        st1_m_fifo_a_m_arr_th_idx_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_4_reg_6205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_a_m_arr_th_idx_V_we0 = 1'b1;
    end else begin
        st1_m_fifo_a_m_arr_th_idx_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st1_m_fifo_b_m_arr_cell_V_address0 = zext_ln541_5_fu_2801_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st1_m_fifo_b_m_arr_cell_V_address0 = zext_ln541_3_fu_2736_p1;
        end else begin
            st1_m_fifo_b_m_arr_cell_V_address0 = 'bx;
        end
    end else begin
        st1_m_fifo_b_m_arr_cell_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st1_m_fifo_b_m_arr_cell_V_ce0 = 1'b1;
    end else begin
        st1_m_fifo_b_m_arr_cell_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_5_reg_6214 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_b_m_arr_cell_V_we0 = 1'b1;
    end else begin
        st1_m_fifo_b_m_arr_cell_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st1_m_fifo_b_m_arr_node_V_address0 = zext_ln541_5_fu_2801_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st1_m_fifo_b_m_arr_node_V_address0 = zext_ln541_3_fu_2736_p1;
        end else begin
            st1_m_fifo_b_m_arr_node_V_address0 = 'bx;
        end
    end else begin
        st1_m_fifo_b_m_arr_node_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st1_m_fifo_b_m_arr_node_V_ce0 = 1'b1;
    end else begin
        st1_m_fifo_b_m_arr_node_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_5_reg_6214 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_b_m_arr_node_V_we0 = 1'b1;
    end else begin
        st1_m_fifo_b_m_arr_node_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st1_m_fifo_b_m_arr_th_idx_V_address0 = zext_ln541_5_fu_2801_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st1_m_fifo_b_m_arr_th_idx_V_address0 = zext_ln541_3_fu_2736_p1;
        end else begin
            st1_m_fifo_b_m_arr_th_idx_V_address0 = 'bx;
        end
    end else begin
        st1_m_fifo_b_m_arr_th_idx_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st1_m_fifo_b_m_arr_th_idx_V_ce0 = 1'b1;
    end else begin
        st1_m_fifo_b_m_arr_th_idx_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1019_5_reg_6214 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        st1_m_fifo_b_m_arr_th_idx_V_we0 = 1'b1;
    end else begin
        st1_m_fifo_b_m_arr_th_idx_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            st1_m_th_idx_offset_address0 = zext_ln541_6_fu_2053_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st1_m_th_idx_offset_address0 = zext_ln541_1_reg_6191;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            st1_m_th_idx_offset_address0 = zext_ln541_7_fu_1594_p1;
        end else begin
            st1_m_th_idx_offset_address0 = 'bx;
        end
    end else begin
        st1_m_th_idx_offset_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st1_m_th_idx_offset_ce0 = 1'b1;
    end else begin
        st1_m_th_idx_offset_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            st3_m_th_idx_offset_address0 = conv_i217_i_fu_1825_p1;
        end else if ((1'b1 == ap_condition_4472)) begin
            st3_m_th_idx_offset_address0 = zext_ln541_8_fu_1633_p1;
        end else if ((1'b1 == ap_condition_4465)) begin
            st3_m_th_idx_offset_address0 = zext_ln541_9_fu_1619_p1;
        end else begin
            st3_m_th_idx_offset_address0 = 'bx;
        end
    end else begin
        st3_m_th_idx_offset_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1023_2_fu_1624_p2 == 1'd0) & (ap_phi_mux_usw_phi_fu_908_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (p_load_load_fu_1470_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_usw_phi_fu_908_p4 == 1'd1) & (icmp_ln1023_3_fu_1610_p2 == 1'd0) & (icmp_ln27_fu_1473_p2 == 1'd0) & (p_load_load_fu_1470_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        st3_m_th_idx_offset_ce0 = 1'b1;
    end else begin
        st3_m_th_idx_offset_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage7))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abscond102_fu_5438_p2 = (($signed(ret_V_17_reg_7377) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond105_fu_5459_p2 = (($signed(ret_V_18_reg_7384) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond108_fu_5493_p2 = (($signed(ret_V_20_reg_7391) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond111_fu_5514_p2 = (($signed(ret_V_21_reg_7398) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond114_fu_4716_p2 = (($signed(ret_V_34_reg_7206) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond117_fu_4737_p2 = (($signed(ret_V_35_reg_7058) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond120_fu_5041_p2 = (($signed(ret_V_38_reg_7273) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond123_fu_5062_p2 = (($signed(ret_V_39_reg_7070) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond126_fu_5368_p2 = (($signed(ret_V_42_reg_7370) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond129_fu_5389_p2 = (($signed(ret_V_43_reg_7082) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond75_fu_4243_p2 = (($signed(ret_V_8_reg_6940) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond78_fu_5149_p2 = (($signed(ret_V_11_reg_7297) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond81_fu_5170_p2 = (($signed(ret_V_12_reg_7310) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond84_fu_4432_p2 = (($signed(ret_V_25_fu_4420_p2) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond87_fu_4455_p2 = (($signed(ret_V_26_reg_7029) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond90_fu_4507_p2 = (($signed(ret_V_30_fu_4495_p2) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond93_fu_4530_p2 = (($signed(ret_V_31_reg_7046) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond96_fu_5204_p2 = (($signed(ret_V_14_reg_7317) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond99_fu_5225_p2 = (($signed(ret_V_15_reg_7324) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign abscond_fu_4222_p2 = (($signed(ret_V_7_reg_7089) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign add_ln840_1_fu_1863_p2 = (st0_m_cell_a_V_q0 + 8'd1);

assign add_ln840_2_fu_1719_p2 = (st0_input_th_idx_V_reg_6173 + 8'd1);

assign add_ln840_fu_2038_p2 = (st0_m_cell_b_V_q0 + 8'd1);

assign addr_cmp_fu_1706_p2 = ((reuse_addr_reg_fu_138 == zext_ln541_1_reg_6191) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_4357 = ((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4362 = ((icmp_ln27_reg_6187 == 1'd0) & (icmp_ln1019_4_reg_6205 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1));
end

always @ (*) begin
    ap_condition_4366 = ((icmp_ln27_reg_6187 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1));
end

always @ (*) begin
    ap_condition_4371 = ((icmp_ln27_reg_6187 == 1'd0) & (icmp_ln1019_5_reg_6214 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (st0_input_th_valid_reg_952 == 1'd1));
end

always @ (*) begin
    ap_condition_4378 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (st1_input_sw_sw_reg_928_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_4380 = ((1'b0 == ap_block_pp0_stage1_11001) & (p_load263_reg_6179_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4384 = ((1'b0 == ap_block_pp0_stage4_11001) & (p_load263_reg_6179_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4391 = ((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4396 = ((ap_phi_mux_usw_phi_fu_908_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_4399 = ((ap_phi_mux_st1_input_sw_sw_phi_fu_932_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_4403 = ((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4408 = ((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4413 = ((icmp_ln27_reg_6187 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (st0_input_th_valid_reg_952 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_condition_4420 = ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1023_3_reg_6239_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd0) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (usw_reg_905_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4427 = ((1'b0 == ap_block_pp0_stage1) & (icmp_ln1023_2_reg_6248_pp0_iter1_reg == 1'd0) & (p_load_reg_6183_pp0_iter1_reg == 1'd1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (usw_reg_905_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4435 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (usw_reg_905_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4441 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln27_reg_6187_pp0_iter1_reg == 1'd0) & (usw_reg_905_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4446 = ((1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln1023_6_reg_6637 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_condition_4450 = ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln1023_8_reg_6672 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_condition_4456 = ((icmp_ln27_reg_6187 == 1'd0) & (reuse_select_reg_6273 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4465 = ((1'b0 == ap_block_pp0_stage0) & (ap_phi_mux_usw_phi_fu_908_p4 == 1'd1) & (icmp_ln1023_3_fu_1610_p2 == 1'd0) & (icmp_ln27_fu_1473_p2 == 1'd0) & (p_load_load_fu_1470_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4472 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln1023_2_fu_1624_p2 == 1'd0) & (ap_phi_mux_usw_phi_fu_908_p4 == 1'd1) & (icmp_ln27_fu_1473_p2 == 1'd0) & (p_load_load_fu_1470_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

assign c2n_address1 = zext_ln115_1_fu_2998_p1;

assign conv_i217_i_fu_1825_p1 = st2_th_idx_V_fu_174;

assign counter_2_fu_1479_p2 = (ap_sig_allocacmp_counter_1 + 24'd1);

assign cva_V_1_fu_3476_p3 = ((icmp_ln1023_4_reg_6615_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : cva_V_fu_3472_p1);

assign cva_V_fu_3472_p1 = lshr_ln117_fu_3466_p2[7:0];

assign cvb_V_1_fu_3586_p3 = ((icmp_ln1023_5_reg_6626_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : cvb_V_fu_3582_p1);

assign cvb_V_2_fu_3620_p1 = lshr_ln126_1_fu_3614_p2[7:0];

assign cvb_V_3_fu_3624_p3 = ((icmp_ln1023_6_reg_6637_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : cvb_V_2_fu_3620_p1);

assign cvb_V_4_fu_3707_p1 = lshr_ln126_2_fu_3701_p2[7:0];

assign cvb_V_5_fu_3711_p3 = ((icmp_ln1023_7_reg_6648_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : cvb_V_4_fu_3707_p1);

assign cvb_V_6_fu_3745_p1 = lshr_ln126_3_fu_3739_p2[7:0];

assign cvb_V_7_fu_3749_p3 = ((icmp_ln1023_8_reg_6672_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : cvb_V_6_fu_3745_p1);

assign cvb_V_fu_3582_p1 = lshr_ln126_fu_3576_p2[7:0];

assign dc_V_fu_2632_p2 = ($signed(sext_ln27_8_fu_2549_p1) + $signed(st6_dvbc_V_fu_322));

assign ds_V_fu_2644_p2 = ($signed(sext_ln27_9_fu_2553_p1) + $signed(st7_dvbs_V_fu_338));

assign dvac_V_4_fu_4265_p3 = ((icmp_ln1023_9_reg_6935[0:0] == 1'b1) ? 7'd0 : dvac_V_fu_4259_p2);

assign dvac_V_fu_4259_p2 = ($signed(sext_ln214_fu_4255_p1) + $signed(sext_ln1496_1_fu_4234_p1));

assign dvas_V_4_fu_4699_p3 = ((icmp_ln1023_14_reg_7019[0:0] == 1'b1) ? 7'd0 : dvas_V_reg_7190);

assign dvas_V_fu_4471_p2 = ($signed(sext_ln214_5_fu_4467_p1) + $signed(sext_ln1496_18_fu_4446_p1));

assign dvbc_V_10_fu_2626_p2 = (st5_input_dvbc_V_fu_290 + st5_input_dvbc_V_1_fu_294);

assign dvbc_V_1_fu_5192_p3 = ((icmp_ln1023_10_reg_7180[0:0] == 1'b1) ? 7'd0 : dvbc_V_fu_5186_p2);

assign dvbc_V_2_fu_5241_p2 = ($signed(sext_ln214_2_fu_5237_p1) + $signed(sext_ln1496_9_fu_5216_p1));

assign dvbc_V_3_fu_5247_p3 = ((icmp_ln1023_11_reg_7185[0:0] == 1'b1) ? 7'd0 : dvbc_V_2_fu_5241_p2);

assign dvbc_V_4_fu_5475_p2 = ($signed(sext_ln214_3_fu_5471_p1) + $signed(sext_ln1496_12_fu_5450_p1));

assign dvbc_V_5_fu_5481_p3 = ((icmp_ln1023_12_reg_7263[0:0] == 1'b1) ? 7'd0 : dvbc_V_4_fu_5475_p2);

assign dvbc_V_6_fu_5530_p2 = ($signed(sext_ln214_4_fu_5526_p1) + $signed(sext_ln1496_15_fu_5505_p1));

assign dvbc_V_7_fu_5536_p3 = ((icmp_ln1023_13_reg_7268[0:0] == 1'b1) ? 7'd0 : dvbc_V_6_fu_5530_p2);

assign dvbc_V_8_fu_3125_p2 = ($signed(sext_ln27_fu_3094_p1) + $signed(sext_ln27_1_fu_3098_p1));

assign dvbc_V_9_fu_3268_p2 = ($signed(sext_ln27_2_fu_3161_p1) + $signed(sext_ln27_3_fu_3165_p1));

assign dvbc_V_fu_5186_p2 = ($signed(sext_ln214_1_fu_5182_p1) + $signed(sext_ln1496_5_fu_5161_p1));

assign dvbs_V_10_fu_2638_p2 = (st6_input_dvbs_V_fu_326 + st6_input_dvbs_V_1_fu_330);

assign dvbs_V_1_fu_4705_p3 = ((icmp_ln1023_15_reg_7036[0:0] == 1'b1) ? 7'd0 : dvbs_V_reg_7201);

assign dvbs_V_2_fu_4753_p2 = ($signed(sext_ln214_7_fu_4749_p1) + $signed(sext_ln1496_26_fu_4728_p1));

assign dvbs_V_3_fu_4759_p3 = ((icmp_ln1023_16_reg_7143[0:0] == 1'b1) ? 7'd0 : dvbs_V_2_fu_4753_p2);

assign dvbs_V_4_fu_5078_p2 = ($signed(sext_ln214_8_fu_5074_p1) + $signed(sext_ln1496_29_fu_5053_p1));

assign dvbs_V_5_fu_5084_p3 = ((icmp_ln1023_17_reg_7175[0:0] == 1'b1) ? 7'd0 : dvbs_V_4_fu_5078_p2);

assign dvbs_V_6_fu_5405_p2 = ($signed(sext_ln214_9_fu_5401_p1) + $signed(sext_ln1496_32_fu_5380_p1));

assign dvbs_V_7_fu_5411_p3 = ((icmp_ln1023_18_reg_7224[0:0] == 1'b1) ? 7'd0 : dvbs_V_6_fu_5405_p2);

assign dvbs_V_8_fu_3009_p2 = ($signed(sext_ln27_4_fu_2990_p1) + $signed(sext_ln27_5_fu_2994_p1));

assign dvbs_V_9_fu_3131_p2 = ($signed(sext_ln27_6_fu_3102_p1) + $signed(sext_ln27_7_fu_3106_p1));

assign dvbs_V_fu_4546_p2 = ($signed(sext_ln214_6_fu_4542_p1) + $signed(sext_ln1496_22_fu_4521_p1));

assign empty_100_fu_3519_p1 = ret_V_44_reg_6688[4:0];

assign empty_101_fu_3795_p1 = mul117_fu_3789_p2[16:0];

assign empty_102_fu_4077_p3 = ((tmp_3_reg_6991[0:0] == 1'b1) ? tmp_4_fu_4067_p4 : tmp_5_reg_6997);

assign empty_103_fu_4227_p3 = ((abscond_fu_4222_p2[0:0] == 1'b1) ? ret_V_7_reg_7089 : neg_fu_4217_p2);

assign empty_104_fu_4248_p3 = ((abscond75_fu_4243_p2[0:0] == 1'b1) ? ret_V_8_reg_6940 : neg74_fu_4238_p2);

assign empty_105_fu_4104_p3 = ((tmp_3_reg_6991[0:0] == 1'b1) ? neg_ti123_fu_4083_p2 : tmp_5_reg_6997);

assign empty_106_fu_5154_p3 = ((abscond78_fu_5149_p2[0:0] == 1'b1) ? ret_V_11_reg_7297 : neg77_fu_5144_p2);

assign empty_107_fu_5175_p3 = ((abscond81_fu_5170_p2[0:0] == 1'b1) ? ret_V_12_reg_7310 : neg80_fu_5165_p2);

assign empty_108_fu_5209_p3 = ((abscond96_fu_5204_p2[0:0] == 1'b1) ? ret_V_14_reg_7317 : neg95_fu_5199_p2);

assign empty_109_fu_5230_p3 = ((abscond99_fu_5225_p2[0:0] == 1'b1) ? ret_V_15_reg_7324 : neg98_fu_5220_p2);

assign empty_110_fu_5443_p3 = ((abscond102_fu_5438_p2[0:0] == 1'b1) ? ret_V_17_reg_7377 : neg101_fu_5433_p2);

assign empty_111_fu_5464_p3 = ((abscond105_fu_5459_p2[0:0] == 1'b1) ? ret_V_18_reg_7384 : neg104_fu_5454_p2);

assign empty_112_fu_5498_p3 = ((abscond108_fu_5493_p2[0:0] == 1'b1) ? ret_V_20_reg_7391 : neg107_fu_5488_p2);

assign empty_113_fu_5519_p3 = ((abscond111_fu_5514_p2[0:0] == 1'b1) ? ret_V_21_reg_7398 : neg110_fu_5509_p2);

assign empty_114_fu_3852_p1 = mul69_fu_3846_p2[16:0];

assign empty_115_fu_4125_p3 = ((tmp_36_reg_6388_pp0_iter1_reg[0:0] == 1'b1) ? tmp_37_fu_4115_p4 : tmp_38_reg_7013);

assign empty_116_fu_4152_p1 = mul61_fu_4146_p2[16:0];

assign empty_117_fu_4287_p3 = ((tmp_39_reg_6441_pp0_iter1_reg[0:0] == 1'b1) ? tmp_40_fu_4277_p4 : tmp_41_reg_7115);

assign empty_118_fu_4438_p3 = ((abscond84_fu_4432_p2[0:0] == 1'b1) ? ret_V_25_fu_4420_p2 : neg83_fu_4426_p2);

assign empty_119_fu_4460_p3 = ((abscond87_fu_4455_p2[0:0] == 1'b1) ? ret_V_26_reg_7029 : neg86_fu_4450_p2);

assign empty_120_fu_4513_p3 = ((abscond90_fu_4507_p2[0:0] == 1'b1) ? ret_V_30_fu_4495_p2 : neg89_fu_4501_p2);

assign empty_121_fu_4535_p3 = ((abscond93_fu_4530_p2[0:0] == 1'b1) ? ret_V_31_reg_7046 : neg92_fu_4525_p2);

assign empty_122_fu_4721_p3 = ((abscond114_fu_4716_p2[0:0] == 1'b1) ? ret_V_34_reg_7206 : neg113_fu_4711_p2);

assign empty_123_fu_4742_p3 = ((abscond117_fu_4737_p2[0:0] == 1'b1) ? ret_V_35_reg_7058 : neg116_fu_4732_p2);

assign empty_124_fu_5046_p3 = ((abscond120_fu_5041_p2[0:0] == 1'b1) ? ret_V_38_reg_7273 : neg119_fu_5036_p2);

assign empty_125_fu_5067_p3 = ((abscond123_fu_5062_p2[0:0] == 1'b1) ? ret_V_39_reg_7070 : neg122_fu_5057_p2);

assign empty_126_fu_5373_p3 = ((abscond126_fu_5368_p2[0:0] == 1'b1) ? ret_V_42_reg_7370 : neg125_fu_5363_p2);

assign empty_127_fu_5394_p3 = ((abscond129_fu_5389_p2[0:0] == 1'b1) ? ret_V_43_reg_7082 : neg128_fu_5384_p2);

assign empty_97_fu_3765_p1 = mul125_fu_3759_p2[16:0];

assign empty_98_fu_4040_p3 = ((tmp_reg_6974[0:0] == 1'b1) ? tmp_1_fu_4030_p4 : tmp_2_reg_6980);

assign empty_99_fu_4052_p3 = ((tmp_reg_6974[0:0] == 1'b1) ? neg_ti131_fu_4046_p2 : tmp_2_reg_6980);

assign grp_fu_1509_p0 = ($signed(sext_ln1495_fu_1499_p1) + $signed(9'd1));

assign grp_fu_1509_p1 = 9'd10;

assign grp_fu_1550_p0 = ($signed(sext_ln1495_2_fu_1540_p1) + $signed(9'd1));

assign grp_fu_1550_p1 = 9'd10;

assign grp_fu_1585_p0 = ($signed(sext_ln1495_3_fu_1575_p1) + $signed(9'd1));

assign grp_fu_1585_p1 = 9'd10;

assign grp_fu_1778_p0 = ($signed(sext_ln1495_4_fu_1768_p1) + $signed(9'd1));

assign grp_fu_1778_p1 = 9'd10;

assign grp_fu_1830_p1 = 8'd10;

assign grp_fu_1836_p1 = 8'd10;

assign grp_fu_1905_p1 = 8'd6;

assign grp_fu_1953_p1 = 8'd6;

assign grp_fu_1977_p1 = 8'd6;

assign grp_fu_1993_p1 = 8'd10;

assign grp_fu_2068_p0 = (st1_m_th_idx_offset_load_2_reg_6354 + st0_cell_a_V_fu_150);

assign grp_fu_2068_p1 = 8'd6;

assign grp_fu_2074_p0 = (st1_m_th_idx_offset_load_2_reg_6354 + st0_cell_b_V_fu_154);

assign grp_fu_2074_p1 = 8'd6;

assign grp_fu_2139_p1 = 8'd10;

assign grp_fu_2238_p1 = 8'd10;

assign grp_fu_2252_p1 = 8'd10;

assign grp_fu_2266_p1 = 8'd10;

assign grp_fu_2296_p1 = 8'd6;

assign grp_fu_2325_p1 = 8'd10;

assign grp_fu_2339_p1 = 8'd10;

assign grp_fu_2407_p0 = (idx_V_1_fu_2379_p2 | 8'd1);

assign grp_fu_2439_p0 = (idx_V_1_reg_6581 | 8'd3);

assign grp_fu_2459_p0 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_va_V_fu_186);

assign grp_fu_2459_p1 = 8'd6;

assign grp_fu_2485_p0 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_fu_190);

assign grp_fu_2485_p1 = 8'd6;

assign grp_fu_2502_p0 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_1_fu_194);

assign grp_fu_2502_p1 = 8'd6;

assign grp_fu_2519_p0 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_2_fu_198);

assign grp_fu_2519_p1 = 8'd6;

assign grp_fu_2614_p0 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_3_fu_202);

assign grp_fu_2614_p1 = 8'd6;

assign grp_fu_2620_p1 = 8'd10;

assign grp_fu_3067_p1 = 8'd10;

assign grp_fu_3072_p1 = 8'd10;

assign grp_fu_3077_p1 = 8'd10;

assign grp_fu_3120_p1 = 8'd10;

assign i2_1_fu_4482_p3 = ((icmp_ln1019_9_reg_7041[0:0] == 1'b1) ? ia_V_2_reg_7101 : select_ln1513_13_fu_4477_p3);

assign i2_2_fu_4585_p3 = ((icmp_ln1019_10_reg_7053[0:0] == 1'b1) ? ia_V_2_reg_7101 : select_ln1513_15_fu_4579_p3);

assign i2_3_fu_4799_p3 = ((icmp_ln1019_11_reg_7065[0:0] == 1'b1) ? ia_V_2_reg_7101 : select_ln1513_17_fu_4793_p3);

assign i2_4_fu_5124_p3 = ((icmp_ln1019_12_reg_7077[0:0] == 1'b1) ? ia_V_2_reg_7101 : select_ln1513_19_fu_5118_p3);

assign i2_fu_4410_p3 = ((icmp_ln1019_8_reg_7024[0:0] == 1'b1) ? ia_V_reg_7148 : select_ln1513_11_fu_4405_p3);

assign ia_V_2_cast_fu_4402_p1 = ia_V_2_reg_7101;

assign ia_V_2_fu_4137_p3 = ((tmp_36_reg_6388_pp0_iter1_reg[0:0] == 1'b1) ? neg_ti75_fu_4131_p2 : tmp_38_reg_7013);

assign ia_V_fu_4299_p3 = ((tmp_39_reg_6441_pp0_iter1_reg[0:0] == 1'b1) ? neg_ti67_fu_4293_p2 : tmp_41_reg_7115);

assign icmp_ln1019_10_fu_3940_p2 = ((cell_V_load_reg_6431_pp0_iter1_reg == cell_V_4_load_reg_6489_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln1019_11_fu_3965_p2 = ((cell_V_load_reg_6431_pp0_iter1_reg == cell_V_5_load_reg_6530_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln1019_12_fu_3990_p2 = ((cell_V_load_reg_6431_pp0_iter1_reg == cell_V_6_load_reg_6538_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln1019_2_fu_2032_p2 = ((st0_m_cell_b_V_q0 == 8'd99) ? 1'b1 : 1'b0);

assign icmp_ln1019_3_fu_1724_p2 = ((add_ln840_2_fu_1719_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln1019_4_fu_1490_p2 = ((grp_load_fu_982_p1 == 8'd10) ? 1'b1 : 1'b0);

assign icmp_ln1019_5_fu_1531_p2 = ((grp_load_fu_979_p1 == 8'd10) ? 1'b1 : 1'b0);

assign icmp_ln1019_6_fu_2557_p2 = ((grp_load_fu_982_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_7_fu_1759_p2 = ((grp_load_fu_979_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_8_fu_3881_p2 = ((cell_V_1_load_reg_6372_pp0_iter1_reg == cell_V_2_load_reg_6473_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln1019_9_fu_3911_p2 = ((cell_V_load_reg_6431_pp0_iter1_reg == cell_V_3_load_reg_6481_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1857_p2 = ((st0_m_cell_a_V_q0 == 8'd99) ? 1'b1 : 1'b0);

assign icmp_ln1023_10_fu_4392_p2 = ((st3_input_cvb_V_reg_6748 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_11_fu_4397_p2 = ((st3_input_cvb_V_4_reg_6756 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_12_fu_4689_p2 = ((st3_input_cvb_V_5_reg_6794 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_13_fu_4694_p2 = ((st3_input_cvb_V_6_reg_6802 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_14_fu_3876_p2 = ((cell_V_2_load_reg_6473_pp0_iter1_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_15_fu_3906_p2 = ((cell_V_3_load_reg_6481_pp0_iter1_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_16_fu_4212_p2 = ((cell_V_4_load_reg_6489_pp0_iter1_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_17_fu_4382_p2 = ((cell_V_5_load_reg_6530_pp0_iter1_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_18_fu_4624_p2 = ((cell_V_6_load_reg_6538_pp0_iter1_reg == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_1_fu_2373_p2 = ((st1_node_b_V_fu_170 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_2_fu_1624_p2 = ((ap_sig_allocacmp_uwa_node_V_1 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_3_fu_1610_p2 = ((ap_sig_allocacmp_st3_wb_node_V == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_4_fu_2448_p2 = ((st2_input_va_V_fu_186 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_5_fu_2474_p2 = ((st2_input_vb_V_fu_190 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_6_fu_2491_p2 = ((st2_input_vb_V_1_fu_194 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_7_fu_2508_p2 = ((st2_input_vb_V_2_fu_198 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_8_fu_2603_p2 = ((st2_input_vb_V_3_fu_202 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_9_fu_3526_p2 = ((st3_input_cva_V_reg_6659 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_2345_p2 = ((st1_node_a_V_fu_166 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_1473_p2 = ((ap_sig_allocacmp_counter_1 == 24'd10000000) ? 1'b1 : 1'b0);

assign idx_1_fu_1800_p2 = (st1_m_th_idx_offset_q0 + st2_wb_cell_V_fu_210);

assign idx_V_10_fu_2514_p2 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_2_fu_198);

assign idx_V_11_fu_2609_p2 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_3_fu_202);

assign idx_V_1_fu_2379_p2 = st1_node_b_V_fu_170 << 8'd2;

assign idx_V_2_fu_2401_p2 = (idx_V_1_fu_2379_p2 | 8'd1);

assign idx_V_3_fu_2413_p2 = (idx_V_1_reg_6581 | 8'd2);

assign idx_V_4_fu_2434_p2 = (idx_V_1_reg_6581 | 8'd3);

assign idx_V_5_fu_1811_p2 = (st3_m_th_idx_offset_q0 + uwa_node_V_1_reg_6168);

assign idx_V_6_fu_1806_p2 = (st3_m_th_idx_offset_q0 + st3_wb_node_V_reg_6163);

assign idx_V_7_fu_2454_p2 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_va_V_fu_186);

assign idx_V_8_fu_2480_p2 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_fu_190);

assign idx_V_9_fu_2497_p2 = (st3_m_th_idx_offset_load_2_reg_6379 + st2_input_vb_V_1_fu_194);

assign idx_V_fu_2351_p2 = st1_node_a_V_fu_166 << 8'd2;

assign idx_fu_2197_p2 = (st1_m_th_idx_offset_q0 + st1_wa_cell_V_fu_386);

assign idxa_V_fu_2058_p2 = (st1_m_th_idx_offset_load_2_reg_6354 + st0_cell_a_V_fu_150);

assign idxb_V_fu_2063_p2 = (st1_m_th_idx_offset_load_2_reg_6354 + st0_cell_b_V_fu_154);

assign lshr_ln115_fu_3036_p2 = c2n_q1 >> zext_ln115_2_fu_3032_p1;

assign lshr_ln116_fu_3057_p2 = c2n_q0 >> zext_ln116_2_fu_3053_p1;

assign lshr_ln117_fu_3466_p2 = reg_1006 >> zext_ln117_2_fu_3462_p1;

assign lshr_ln126_1_fu_3614_p2 = reg_1011 >> zext_ln126_6_fu_3610_p1;

assign lshr_ln126_2_fu_3701_p2 = reg_1006 >> zext_ln126_9_fu_3697_p1;

assign lshr_ln126_3_fu_3739_p2 = reg_1011 >> zext_ln126_11_fu_3735_p1;

assign lshr_ln126_fu_3576_p2 = reg_1006 >> zext_ln126_2_fu_3572_p1;

assign lshr_ln70_fu_3190_p2 = n_q1 >> zext_ln70_2_fu_3186_p1;

assign lshr_ln87_1_fu_3310_p2 = n_q1 >> zext_ln87_6_fu_3306_p1;

assign lshr_ln87_2_fu_3341_p2 = n_q0 >> zext_ln87_9_fu_3337_p1;

assign lshr_ln87_3_fu_3428_p2 = n_q0 >> zext_ln87_11_fu_3424_p1;

assign lshr_ln87_fu_3228_p2 = n_q0 >> zext_ln87_2_fu_3224_p1;

assign mul117_fu_3789_p1 = 18'd410;

assign mul125_fu_3759_p1 = 18'd410;

assign mul61_fu_4146_p1 = 18'd410;

assign mul69_fu_3846_p1 = 18'd410;

assign mul_ln100_fu_1881_p0 = mul_ln100_fu_1881_p00;

assign mul_ln100_fu_1881_p00 = idx_1_reg_6296;

assign mul_ln100_fu_1881_p1 = 17'd342;

assign mul_ln115_fu_2906_p0 = mul_ln115_fu_2906_p00;

assign mul_ln115_fu_2906_p00 = idxa_V_reg_6409;

assign mul_ln115_fu_2906_p1 = 17'd342;

assign mul_ln116_fu_2925_p0 = mul_ln116_fu_2925_p00;

assign mul_ln116_fu_2925_p00 = idxb_V_reg_6415;

assign mul_ln116_fu_2925_p1 = 17'd342;

assign mul_ln117_fu_3381_p0 = mul_ln117_fu_3381_p00;

assign mul_ln117_fu_3381_p00 = idx_V_7_reg_6620;

assign mul_ln117_fu_3381_p1 = 17'd342;

assign mul_ln126_1_fu_3495_p0 = mul_ln126_1_fu_3495_p00;

assign mul_ln126_1_fu_3495_p00 = idx_V_9_reg_6642;

assign mul_ln126_1_fu_3495_p1 = 17'd342;

assign mul_ln126_2_fu_3504_p0 = mul_ln126_2_fu_3504_p00;

assign mul_ln126_2_fu_3504_p00 = idx_V_10_reg_6653;

assign mul_ln126_2_fu_3504_p1 = 17'd342;

assign mul_ln126_3_fu_3634_p0 = mul_ln126_3_fu_3634_p00;

assign mul_ln126_3_fu_3634_p00 = idx_V_11_reg_6677;

assign mul_ln126_3_fu_3634_p1 = 17'd342;

assign mul_ln126_fu_3486_p0 = mul_ln126_fu_3486_p00;

assign mul_ln126_fu_3486_p00 = idx_V_8_reg_6631;

assign mul_ln126_fu_3486_p1 = 17'd342;

assign mul_ln1513_1_fu_4632_p1 = 18'd410;

assign mul_ln1513_2_fu_4662_p1 = 18'd410;

assign mul_ln1513_3_fu_4979_p1 = 18'd410;

assign mul_ln1513_4_fu_5009_p1 = 18'd410;

assign mul_ln1513_5_fu_4169_p1 = 18'd410;

assign mul_ln1513_6_fu_4192_p1 = 18'd410;

assign mul_ln1513_7_fu_4362_p1 = 18'd410;

assign mul_ln1513_8_fu_4604_p1 = 18'd410;

assign mul_ln1513_9_fu_4817_p1 = 18'd410;

assign mul_ln1513_fu_3643_p1 = 18'd410;

assign mul_ln70_fu_2361_p0 = mul_ln70_fu_2361_p00;

assign mul_ln70_fu_2361_p00 = idx_V_fu_2351_p2;

assign mul_ln70_fu_2361_p1 = 17'd328;

assign mul_ln83_fu_1961_p0 = mul_ln83_fu_1961_p00;

assign mul_ln83_fu_1961_p00 = idx_V_5_reg_6313;

assign mul_ln83_fu_1961_p1 = 17'd342;

assign mul_ln87_1_fu_3241_p0 = mul_ln87_1_fu_3241_p00;

assign mul_ln87_1_fu_3241_p00 = idx_V_2_reg_6593;

assign mul_ln87_1_fu_3241_p1 = 17'd328;

assign mul_ln87_2_fu_2422_p0 = mul_ln87_2_fu_2422_p00;

assign mul_ln87_2_fu_2422_p00 = idx_V_3_fu_2413_p2;

assign mul_ln87_2_fu_2422_p1 = 17'd328;

assign mul_ln87_3_fu_3354_p0 = mul_ln87_3_fu_3354_p00;

assign mul_ln87_3_fu_3354_p00 = idx_V_4_reg_6609;

assign mul_ln87_3_fu_3354_p1 = 17'd328;

assign mul_ln87_fu_2389_p0 = mul_ln87_fu_2389_p00;

assign mul_ln87_fu_2389_p00 = idx_V_1_fu_2379_p2;

assign mul_ln87_fu_2389_p1 = 17'd328;

assign mul_ln91_fu_2280_p0 = mul_ln91_fu_2280_p00;

assign mul_ln91_fu_2280_p00 = idx_reg_6457;

assign mul_ln91_fu_2280_p1 = 17'd342;

assign mul_ln95_fu_1937_p0 = mul_ln95_fu_1937_p00;

assign mul_ln95_fu_1937_p00 = idx_V_6_reg_6307;

assign mul_ln95_fu_1937_p1 = 17'd342;

assign neg101_fu_5433_p2 = (6'd0 - ret_V_17_reg_7377);

assign neg104_fu_5454_p2 = (6'd0 - ret_V_18_reg_7384);

assign neg107_fu_5488_p2 = (6'd0 - ret_V_20_reg_7391);

assign neg110_fu_5509_p2 = (6'd0 - ret_V_21_reg_7398);

assign neg113_fu_4711_p2 = (6'd0 - ret_V_34_reg_7206);

assign neg116_fu_4732_p2 = (6'd0 - ret_V_35_reg_7058);

assign neg119_fu_5036_p2 = (6'd0 - ret_V_38_reg_7273);

assign neg122_fu_5057_p2 = (6'd0 - ret_V_39_reg_7070);

assign neg125_fu_5363_p2 = (6'd0 - ret_V_42_reg_7370);

assign neg128_fu_5384_p2 = (6'd0 - ret_V_43_reg_7082);

assign neg74_fu_4238_p2 = (6'd0 - ret_V_8_reg_6940);

assign neg77_fu_5144_p2 = (6'd0 - ret_V_11_reg_7297);

assign neg80_fu_5165_p2 = (6'd0 - ret_V_12_reg_7310);

assign neg83_fu_4426_p2 = (6'd0 - ret_V_25_fu_4420_p2);

assign neg86_fu_4450_p2 = (6'd0 - ret_V_26_reg_7029);

assign neg89_fu_4501_p2 = (6'd0 - ret_V_30_fu_4495_p2);

assign neg92_fu_4525_p2 = (6'd0 - ret_V_31_reg_7046);

assign neg95_fu_5199_p2 = (6'd0 - ret_V_14_reg_7317);

assign neg98_fu_5220_p2 = (6'd0 - ret_V_15_reg_7324);

assign neg_fu_4217_p2 = (6'd0 - ret_V_7_reg_7089);

assign neg_mul118_fu_4062_p2 = (17'd0 - empty_101_reg_6986);

assign neg_mul126_fu_4025_p2 = (17'd0 - empty_97_reg_6969);

assign neg_mul62_fu_4272_p2 = (17'd0 - empty_116_reg_7110);

assign neg_mul70_fu_4110_p2 = (17'd0 - empty_114_reg_7008);

assign neg_ti123_fu_4083_p2 = (5'd0 - empty_102_fu_4077_p3);

assign neg_ti131_fu_4046_p2 = (5'd0 - empty_98_fu_4040_p3);

assign neg_ti67_fu_4293_p2 = (5'd0 - empty_117_fu_4287_p3);

assign neg_ti75_fu_4131_p2 = (5'd0 - empty_115_fu_4125_p3);

assign p_cast_cast_fu_4058_p1 = $signed(empty_99_fu_4052_p3);

assign p_load_load_fu_1470_p1 = ap_sig_allocacmp_p_load;

assign rem_i_i317_i_cast_cast_fu_3522_p1 = $signed(empty_100_fu_3519_p1);

assign ret_V_11_fu_4892_p2 = ($signed(sext_ln1496_3_fu_4879_p1) - $signed(sext_ln1496_4_fu_4888_p1));

assign ret_V_12_fu_4913_p2 = ($signed(sext_ln1496_6_fu_4901_p1) - $signed(sext_ln1496_7_fu_4909_p1));

assign ret_V_14_fu_4956_p2 = ($signed(sext_ln1496_3_fu_4879_p1) - $signed(sext_ln1496_8_fu_4952_p1));

assign ret_V_15_fu_4970_p2 = ($signed(sext_ln1496_6_fu_4901_p1) - $signed(sext_ln1496_10_fu_4966_p1));

assign ret_V_17_fu_5291_p2 = ($signed(sext_ln1496_3_reg_7291) - $signed(sext_ln1496_11_fu_5287_p1));

assign ret_V_18_fu_5303_p2 = ($signed(sext_ln1496_6_reg_7304) - $signed(sext_ln1496_13_fu_5299_p1));

assign ret_V_20_fu_5345_p2 = ($signed(sext_ln1496_3_reg_7291) - $signed(sext_ln1496_14_fu_5341_p1));

assign ret_V_21_fu_5358_p2 = ($signed(sext_ln1496_6_reg_7304) - $signed(sext_ln1496_16_fu_5354_p1));

assign ret_V_23_fu_3885_p1 = srem_ln1514_10_reg_6779[4:0];

assign ret_V_25_fu_4420_p2 = ($signed(ia_V_2_cast_fu_4402_p1) - $signed(sext_ln1496_17_fu_4416_p1));

assign ret_V_26_fu_3900_p2 = ($signed(sext_ln1023_fu_3872_p1) - $signed(sext_ln1496_19_fu_3896_p1));

assign ret_V_28_fu_3915_p1 = srem_ln1514_11_reg_6784[4:0];

assign ret_V_30_fu_4495_p2 = ($signed(sext_ln1496_20_fu_4488_p1) - $signed(sext_ln1496_21_fu_4491_p1));

assign ret_V_31_fu_3934_p2 = ($signed(sext_ln1496_23_fu_3926_p1) - $signed(sext_ln1496_24_fu_3930_p1));

assign ret_V_32_fu_3944_p1 = srem_ln1514_12_reg_6789[4:0];

assign ret_V_34_fu_4595_p2 = ($signed(sext_ln1496_20_fu_4488_p1) - $signed(sext_ln1496_25_fu_4591_p1));

assign ret_V_35_fu_3959_p2 = ($signed(sext_ln1496_23_fu_3926_p1) - $signed(sext_ln1496_27_fu_3955_p1));

assign ret_V_36_fu_3969_p1 = srem_ln1514_13_reg_6810[4:0];

assign ret_V_38_fu_4809_p2 = ($signed(sext_ln1496_20_reg_7195) - $signed(sext_ln1496_28_fu_4805_p1));

assign ret_V_39_fu_3984_p2 = ($signed(sext_ln1496_23_fu_3926_p1) - $signed(sext_ln1496_30_fu_3980_p1));

assign ret_V_40_fu_3994_p1 = srem_ln1514_14_reg_6815[4:0];

assign ret_V_42_fu_5134_p2 = ($signed(sext_ln1496_20_reg_7195) - $signed(sext_ln1496_31_fu_5130_p1));

assign ret_V_43_fu_4009_p2 = ($signed(sext_ln1496_23_fu_3926_p1) - $signed(sext_ln1496_33_fu_4005_p1));

assign ret_V_51_fu_3866_p1 = rem_i_i436_i_reg_6728[4:0];

assign ret_V_52_fu_3888_p3 = ((icmp_ln1019_8_fu_3881_p2[0:0] == 1'b1) ? ret_V_53_fu_3869_p1 : ret_V_23_fu_3885_p1);

assign ret_V_53_fu_3869_p1 = rem_i_i391_i_reg_6743[4:0];

assign ret_V_54_fu_3918_p3 = ((icmp_ln1019_9_fu_3911_p2[0:0] == 1'b1) ? ret_V_51_fu_3866_p1 : ret_V_28_fu_3915_p1);

assign ret_V_55_fu_3947_p3 = ((icmp_ln1019_10_fu_3940_p2[0:0] == 1'b1) ? ret_V_51_fu_3866_p1 : ret_V_32_fu_3944_p1);

assign ret_V_56_fu_3972_p3 = ((icmp_ln1019_11_fu_3965_p2[0:0] == 1'b1) ? ret_V_51_fu_3866_p1 : ret_V_36_fu_3969_p1);

assign ret_V_57_fu_3997_p3 = ((icmp_ln1019_12_fu_3990_p2[0:0] == 1'b1) ? ret_V_51_fu_3866_p1 : ret_V_40_fu_3994_p1);

assign ret_V_7_fu_4098_p2 = ($signed(p_cast_cast_fu_4058_p1) - $signed(sext_ln1496_fu_4094_p1));

assign ret_V_8_fu_3539_p2 = ($signed(rem_i_i317_i_cast_cast_fu_3522_p1) - $signed(sext_ln1496_2_fu_3535_p1));

assign reuse_select_fu_1711_p3 = ((addr_cmp_fu_1706_p2[0:0] == 1'b1) ? reuse_reg_fu_142 : st0_m_th_valid_q0);

assign select_ln1513_10_fu_4320_p3 = ((tmp_42_reg_6497_pp0_iter1_reg[0:0] == 1'b1) ? tmp_43_fu_4310_p4 : tmp_44_reg_7126);

assign select_ln1513_11_fu_4405_p3 = ((tmp_42_reg_6497_pp0_iter1_reg[0:0] == 1'b1) ? sub_ln1513_11_reg_7154 : tmp_44_reg_7126);

assign select_ln1513_12_fu_4347_p3 = ((tmp_45_reg_6503_pp0_iter1_reg[0:0] == 1'b1) ? tmp_46_fu_4337_p4 : tmp_47_reg_7137);

assign select_ln1513_13_fu_4477_p3 = ((tmp_45_reg_6503_pp0_iter1_reg[0:0] == 1'b1) ? sub_ln1513_13_reg_7159 : tmp_47_reg_7137);

assign select_ln1513_14_fu_4567_p3 = ((tmp_48_reg_6509_pp0_iter1_reg[0:0] == 1'b1) ? tmp_49_fu_4557_p4 : tmp_50_reg_7169);

assign select_ln1513_15_fu_4579_p3 = ((tmp_48_reg_6509_pp0_iter1_reg[0:0] == 1'b1) ? sub_ln1513_15_fu_4573_p2 : tmp_50_reg_7169);

assign select_ln1513_16_fu_4781_p3 = ((tmp_51_reg_6546_pp0_iter1_reg[0:0] == 1'b1) ? tmp_52_fu_4771_p4 : tmp_53_reg_7218);

assign select_ln1513_17_fu_4793_p3 = ((tmp_51_reg_6546_pp0_iter1_reg[0:0] == 1'b1) ? sub_ln1513_17_fu_4787_p2 : tmp_53_reg_7218);

assign select_ln1513_18_fu_5106_p3 = ((tmp_54_reg_6552_pp0_iter1_reg[0:0] == 1'b1) ? tmp_55_fu_5096_p4 : tmp_56_reg_7285);

assign select_ln1513_19_fu_5118_p3 = ((tmp_54_reg_6552_pp0_iter1_reg[0:0] == 1'b1) ? sub_ln1513_19_fu_5112_p2 : tmp_56_reg_7285);

assign select_ln1513_1_fu_4089_p3 = ((tmp_6_reg_6957[0:0] == 1'b1) ? sub_ln1513_1_reg_7003 : tmp_8_reg_6963);

assign select_ln1513_2_fu_4867_p3 = ((tmp_9_reg_7234[0:0] == 1'b1) ? tmp_10_fu_4857_p4 : tmp_11_reg_7240);

assign select_ln1513_3_fu_4882_p3 = ((tmp_9_reg_7234[0:0] == 1'b1) ? sub_ln1513_3_fu_4873_p2 : tmp_11_reg_7240);

assign select_ln1513_4_fu_4934_p3 = ((tmp_12_reg_7251[0:0] == 1'b1) ? tmp_13_fu_4924_p4 : tmp_14_reg_7257);

assign select_ln1513_5_fu_4946_p3 = ((tmp_12_reg_7251[0:0] == 1'b1) ? sub_ln1513_5_fu_4940_p2 : tmp_14_reg_7257);

assign select_ln1513_6_fu_5269_p3 = ((tmp_30_reg_7336[0:0] == 1'b1) ? tmp_31_fu_5259_p4 : tmp_32_reg_7342);

assign select_ln1513_7_fu_5281_p3 = ((tmp_30_reg_7336[0:0] == 1'b1) ? sub_ln1513_7_fu_5275_p2 : tmp_32_reg_7342);

assign select_ln1513_8_fu_5323_p3 = ((tmp_33_reg_7358[0:0] == 1'b1) ? tmp_34_fu_5313_p4 : tmp_35_reg_7364);

assign select_ln1513_9_fu_5335_p3 = ((tmp_33_reg_7358[0:0] == 1'b1) ? sub_ln1513_9_fu_5329_p2 : tmp_35_reg_7364);

assign select_ln1513_fu_3831_p3 = ((tmp_6_reg_6957[0:0] == 1'b1) ? tmp_7_fu_3821_p4 : tmp_8_reg_6963);

assign select_ln36_fu_1730_p3 = ((icmp_ln1019_3_fu_1724_p2[0:0] == 1'b1) ? 8'd0 : add_ln840_2_fu_1719_p2);

assign sext_ln1023_fu_3872_p1 = ret_V_51_fu_3866_p1;

assign sext_ln1495_2_fu_1540_p0 = ap_sig_allocacmp_lhs_load;

assign sext_ln1495_2_fu_1540_p1 = sext_ln1495_2_fu_1540_p0;

assign sext_ln1495_3_fu_1575_p0 = ap_sig_allocacmp_lhs_4_load;

assign sext_ln1495_3_fu_1575_p1 = sext_ln1495_3_fu_1575_p0;

assign sext_ln1495_4_fu_1768_p0 = ap_sig_allocacmp_lhs_2_load;

assign sext_ln1495_4_fu_1768_p1 = sext_ln1495_4_fu_1768_p0;

assign sext_ln1495_fu_1499_p0 = ap_sig_allocacmp_lhs_3_load;

assign sext_ln1495_fu_1499_p1 = sext_ln1495_fu_1499_p0;

assign sext_ln1496_10_fu_4966_p1 = $signed(trunc_ln1496_3_fu_4962_p1);

assign sext_ln1496_11_fu_5287_p1 = $signed(select_ln1513_7_fu_5281_p3);

assign sext_ln1496_12_fu_5450_p1 = $signed(empty_110_fu_5443_p3);

assign sext_ln1496_13_fu_5299_p1 = $signed(trunc_ln1496_4_fu_5296_p1);

assign sext_ln1496_14_fu_5341_p1 = $signed(select_ln1513_9_fu_5335_p3);

assign sext_ln1496_15_fu_5505_p1 = $signed(empty_112_fu_5498_p3);

assign sext_ln1496_16_fu_5354_p1 = $signed(trunc_ln1496_5_fu_5350_p1);

assign sext_ln1496_17_fu_4416_p1 = $signed(i2_fu_4410_p3);

assign sext_ln1496_18_fu_4446_p1 = $signed(empty_118_fu_4438_p3);

assign sext_ln1496_19_fu_3896_p1 = $signed(ret_V_52_fu_3888_p3);

assign sext_ln1496_1_fu_4234_p1 = $signed(empty_103_fu_4227_p3);

assign sext_ln1496_20_fu_4488_p1 = ia_V_reg_7148;

assign sext_ln1496_21_fu_4491_p1 = $signed(i2_1_fu_4482_p3);

assign sext_ln1496_22_fu_4521_p1 = $signed(empty_120_fu_4513_p3);

assign sext_ln1496_23_fu_3926_p1 = ret_V_53_fu_3869_p1;

assign sext_ln1496_24_fu_3930_p1 = $signed(ret_V_54_fu_3918_p3);

assign sext_ln1496_25_fu_4591_p1 = $signed(i2_2_fu_4585_p3);

assign sext_ln1496_26_fu_4728_p1 = $signed(empty_122_fu_4721_p3);

assign sext_ln1496_27_fu_3955_p1 = $signed(ret_V_55_fu_3947_p3);

assign sext_ln1496_28_fu_4805_p1 = $signed(i2_3_fu_4799_p3);

assign sext_ln1496_29_fu_5053_p1 = $signed(empty_124_fu_5046_p3);

assign sext_ln1496_2_fu_3535_p1 = $signed(trunc_ln1496_fu_3531_p1);

assign sext_ln1496_30_fu_3980_p1 = $signed(ret_V_56_fu_3972_p3);

assign sext_ln1496_31_fu_5130_p1 = $signed(i2_4_fu_5124_p3);

assign sext_ln1496_32_fu_5380_p1 = $signed(empty_126_fu_5373_p3);

assign sext_ln1496_33_fu_4005_p1 = $signed(ret_V_57_fu_3997_p3);

assign sext_ln1496_3_fu_4879_p1 = $signed(empty_105_reg_7096);

assign sext_ln1496_4_fu_4888_p1 = $signed(select_ln1513_3_fu_4882_p3);

assign sext_ln1496_5_fu_5161_p1 = $signed(empty_106_fu_5154_p3);

assign sext_ln1496_6_fu_4901_p1 = $signed(trunc_ln1496_1_fu_4898_p1);

assign sext_ln1496_7_fu_4909_p1 = $signed(trunc_ln1496_2_fu_4905_p1);

assign sext_ln1496_8_fu_4952_p1 = $signed(select_ln1513_5_fu_4946_p3);

assign sext_ln1496_9_fu_5216_p1 = $signed(empty_108_fu_5209_p3);

assign sext_ln1496_fu_4094_p1 = $signed(select_ln1513_1_fu_4089_p3);

assign sext_ln16_2_fu_2732_p1 = st1_m_fifo_b_m_rear_V_fu_2728_p1;

assign sext_ln16_fu_2708_p1 = st1_m_fifo_a_m_rear_V_fu_2704_p1;

assign sext_ln214_1_fu_5182_p1 = $signed(empty_107_fu_5175_p3);

assign sext_ln214_2_fu_5237_p1 = $signed(empty_109_fu_5230_p3);

assign sext_ln214_3_fu_5471_p1 = $signed(empty_111_fu_5464_p3);

assign sext_ln214_4_fu_5526_p1 = $signed(empty_113_fu_5519_p3);

assign sext_ln214_5_fu_4467_p1 = $signed(empty_119_fu_4460_p3);

assign sext_ln214_6_fu_4542_p1 = $signed(empty_121_fu_4535_p3);

assign sext_ln214_7_fu_4749_p1 = $signed(empty_123_fu_4742_p3);

assign sext_ln214_8_fu_5074_p1 = $signed(empty_125_fu_5067_p3);

assign sext_ln214_9_fu_5401_p1 = $signed(empty_127_fu_5394_p3);

assign sext_ln214_fu_4255_p1 = $signed(empty_104_fu_4248_p3);

assign sext_ln27_1_fu_3098_p0 = st4_input_dvbc_V_1_fu_278;

assign sext_ln27_1_fu_3098_p1 = sext_ln27_1_fu_3098_p0;

assign sext_ln27_2_fu_3161_p0 = st4_input_dvbc_V_2_fu_282;

assign sext_ln27_2_fu_3161_p1 = sext_ln27_2_fu_3161_p0;

assign sext_ln27_3_fu_3165_p0 = st4_input_dvbc_V_3_fu_286;

assign sext_ln27_3_fu_3165_p1 = sext_ln27_3_fu_3165_p0;

assign sext_ln27_4_fu_2990_p0 = st5_input_dvbs_V_fu_302;

assign sext_ln27_4_fu_2990_p1 = sext_ln27_4_fu_2990_p0;

assign sext_ln27_5_fu_2994_p0 = st5_input_dvbs_V_1_fu_306;

assign sext_ln27_5_fu_2994_p1 = sext_ln27_5_fu_2994_p0;

assign sext_ln27_6_fu_3102_p0 = st5_input_dvbs_V_2_fu_310;

assign sext_ln27_6_fu_3102_p1 = sext_ln27_6_fu_3102_p0;

assign sext_ln27_7_fu_3106_p0 = st5_input_dvbs_V_3_fu_314;

assign sext_ln27_7_fu_3106_p1 = sext_ln27_7_fu_3106_p0;

assign sext_ln27_8_fu_2549_p0 = st6_dvac_V_fu_318;

assign sext_ln27_8_fu_2549_p1 = sext_ln27_8_fu_2549_p0;

assign sext_ln27_9_fu_2553_p0 = st7_dvas_V_fu_334;

assign sext_ln27_9_fu_2553_p1 = sext_ln27_9_fu_2553_p0;

assign sext_ln27_fu_3094_p0 = st4_input_dvbc_V_fu_274;

assign sext_ln27_fu_3094_p1 = sext_ln27_fu_3094_p0;

assign shl_ln100_1_fu_1928_p2 = 64'd1 << zext_ln100_4_fu_1924_p1;

assign shl_ln100_fu_1918_p2 = zext_ln100_3_fu_1914_p1 << zext_ln100_2_fu_1910_p1;

assign shl_ln126_1_fu_3602_p3 = {{tmp_27_fu_3593_p4}, {3'd0}};

assign shl_ln126_2_fu_3689_p3 = {{tmp_28_fu_3680_p4}, {3'd0}};

assign shl_ln126_3_fu_3727_p3 = {{tmp_29_fu_3718_p4}, {3'd0}};

assign shl_ln1_fu_1897_p3 = {{tmp_15_fu_1887_p4}, {3'd0}};

assign shl_ln2_fu_3025_p3 = {{tmp_16_reg_6769}, {3'd0}};

assign shl_ln3_fu_3046_p3 = {{tmp_17_reg_6774}, {3'd0}};

assign shl_ln4_fu_3178_p3 = {{tmp_18_fu_3169_p4}, {3'd0}};

assign shl_ln5_fu_3216_p3 = {{tmp_19_fu_3207_p4}, {3'd0}};

assign shl_ln6_fu_2107_p3 = {{tmp_23_reg_6366}, {3'd0}};

assign shl_ln7_fu_2083_p3 = {{tmp_24_reg_6360}, {3'd0}};

assign shl_ln83_1_fu_2215_p2 = 64'd1 << zext_ln83_4_fu_2212_p1;

assign shl_ln83_fu_2122_p2 = zext_ln83_3_fu_2118_p1 << zext_ln83_2_fu_2114_p1;

assign shl_ln87_1_fu_3298_p3 = {{tmp_20_fu_3289_p4}, {3'd0}};

assign shl_ln87_2_fu_3329_p3 = {{tmp_21_fu_3320_p4}, {3'd0}};

assign shl_ln87_3_fu_3416_p3 = {{tmp_22_fu_3407_p4}, {3'd0}};

assign shl_ln8_fu_3454_p3 = {{tmp_25_fu_3445_p4}, {3'd0}};

assign shl_ln91_1_fu_2305_p2 = 64'd1 << zext_ln91_4_fu_2301_p1;

assign shl_ln91_fu_2897_p2 = zext_ln91_3_fu_2893_p1 << zext_ln91_2_fu_2889_p1;

assign shl_ln95_1_fu_2206_p2 = 64'd1 << zext_ln95_4_fu_2203_p1;

assign shl_ln95_fu_2098_p2 = zext_ln95_3_fu_2094_p1 << zext_ln95_2_fu_2090_p1;

assign shl_ln9_fu_3564_p3 = {{tmp_26_fu_3555_p4}, {3'd0}};

assign shl_ln_fu_2882_p3 = {{tmp_s_reg_6520}, {3'd0}};

assign st0_m_cell_b_V_d0 = ((icmp_ln1019_2_fu_2032_p2[0:0] == 1'b1) ? 8'd0 : add_ln840_fu_2038_p2);

assign st0_m_th_valid_d0 = (reuse_select_fu_1711_p3 ^ 1'd1);

assign st1_m_fifo_a_m_arr_cell_V_d0 = st1_input_cell_a_V_fu_374;

assign st1_m_fifo_a_m_arr_node_V_d0 = st1_node_b_V_fu_170;

assign st1_m_fifo_a_m_arr_th_idx_V_d0 = st1_input_th_idx_V_fu_162;

assign st1_m_fifo_a_m_front_V_1_fu_2752_p3 = ((icmp_ln1019_6_reg_6667[0:0] == 1'b1) ? lhs_4_load_reg_6223 : trunc_ln28_fu_2748_p1);

assign st1_m_fifo_a_m_rear_V_fu_2704_p1 = grp_fu_1509_p2[4:0];

assign st1_m_fifo_a_m_size_V_4_fu_1515_p2 = (grp_load_fu_982_p1 + 8'd1);

assign st1_m_fifo_a_m_size_V_5_fu_2563_p2 = ($signed(grp_load_fu_982_p1) + $signed(8'd255));

assign st1_m_fifo_a_m_size_V_6_fu_2569_p3 = ((icmp_ln1019_6_fu_2557_p2[0:0] == 1'b1) ? 8'd0 : st1_m_fifo_a_m_size_V_5_fu_2563_p2);

assign st1_m_fifo_b_m_arr_cell_V_d0 = st1_input_cell_b_V_fu_378;

assign st1_m_fifo_b_m_arr_node_V_d0 = st1_node_a_V_fu_166;

assign st1_m_fifo_b_m_arr_th_idx_V_d0 = st1_input_th_idx_V_fu_162;

assign st1_m_fifo_b_m_rear_V_fu_2728_p1 = grp_fu_1550_p2[4:0];

assign st1_m_fifo_b_m_size_V_3_fu_1556_p2 = (grp_load_fu_979_p1 + 8'd1);

assign st1_m_fifo_b_m_size_V_5_fu_1784_p2 = ($signed(grp_load_fu_979_p1) + $signed(8'd255));

assign sub_ln1513_10_fu_4305_p2 = (17'd0 - trunc_ln1513_5_reg_7121);

assign sub_ln1513_11_fu_4326_p2 = (5'd0 - select_ln1513_10_fu_4320_p3);

assign sub_ln1513_12_fu_4332_p2 = (17'd0 - trunc_ln1513_6_reg_7132);

assign sub_ln1513_13_fu_4353_p2 = (5'd0 - select_ln1513_12_fu_4347_p3);

assign sub_ln1513_14_fu_4552_p2 = (17'd0 - trunc_ln1513_7_reg_7164);

assign sub_ln1513_15_fu_4573_p2 = (5'd0 - select_ln1513_14_fu_4567_p3);

assign sub_ln1513_16_fu_4766_p2 = (17'd0 - trunc_ln1513_8_reg_7213);

assign sub_ln1513_17_fu_4787_p2 = (5'd0 - select_ln1513_16_fu_4781_p3);

assign sub_ln1513_18_fu_5091_p2 = (17'd0 - trunc_ln1513_9_reg_7280);

assign sub_ln1513_19_fu_5112_p2 = (5'd0 - select_ln1513_18_fu_5106_p3);

assign sub_ln1513_1_fu_3837_p2 = (5'd0 - select_ln1513_fu_3831_p3);

assign sub_ln1513_2_fu_4852_p2 = (17'd0 - trunc_ln1513_1_reg_7229);

assign sub_ln1513_3_fu_4873_p2 = (5'd0 - select_ln1513_2_fu_4867_p3);

assign sub_ln1513_4_fu_4919_p2 = (17'd0 - trunc_ln1513_2_reg_7246);

assign sub_ln1513_5_fu_4940_p2 = (5'd0 - select_ln1513_4_fu_4934_p3);

assign sub_ln1513_6_fu_5254_p2 = (17'd0 - trunc_ln1513_3_reg_7331);

assign sub_ln1513_7_fu_5275_p2 = (5'd0 - select_ln1513_6_fu_5269_p3);

assign sub_ln1513_8_fu_5308_p2 = (17'd0 - trunc_ln1513_4_reg_7353);

assign sub_ln1513_9_fu_5329_p2 = (5'd0 - select_ln1513_8_fu_5323_p3);

assign sub_ln1513_fu_3816_p2 = (17'd0 - trunc_ln1513_reg_6952);

assign sw_c_fu_2650_p2 = (($signed(st8_ds_V_fu_346) < $signed(st8_dc_V_fu_342)) ? 1'b1 : 1'b0);

assign tmp_10_fu_4857_p4 = {{sub_ln1513_2_fu_4852_p2[16:12]}};

assign tmp_13_fu_4924_p4 = {{sub_ln1513_4_fu_4919_p2[16:12]}};

assign tmp_15_fu_1887_p4 = {{mul_ln100_fu_1881_p2[16:11]}};

assign tmp_18_fu_3169_p4 = {{mul_ln70_reg_6568[16:15]}};

assign tmp_19_fu_3207_p4 = {{mul_ln87_reg_6588[16:15]}};

assign tmp_1_fu_4030_p4 = {{neg_mul126_fu_4025_p2[16:12]}};

assign tmp_20_fu_3289_p4 = {{mul_ln87_1_reg_6855[16:15]}};

assign tmp_21_fu_3320_p4 = {{mul_ln87_2_reg_6604[16:15]}};

assign tmp_22_fu_3407_p4 = {{mul_ln87_3_reg_6880[16:15]}};

assign tmp_25_fu_3445_p4 = {{mul_ln117_reg_6890[16:11]}};

assign tmp_26_fu_3555_p4 = {{mul_ln126_reg_6910[16:11]}};

assign tmp_27_fu_3593_p4 = {{mul_ln126_1_reg_6915[16:11]}};

assign tmp_28_fu_3680_p4 = {{mul_ln126_2_reg_6920[16:11]}};

assign tmp_29_fu_3718_p4 = {{mul_ln126_3_reg_6947[16:11]}};

assign tmp_31_fu_5259_p4 = {{sub_ln1513_6_fu_5254_p2[16:12]}};

assign tmp_34_fu_5313_p4 = {{sub_ln1513_8_fu_5308_p2[16:12]}};

assign tmp_36_fu_1985_p1 = cell_V_1_fu_246;

assign tmp_37_fu_4115_p4 = {{neg_mul70_fu_4110_p2[16:12]}};

assign tmp_39_fu_2131_p1 = cell_V_fu_242;

assign tmp_40_fu_4277_p4 = {{neg_mul62_fu_4272_p2[16:12]}};

assign tmp_42_fu_2230_p1 = cell_V_2_fu_250;

assign tmp_43_fu_4310_p4 = {{sub_ln1513_10_fu_4305_p2[16:12]}};

assign tmp_45_fu_2244_p1 = cell_V_3_fu_254;

assign tmp_46_fu_4337_p4 = {{sub_ln1513_12_fu_4332_p2[16:12]}};

assign tmp_48_fu_2258_p1 = cell_V_4_fu_258;

assign tmp_49_fu_4557_p4 = {{sub_ln1513_14_fu_4552_p2[16:12]}};

assign tmp_4_fu_4067_p4 = {{neg_mul118_fu_4062_p2[16:12]}};

assign tmp_51_fu_2317_p1 = cell_V_5_fu_262;

assign tmp_52_fu_4771_p4 = {{sub_ln1513_16_fu_4766_p2[16:12]}};

assign tmp_54_fu_2331_p1 = cell_V_6_fu_266;

assign tmp_55_fu_5096_p4 = {{sub_ln1513_18_fu_5091_p2[16:12]}};

assign tmp_7_fu_3821_p4 = {{sub_ln1513_fu_3816_p2[16:12]}};

assign tmp_s_fu_2286_p4 = {{mul_ln91_fu_2280_p2[16:11]}};

assign trunc_ln115_fu_3042_p1 = lshr_ln115_fu_3036_p2[7:0];

assign trunc_ln116_fu_3063_p1 = lshr_ln116_fu_3057_p2[7:0];

assign trunc_ln1496_1_fu_4898_p1 = ret_V_46_reg_6693_pp0_iter2_reg[4:0];

assign trunc_ln1496_2_fu_4905_p1 = grp_fu_3067_p2[4:0];

assign trunc_ln1496_3_fu_4962_p1 = grp_fu_3072_p2[4:0];

assign trunc_ln1496_4_fu_5296_p1 = ret_V_49_reg_7348[4:0];

assign trunc_ln1496_5_fu_5350_p1 = grp_fu_3120_p2[4:0];

assign trunc_ln1496_fu_3531_p1 = grp_fu_2620_p2[4:0];

assign trunc_ln1513_1_fu_4638_p1 = mul_ln1513_1_fu_4632_p2[16:0];

assign trunc_ln1513_2_fu_4668_p1 = mul_ln1513_2_fu_4662_p2[16:0];

assign trunc_ln1513_3_fu_4985_p1 = mul_ln1513_3_fu_4979_p2[16:0];

assign trunc_ln1513_4_fu_5015_p1 = mul_ln1513_4_fu_5009_p2[16:0];

assign trunc_ln1513_5_fu_4175_p1 = mul_ln1513_5_fu_4169_p2[16:0];

assign trunc_ln1513_6_fu_4198_p1 = mul_ln1513_6_fu_4192_p2[16:0];

assign trunc_ln1513_7_fu_4368_p1 = mul_ln1513_7_fu_4362_p2[16:0];

assign trunc_ln1513_8_fu_4610_p1 = mul_ln1513_8_fu_4604_p2[16:0];

assign trunc_ln1513_9_fu_4823_p1 = mul_ln1513_9_fu_4817_p2[16:0];

assign trunc_ln1513_fu_3649_p1 = mul_ln1513_fu_3643_p2[16:0];

assign trunc_ln27_1_fu_2024_p1 = st1_wa_th_idx_V_fu_382[2:0];

assign trunc_ln27_2_fu_2028_p1 = st1_wb_th_idx_V_fu_394[2:0];

assign trunc_ln27_fu_1696_p1 = st1_input_th_idx_V_fu_162[2:0];

assign trunc_ln28_1_fu_2807_p1 = grp_fu_1778_p2[7:0];

assign trunc_ln28_fu_2748_p1 = grp_fu_1585_p2[7:0];

assign va_V_1_fu_3200_p3 = ((icmp_ln1023_reg_6558[0:0] == 1'b1) ? 8'd255 : va_V_fu_3196_p1);

assign va_V_fu_3196_p1 = lshr_ln70_fu_3190_p2[7:0];

assign vb_V_1_fu_3316_p1 = lshr_ln87_1_fu_3310_p2[7:0];

assign vb_V_2_fu_3347_p1 = lshr_ln87_2_fu_3341_p2[7:0];

assign vb_V_3_fu_3434_p1 = lshr_ln87_3_fu_3428_p2[7:0];

assign vb_V_4_fu_3256_p3 = ((icmp_ln1023_1_reg_6573[0:0] == 1'b1) ? 8'd255 : vb_V_fu_3234_p1);

assign vb_V_5_fu_3371_p3 = ((icmp_ln1023_1_reg_6573_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : vb_V_1_fu_3316_p1);

assign vb_V_6_fu_3364_p3 = ((icmp_ln1023_1_reg_6573_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : vb_V_2_fu_3347_p1);

assign vb_V_7_fu_3438_p3 = ((icmp_ln1023_1_reg_6573_pp0_iter1_reg[0:0] == 1'b1) ? 8'd255 : vb_V_3_fu_3434_p1);

assign vb_V_fu_3234_p1 = lshr_ln87_fu_3228_p2[7:0];

assign xor_ln101_fu_1638_p2 = (ap_sig_allocacmp_p_load ^ 1'd1);

assign xor_ln105_fu_1599_p2 = (ap_sig_allocacmp_p_load263 ^ 1'd1);

assign xor_ln41_fu_1743_p2 = (reuse_select_fu_1711_p3 ^ 1'd1);

assign zext_ln100_1_fu_2816_p1 = grp_fu_1905_p2;

assign zext_ln100_2_fu_1910_p1 = shl_ln1_fu_1897_p3;

assign zext_ln100_3_fu_1914_p1 = uwb_node_V_fu_158;

assign zext_ln100_4_fu_1924_p1 = tmp_15_fu_1887_p4;

assign zext_ln100_5_fu_2821_p1 = shl_ln100_1_reg_6349;

assign zext_ln115_1_fu_2998_p1 = urem_ln115_reg_6733;

assign zext_ln115_2_fu_3032_p1 = shl_ln2_fu_3025_p3;

assign zext_ln116_1_fu_3002_p1 = urem_ln116_reg_6738;

assign zext_ln116_2_fu_3053_p1 = shl_ln3_fu_3046_p3;

assign zext_ln117_1_fu_3263_p1 = grp_fu_2459_p2;

assign zext_ln117_2_fu_3462_p1 = shl_ln8_fu_3454_p3;

assign zext_ln126_11_fu_3735_p1 = shl_ln126_3_fu_3727_p3;

assign zext_ln126_1_fu_3387_p1 = grp_fu_2485_p2;

assign zext_ln126_2_fu_3572_p1 = shl_ln9_fu_3564_p3;

assign zext_ln126_3_fu_3392_p1 = grp_fu_2502_p2;

assign zext_ln126_5_fu_3510_p1 = urem_ln126_2_reg_6905;

assign zext_ln126_6_fu_3610_p1 = shl_ln126_1_fu_3602_p3;

assign zext_ln126_7_fu_3514_p1 = grp_fu_2614_p2;

assign zext_ln126_9_fu_3697_p1 = shl_ln126_2_fu_3689_p3;

assign zext_ln541_1_fu_1485_p1 = grp_load_fu_976_p1;

assign zext_ln541_2_fu_2712_p1 = $unsigned(st1_m_fifo_a_m_rear_V_fu_2704_p1);

assign zext_ln541_3_fu_2736_p1 = $unsigned(st1_m_fifo_b_m_rear_V_fu_2728_p1);

assign zext_ln541_4_fu_2795_p1 = $unsigned(lhs_4_load_reg_6223_pp0_iter1_reg);

assign zext_ln541_5_fu_2801_p1 = $unsigned(lhs_2_load_reg_6286);

assign zext_ln541_6_fu_2053_p1 = st1_wa_th_idx_V_fu_382;

assign zext_ln541_7_fu_1594_p1 = ap_sig_allocacmp_st2_wb_th_idx_V_load;

assign zext_ln541_8_fu_1633_p1 = ap_sig_allocacmp_uwa_th_idx_V_load;

assign zext_ln541_9_fu_1619_p1 = ap_sig_allocacmp_uwb_th_idx_V_load;

assign zext_ln541_fu_1870_p1 = grp_load_fu_976_p1;

assign zext_ln70_1_fu_3110_p1 = grp_fu_2367_p2;

assign zext_ln70_2_fu_3186_p1 = shl_ln4_fu_3178_p3;

assign zext_ln83_1_fu_2834_p1 = grp_fu_1977_p2;

assign zext_ln83_2_fu_2114_p1 = shl_ln6_fu_2107_p3;

assign zext_ln83_3_fu_2118_p1 = uwa_cell_V_fu_234;

assign zext_ln83_4_fu_2212_p1 = tmp_23_reg_6366;

assign zext_ln83_5_fu_2839_p1 = shl_ln83_1_reg_6468;

assign zext_ln87_11_fu_3424_p1 = shl_ln87_3_fu_3416_p3;

assign zext_ln87_1_fu_3115_p1 = grp_fu_2395_p2;

assign zext_ln87_2_fu_3224_p1 = shl_ln5_fu_3216_p3;

assign zext_ln87_3_fu_3247_p1 = urem_ln87_1_reg_6850;

assign zext_ln87_5_fu_3251_p1 = grp_fu_2428_p2;

assign zext_ln87_6_fu_3306_p1 = shl_ln87_1_fu_3298_p3;

assign zext_ln87_7_fu_3360_p1 = urem_ln87_3_reg_6870;

assign zext_ln87_9_fu_3337_p1 = shl_ln87_2_fu_3329_p3;

assign zext_ln91_1_fu_2965_p1 = grp_fu_2296_p2;

assign zext_ln91_2_fu_2889_p1 = shl_ln_fu_2882_p3;

assign zext_ln91_3_fu_2893_p1 = st1_wa_node_V_fu_390;

assign zext_ln91_4_fu_2301_p1 = tmp_s_fu_2286_p4;

assign zext_ln91_5_fu_2970_p1 = shl_ln91_1_reg_6525;

assign zext_ln95_1_fu_2825_p1 = grp_fu_1953_p2;

assign zext_ln95_2_fu_2090_p1 = shl_ln7_fu_2083_p3;

assign zext_ln95_3_fu_2094_p1 = uwb_cell_V_fu_222;

assign zext_ln95_4_fu_2203_p1 = tmp_24_reg_6360;

assign zext_ln95_5_fu_2830_p1 = shl_ln95_1_reg_6463;

always @ (posedge ap_clk) begin
    zext_ln541_1_reg_6191[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_6333[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    idx_V_1_reg_6581[1:0] <= 2'b00;
    idx_V_2_reg_6593[1:0] <= 2'b01;
    idx_V_4_reg_6609[1:0] <= 2'b11;
end

endmodule //simulatedAnnealingTop_exec_pipeline_Pipeline_VITIS_LOOP_27_1
