
---------- Begin Simulation Statistics ----------
final_tick                                 5464151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75071                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   141488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   133.21                       # Real time elapsed on the host
host_tick_rate                               41020016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005464                       # Number of seconds simulated
sim_ticks                                  5464151500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12225223                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5895672                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.092830                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.092830                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    538087                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   328172                       # number of floating regfile writes
system.cpu.idleCycles                           86871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84530                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2204643                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.828110                       # Inst execution rate
system.cpu.iew.exec_refs                      4045090                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1652874                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  898031                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2453236                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 67                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1655                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1723252                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20666716                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2392216                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            218773                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19978142                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6954                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                711260                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  64560                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                725196                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            190                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        57018                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27512                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22607981                       # num instructions consuming a value
system.cpu.iew.wb_count                      19910446                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609295                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13774930                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.821915                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19954971                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31011040                       # number of integer regfile reads
system.cpu.int_regfile_writes                15921387                       # number of integer regfile writes
system.cpu.ipc                               0.915055                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.915055                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            193774      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15437554     76.44%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                85434      0.42%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                116702      0.58%     78.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               63817      0.32%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  493      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22604      0.11%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                35669      0.18%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              123209      0.61%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                376      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2324045     11.51%     91.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1524952      7.55%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          109888      0.54%     99.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         158341      0.78%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20196916                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  552327                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1094292                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       507810                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             782619                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      343543                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017010                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  282997     82.38%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     25      0.01%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     97      0.03%     82.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    19      0.01%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  33320      9.70%     92.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16053      4.67%     96.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               554      0.16%     96.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10475      3.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19794358                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50492694                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19402636                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21703843                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20666555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20196916                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 161                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1819571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              8179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             95                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2263958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10841433                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.862938                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.369974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5547198     51.17%     51.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              746500      6.89%     58.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              905691      8.35%     66.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              958159      8.84%     75.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              767916      7.08%     82.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              615055      5.67%     88.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              725358      6.69%     94.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              338978      3.13%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              236578      2.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10841433                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.848129                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             68597                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16930                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2453236                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1723252                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8412413                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10928304                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             912                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          579                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122919                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            581                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2455031                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2006688                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             74502                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               948727                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  914166                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.357119                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  119802                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           53410                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              50612                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2798                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          353                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1810771                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             63630                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10574875                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.782256                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.656701                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5954666     56.31%     56.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1037613      9.81%     66.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          514686      4.87%     70.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          960918      9.09%     80.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          280050      2.65%     82.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          334819      3.17%     85.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          322504      3.05%     88.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          188877      1.79%     90.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          980742      9.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10574875                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        980742                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3488181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3488181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3488181                       # number of overall hits
system.cpu.dcache.overall_hits::total         3488181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        69582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          69582                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        69582                       # number of overall misses
system.cpu.dcache.overall_misses::total         69582                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4463260998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4463260998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4463260998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4463260998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3557763                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3557763                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3557763                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3557763                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019558                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019558                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019558                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019558                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64143.902130                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64143.902130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64143.902130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64143.902130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15828                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               368                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.010870                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40532                       # number of writebacks
system.cpu.dcache.writebacks::total             40532                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24850                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24850                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24850                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44732                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44732                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44732                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3156174498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3156174498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3156174498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3156174498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012573                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70557.419700                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70557.419700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70557.419700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70557.419700                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44218                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1907222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1907222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        34415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1929012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1929012000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1941637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1941637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017725                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56051.489176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56051.489176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    703154000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    703154000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57668.662347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57668.662347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1580959                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1580959                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2534248998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2534248998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72063.269486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72063.269486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2628                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2628                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2453020498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2453020498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020134                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75387.089277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75387.089277                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.266340                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3532914                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.983099                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.266340                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994661                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7160256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7160256                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2013672                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5400336                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3048057                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                314808                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  64560                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               896136                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 11121                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21404286                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 60662                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2394183                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1652878                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           587                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18312                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2251433                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11822013                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2455031                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1084580                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8511894                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  151338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  326                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2067                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1771179                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 15968                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10841433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.044727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.186312                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7140829     65.87%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   158313      1.46%     67.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   431457      3.98%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   313534      2.89%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   197741      1.82%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   232075      2.14%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   241964      2.23%     80.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   201338      1.86%     82.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1924182     17.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10841433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.224649                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.081779                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1753365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1753365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1753365                       # number of overall hits
system.cpu.icache.overall_hits::total         1753365                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17813                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17813                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17813                       # number of overall misses
system.cpu.icache.overall_misses::total         17813                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    333431000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    333431000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    333431000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    333431000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1771178                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1771178                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1771178                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1771178                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18718.407904                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18718.407904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18718.407904                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18718.407904                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16730                       # number of writebacks
system.cpu.icache.writebacks::total             16730                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          574                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          574                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          574                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          574                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    286923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    286923500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    286923500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    286923500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009733                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009733                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009733                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009733                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16643.859853                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16643.859853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16643.859853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16643.859853                       # average overall mshr miss latency
system.cpu.icache.replacements                  16730                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1753365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1753365                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17813                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17813                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    333431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    333431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1771178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1771178                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18718.407904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18718.407904                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          574                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          574                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    286923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    286923500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16643.859853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16643.859853                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.152636                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1770604                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17239                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.709206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.152636                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3559595                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3559595                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1771500                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           455                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      446879                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  213552                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 190                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 107127                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5259                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    274                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5464151500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  64560                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2173163                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1730857                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2400                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3196903                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3673550                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               21204116                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7324                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 130560                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    385                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3493346                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            23600691                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    55550856                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 32954334                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    692101                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2736985                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      52                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1708966                       # count of insts added to the skid buffer
system.cpu.rob.reads                         30241988                       # The number of ROB reads
system.cpu.rob.writes                        41583677                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7076                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22964                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15888                       # number of overall hits
system.l2.overall_hits::.cpu.data                7076                       # number of overall hits
system.l2.overall_hits::total                   22964                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37654                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39003                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1349                       # number of overall misses
system.l2.overall_misses::.cpu.data             37654                       # number of overall misses
system.l2.overall_misses::total                 39003                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     94009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3012806500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3106815500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     94009000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3012806500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3106815500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61967                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61967                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.078262                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.841806                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.629416                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.078262                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.841806                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.629416                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69687.916976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80012.920274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79655.808528                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69687.916976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80012.920274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79655.808528                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27394                       # number of writebacks
system.l2.writebacks::total                     27394                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39002                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39002                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2629301750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2709481750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2629301750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2709481750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.078204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.841806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.629400                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.078204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.841806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.629400                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59480.712166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69827.953206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69470.328445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59480.712166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69827.953206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69470.328445                       # average overall mshr miss latency
system.l2.replacements                          30854                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16730                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16730                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16730                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16730                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3719                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28828                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28828                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2364439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2364439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82018.835854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82018.835854                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2071036000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2071036000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71841.126682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71841.126682                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     94009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.078262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69687.916976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69687.916976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.078204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59480.712166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59480.712166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    648367500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    648367500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.724452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.724452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73461.080897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73461.080897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8826                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    558265750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    558265750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.724452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.724452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63252.407659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63252.407659                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7676.992883                       # Cycle average of tags in use
system.l2.tags.total_refs                      122897                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.147493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.064569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       247.646282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7420.282032                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.905796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.937133                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5758                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1769                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1022246                       # Number of tag accesses
system.l2.tags.data_accesses                  1022246                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000716541500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25719                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39002                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27394                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39002                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27394                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39002                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.336326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.465213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.894229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1666     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.379414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.805465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1363     81.57%     81.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              291     17.41%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.96%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2496128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    456.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5463885500                       # Total gap between requests
system.mem_ctrls.avgGap                      82292.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        86272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1751680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15788727.673454880714                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 441030231.317707777023                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 320576762.924673676491                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1348                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37654                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27394                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35696000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1386716500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 122888082250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26480.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36827.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4485948.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        86272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2496128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        86272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        86272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1348                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37654                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39002                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27394                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15788728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    441030231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        456818959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15788728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15788728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    320857868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       320857868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    320857868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15788728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    441030231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       777676827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39002                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27370                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1703                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               691125000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             195010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1422412500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17720.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36470.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19130                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14578                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            49.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.058004                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.413907                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   143.718122                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21436     65.65%     65.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7009     21.47%     87.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1830      5.60%     92.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          970      2.97%     95.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          705      2.16%     97.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          301      0.92%     98.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          176      0.54%     99.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           66      0.20%     99.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          160      0.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2496128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1751680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              456.818959                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              320.576763                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117360180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62351850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139772640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71456580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 430862640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2403526980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     74211840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3299542710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   603.852713                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    172812000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    182260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5109079500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115860780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61566285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138701640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71414820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 430862640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2403403290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     74316000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3296125455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   603.227318                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    173342500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    182260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5108549000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27394                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2883                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28828                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10174                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108281                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108281                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108281                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4249344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39002                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39002    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39002                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44713750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48752500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29422                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16730                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7146                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32547                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17239                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12183                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51206                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133682                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184888                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2173888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5456768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7630656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30856                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92825                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006518                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080736                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92222     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    601      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92825                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5464151500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25859498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67096000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
