Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 21 18:37:40 2023
| Host         : DESKTOP-S28V71U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_colorbar_top_timing_summary_routed.rpt -pb hdmi_colorbar_top_timing_summary_routed.pb -rpx hdmi_colorbar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_colorbar_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.731        0.000                      0                  164        0.131        0.000                      0                  164        1.102        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 6.737}        13.474          74.219          
  clk_out2_clk_wiz_0  {0.000 1.347}        2.695           371.094         
  clkfbout_clk_wiz_0  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        9.731        0.000                      0                  138        0.131        0.000                      0                  138        6.237        0.000                       0                    97  
  clk_out2_clk_wiz_0                                                                                                                                                    1.102        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       11.234        0.000                      0                   26        0.427        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.731ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/pixel_xpos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.875ns (26.411%)  route 2.438ns (73.589%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.296ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.730    -0.296    u_video_driver/CLK
    SLICE_X111Y122       FDCE                                         r  u_video_driver/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDCE (Prop_fdce_C_Q)         0.379     0.083 f  u_video_driver/cnt_h_reg[2]/Q
                         net (fo=5, routed)           0.674     0.757    u_video_driver/cnt_h[2]
    SLICE_X111Y121       LUT3 (Prop_lut3_I2_O)        0.105     0.862 r  u_video_driver/cnt_v[9]_i_3/O
                         net (fo=4, routed)           0.680     1.542    u_video_driver/cnt_v[9]_i_3_n_0
    SLICE_X110Y122       LUT5 (Prop_lut5_I0_O)        0.115     1.657 r  u_video_driver/data_req_i_3/O
                         net (fo=2, routed)           0.560     2.218    u_video_driver/data_req_i_3_n_0
    SLICE_X111Y122       LUT3 (Prop_lut3_I1_O)        0.276     2.494 r  u_video_driver/pixel_xpos[8]_i_1/O
                         net (fo=1, routed)           0.524     3.017    u_video_driver/pixel_xpos[8]_i_1_n_0
    SLICE_X111Y122       FDCE                                         r  u_video_driver/pixel_xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_video_driver/CLK
    SLICE_X111Y122       FDCE                                         r  u_video_driver/pixel_xpos_reg[8]/C
                         clock pessimism              0.490    13.178    
                         clock uncertainty           -0.234    12.944    
    SLICE_X111Y122       FDCE (Setup_fdce_C_D)       -0.196    12.748    u_video_driver/pixel_xpos_reg[8]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                          -3.017    
  -------------------------------------------------------------------
                         slack                                  9.731    

Slack (MET) :             10.028ns  (required time - arrival time)
  Source:                 u_video_driver/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_video_driver/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.894ns (27.777%)  route 2.325ns (72.223%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.731    -0.295    u_video_driver/CLK
    SLICE_X111Y121       FDCE                                         r  u_video_driver/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDCE (Prop_fdce_C_Q)         0.379     0.084 r  u_video_driver/cnt_v_reg[4]/Q
                         net (fo=6, routed)           0.972     1.056    u_video_driver/cnt_v_reg_n_0_[4]
    SLICE_X110Y120       LUT5 (Prop_lut5_I0_O)        0.105     1.161 r  u_video_driver/cnt_v[8]_i_2/O
                         net (fo=5, routed)           0.461     1.622    u_video_driver/cnt_v[8]_i_2_n_0
    SLICE_X111Y120       LUT4 (Prop_lut4_I0_O)        0.128     1.750 r  u_video_driver/cnt_v[9]_i_7/O
                         net (fo=1, routed)           0.892     2.642    u_video_driver/cnt_v[9]_i_7_n_0
    SLICE_X109Y120       LUT4 (Prop_lut4_I1_O)        0.282     2.924 r  u_video_driver/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     2.924    u_video_driver/cnt_v[9]_i_2_n_0
    SLICE_X109Y120       FDCE                                         r  u_video_driver/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_video_driver/CLK
    SLICE_X109Y120       FDCE                                         r  u_video_driver/cnt_v_reg[9]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X109Y120       FDCE (Setup_fdce_C_D)        0.069    12.952    u_video_driver/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -2.924    
  -------------------------------------------------------------------
                         slack                                 10.028    

Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.379ns (14.719%)  route 2.196ns (85.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 12.677 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 r  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          2.196     2.282    u_rgb2dvi_0/serializer_b/AR[0]
    OLOGIC_X1Y113        OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.547    12.677    u_rgb2dvi_0/serializer_b/clk_out1
    OLOGIC_X1Y113        OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
                         clock pessimism              0.429    13.106    
                         clock uncertainty           -0.234    12.872    
    OLOGIC_X1Y113        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.356    u_rgb2dvi_0/serializer_b/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             10.096ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.985ns (31.241%)  route 2.168ns (68.759%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.727    -0.299    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.348     0.049 f  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/Q
                         net (fo=9, routed)           0.811     0.861    u_rgb2dvi_0/encoder_g/n1q_m_reg_n_0_[3]
    SLICE_X110Y126       LUT4 (Prop_lut4_I0_O)        0.264     1.125 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_14/O
                         net (fo=1, routed)           0.554     1.679    u_rgb2dvi_0/encoder_g/cnt[4]_i_14_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I2_O)        0.268     1.947 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0/O
                         net (fo=9, routed)           0.802     2.749    u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0_n_0
    SLICE_X110Y128       LUT6 (Prop_lut6_I2_O)        0.105     2.854 r  u_rgb2dvi_0/encoder_g/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.854    u_rgb2dvi_0/encoder_g/cnt[2]_i_1__0_n_0
    SLICE_X110Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X110Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.466    13.154    
                         clock uncertainty           -0.234    12.920    
    SLICE_X110Y128       FDCE (Setup_fdce_C_D)        0.030    12.950    u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -2.854    
  -------------------------------------------------------------------
                         slack                                 10.096    

Slack (MET) :             10.160ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/serializer_b/OSERDESE2_Master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.379ns (15.232%)  route 2.109ns (84.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 12.677 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 r  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          2.109     2.196    u_rgb2dvi_0/serializer_b/AR[0]
    OLOGIC_X1Y114        OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.547    12.677    u_rgb2dvi_0/serializer_b/clk_out1
    OLOGIC_X1Y114        OSERDESE2                                    r  u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
                         clock pessimism              0.429    13.106    
                         clock uncertainty           -0.234    12.872    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.356    u_rgb2dvi_0/serializer_b/OSERDESE2_Master
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 10.160    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.800ns (25.896%)  route 2.289ns (74.104%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.727    -0.299    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.348     0.049 r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/Q
                         net (fo=9, routed)           0.811     0.861    u_rgb2dvi_0/encoder_g/n1q_m_reg_n_0_[3]
    SLICE_X110Y126       LUT5 (Prop_lut5_I0_O)        0.242     1.103 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_7/O
                         net (fo=2, routed)           0.810     1.913    u_rgb2dvi_0/encoder_g/cnt[4]_i_7_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.105     2.018 f  u_rgb2dvi_0/encoder_g/cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.668     2.686    u_rgb2dvi_0/encoder_g/cnt[4]_i_2__0_n_0
    SLICE_X110Y127       LUT6 (Prop_lut6_I1_O)        0.105     2.791 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.791    u_rgb2dvi_0/encoder_g/cnt[4]_i_1__0_n_0
    SLICE_X110Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X110Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.466    13.154    
                         clock uncertainty           -0.234    12.920    
    SLICE_X110Y127       FDCE (Setup_fdce_C_D)        0.032    12.952    u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.193ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.379ns (15.433%)  route 2.077ns (84.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 12.677 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 r  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          2.077     2.163    u_rgb2dvi_0/serializer_r/AR[0]
    OLOGIC_X1Y115        OSERDESE2                                    r  u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.547    12.677    u_rgb2dvi_0/serializer_r/clk_out1
    OLOGIC_X1Y115        OSERDESE2                                    r  u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
                         clock pessimism              0.429    13.106    
                         clock uncertainty           -0.234    12.872    
    OLOGIC_X1Y115        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    12.356    u_rgb2dvi_0/serializer_r/OSERDESE2_Slave
  -------------------------------------------------------------------
                         required time                         12.356    
                         arrival time                          -2.163    
  -------------------------------------------------------------------
                         slack                                 10.193    

Slack (MET) :             10.203ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.985ns (32.339%)  route 2.061ns (67.661%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.727    -0.299    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.348     0.049 f  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/Q
                         net (fo=9, routed)           0.811     0.861    u_rgb2dvi_0/encoder_g/n1q_m_reg_n_0_[3]
    SLICE_X110Y126       LUT4 (Prop_lut4_I0_O)        0.264     1.125 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_14/O
                         net (fo=1, routed)           0.554     1.679    u_rgb2dvi_0/encoder_g/cnt[4]_i_14_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I2_O)        0.268     1.947 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0/O
                         net (fo=9, routed)           0.695     2.642    u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0_n_0
    SLICE_X111Y127       LUT6 (Prop_lut6_I1_O)        0.105     2.747 r  u_rgb2dvi_0/encoder_g/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.747    u_rgb2dvi_0/encoder_g/cnt[1]_i_1__0_n_0
    SLICE_X111Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X111Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[1]/C
                         clock pessimism              0.466    13.154    
                         clock uncertainty           -0.234    12.920    
    SLICE_X111Y127       FDCE (Setup_fdce_C_D)        0.030    12.950    u_rgb2dvi_0/encoder_g/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -2.747    
  -------------------------------------------------------------------
                         slack                                 10.203    

Slack (MET) :             10.220ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.985ns (32.549%)  route 2.041ns (67.451%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.685 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.727    -0.299    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.348     0.049 f  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/Q
                         net (fo=9, routed)           0.811     0.861    u_rgb2dvi_0/encoder_g/n1q_m_reg_n_0_[3]
    SLICE_X110Y126       LUT4 (Prop_lut4_I0_O)        0.264     1.125 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_14/O
                         net (fo=1, routed)           0.554     1.679    u_rgb2dvi_0/encoder_g/cnt[4]_i_14_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I2_O)        0.268     1.947 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0/O
                         net (fo=9, routed)           0.676     2.623    u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0_n_0
    SLICE_X111Y125       LUT6 (Prop_lut6_I2_O)        0.105     2.728 r  u_rgb2dvi_0/encoder_g/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.728    u_rgb2dvi_0/encoder_g/cnt[3]_i_1__0_n_0
    SLICE_X111Y125       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    12.685    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X111Y125       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.466    13.151    
                         clock uncertainty           -0.234    12.917    
    SLICE_X111Y125       FDCE (Setup_fdce_C_D)        0.030    12.947    u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                          -2.728    
  -------------------------------------------------------------------
                         slack                                 10.220    

Slack (MET) :             10.252ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.985ns (32.866%)  route 2.012ns (67.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.727    -0.299    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.348     0.049 f  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/Q
                         net (fo=9, routed)           0.811     0.861    u_rgb2dvi_0/encoder_g/n1q_m_reg_n_0_[3]
    SLICE_X110Y126       LUT4 (Prop_lut4_I0_O)        0.264     1.125 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_14/O
                         net (fo=1, routed)           0.554     1.679    u_rgb2dvi_0/encoder_g/cnt[4]_i_14_n_0
    SLICE_X110Y126       LUT6 (Prop_lut6_I2_O)        0.268     1.947 r  u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0/O
                         net (fo=9, routed)           0.647     2.593    u_rgb2dvi_0/encoder_g/cnt[4]_i_3__0_n_0
    SLICE_X113Y128       LUT5 (Prop_lut5_I2_O)        0.105     2.698 r  u_rgb2dvi_0/encoder_g/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     2.698    u_rgb2dvi_0/encoder_g/dout[1]_i_1_n_0
    SLICE_X113Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[1]/C
                         clock pessimism              0.466    13.154    
                         clock uncertainty           -0.234    12.920    
    SLICE_X113Y128       FDCE (Setup_fdce_C_D)        0.030    12.950    u_rgb2dvi_0/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                 10.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.708    -0.474    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y127       FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.247    u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[0]
    SLICE_X112Y127       LUT5 (Prop_lut5_I3_O)        0.048    -0.199 r  u_rgb2dvi_0/encoder_g/dout[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    u_rgb2dvi_0/encoder_g/dout[4]_i_1_n_0
    SLICE_X112Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.981    -0.711    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X112Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[4]/C
                         clock pessimism              0.250    -0.461    
    SLICE_X112Y127       FDCE (Hold_fdce_C_D)         0.131    -0.330    u_rgb2dvi_0/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.708    -0.474    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y127       FDRE                                         r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  u_rgb2dvi_0/encoder_g/q_m_reg_reg[0]/Q
                         net (fo=2, routed)           0.086    -0.247    u_rgb2dvi_0/encoder_g/q_m_reg_reg_n_0_[0]
    SLICE_X112Y127       LUT5 (Prop_lut5_I1_O)        0.045    -0.202 r  u_rgb2dvi_0/encoder_g/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.202    u_rgb2dvi_0/encoder_g/dout[0]_i_1__0_n_0
    SLICE_X112Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.981    -0.711    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X112Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism              0.250    -0.461    
    SLICE_X112Y127       FDCE (Hold_fdce_C_D)         0.120    -0.341    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.713    -0.469    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X109Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y115       FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/Q
                         net (fo=7, routed)           0.108    -0.220    u_rgb2dvi_0/encoder_b/cnt[1]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.045    -0.175 r  u_rgb2dvi_0/encoder_b/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    u_rgb2dvi_0/encoder_b/cnt[2]_i_1_n_0
    SLICE_X108Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.985    -0.707    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X108Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.251    -0.456    
    SLICE_X108Y115       FDCE (Hold_fdce_C_D)         0.120    -0.336    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.059%)  route 0.120ns (45.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X111Y120       FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  u_rgb2dvi_0/encoder_b/c0_q_reg/Q
                         net (fo=1, routed)           0.120    -0.213    u_rgb2dvi_0/encoder_b/c0_q
    SLICE_X110Y118       FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.985    -0.707    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y118       FDRE                                         r  u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                         clock pessimism              0.250    -0.457    
    SLICE_X110Y118       FDRE (Hold_fdre_C_D)         0.070    -0.387    u_rgb2dvi_0/encoder_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.540%)  route 0.083ns (28.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.713    -0.469    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y116       FDRE                                         r  u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/Q
                         net (fo=10, routed)          0.083    -0.222    u_rgb2dvi_0/encoder_r/q_m_reg_reg_n_0_[8]
    SLICE_X113Y116       LUT6 (Prop_lut6_I1_O)        0.045    -0.177 r  u_rgb2dvi_0/encoder_r/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.177    u_rgb2dvi_0/encoder_r/dout[2]_i_1__0_n_0
    SLICE_X113Y116       FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.987    -0.705    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y116       FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/C
                         clock pessimism              0.249    -0.456    
    SLICE_X113Y116       FDCE (Hold_fdce_C_D)         0.092    -0.364    u_rgb2dvi_0/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_video_driver/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/c1_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.710    -0.472    u_video_driver/CLK
    SLICE_X110Y119       FDCE                                         r  u_video_driver/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y119       FDCE (Prop_fdce_C_Q)         0.141    -0.331 r  u_video_driver/cnt_v_reg[1]/Q
                         net (fo=9, routed)           0.107    -0.224    u_video_driver/cnt_v_reg_n_0_[1]
    SLICE_X111Y119       LUT6 (Prop_lut6_I4_O)        0.045    -0.179 r  u_video_driver/c1_q_i_1/O
                         net (fo=1, routed)           0.000    -0.179    u_rgb2dvi_0/encoder_b/c1
    SLICE_X111Y119       FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.984    -0.708    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X111Y119       FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_q_reg/C
                         clock pessimism              0.249    -0.459    
    SLICE_X111Y119       FDRE (Hold_fdre_C_D)         0.091    -0.368    u_rgb2dvi_0/encoder_b/c1_q_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.296%)  route 0.084ns (28.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.713    -0.469    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y116       FDRE                                         r  u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/Q
                         net (fo=10, routed)          0.084    -0.221    u_rgb2dvi_0/encoder_r/q_m_reg_reg_n_0_[8]
    SLICE_X113Y116       LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  u_rgb2dvi_0/encoder_r/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.176    u_rgb2dvi_0/encoder_r/dout[0]_i_1__1_n_0
    SLICE_X113Y116       FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.987    -0.705    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y116       FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism              0.249    -0.456    
    SLICE_X113Y116       FDCE (Hold_fdce_C_D)         0.091    -0.365    u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/n0q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.073%)  route 0.140ns (42.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.712    -0.470    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X109Y116       FDRE                                         r  u_rgb2dvi_0/encoder_b/n0q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  u_rgb2dvi_0/encoder_b/n0q_m_reg[3]/Q
                         net (fo=9, routed)           0.140    -0.189    u_rgb2dvi_0/encoder_b/n0q_m[3]
    SLICE_X108Y116       LUT6 (Prop_lut6_I4_O)        0.045    -0.144 r  u_rgb2dvi_0/encoder_b/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    u_rgb2dvi_0/encoder_b/cnt[3]_i_1_n_0
    SLICE_X108Y116       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.984    -0.708    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X108Y116       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.251    -0.457    
    SLICE_X108Y116       FDCE (Hold_fdce_C_D)         0.120    -0.337    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_b/c1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.253%)  route 0.118ns (38.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.711    -0.471    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y118       FDRE                                         r  u_rgb2dvi_0/encoder_b/c1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  u_rgb2dvi_0/encoder_b/c1_reg_reg/Q
                         net (fo=1, routed)           0.118    -0.213    u_rgb2dvi_0/encoder_b/c1_reg
    SLICE_X110Y116       LUT6 (Prop_lut6_I5_O)        0.045    -0.168 r  u_rgb2dvi_0/encoder_b/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    u_rgb2dvi_0/encoder_b/dout[9]
    SLICE_X110Y116       FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.987    -0.705    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y116       FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.250    -0.455    
    SLICE_X110Y116       FDCE (Hold_fdce_C_D)         0.091    -0.364    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.941%)  route 0.105ns (33.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.705    -0.477    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X112Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  u_rgb2dvi_0/encoder_g/din_q_reg[0]/Q
                         net (fo=9, routed)           0.105    -0.209    u_rgb2dvi_0/encoder_g/q_m_4
    SLICE_X113Y125       LUT5 (Prop_lut5_I0_O)        0.048    -0.161 r  u_rgb2dvi_0/encoder_g/n1q_m[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    u_rgb2dvi_0/encoder_g/n1q_m[3]_i_1_n_0
    SLICE_X113Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.978    -0.714    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y125       FDRE                                         r  u_rgb2dvi_0/encoder_g/n1q_m_reg[3]/C
                         clock pessimism              0.250    -0.464    
    SLICE_X113Y125       FDRE (Hold_fdre_C_D)         0.107    -0.357    u_rgb2dvi_0/encoder_g/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y114    u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y113    u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y122    u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y121    u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y130    u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y129    u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y116    u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y115    u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.474      12.225     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y119   u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X110Y116   u_rgb2dvi_0/encoder_b/dout_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X112Y117   u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X113Y116   u_rgb2dvi_0/encoder_r/dout_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X113Y116   u_rgb2dvi_0/encoder_r/dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y116   u_rgb2dvi_0/encoder_r/n0q_m_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y116   u_rgb2dvi_0/encoder_r/n1q_m_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y116   u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X110Y119   u_video_driver/cnt_v_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X110Y119   u_video_driver/cnt_v_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y120   u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y118   u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X111Y119   u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y118   u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y122   u_rgb2dvi_0/encoder_b/de_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X110Y122   u_rgb2dvi_0/encoder_b/de_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X112Y120   u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X110Y115   u_rgb2dvi_0/encoder_b/dout_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X110Y115   u_rgb2dvi_0/encoder_b/dout_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X110Y115   u_rgb2dvi_0/encoder_b/dout_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y114    u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y113    u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y122    u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y121    u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y130    u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y129    u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y116    u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.695       1.224      OLOGIC_X1Y115    u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.379ns (23.522%)  route 1.232ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.232     1.319    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y128       FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[1]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    12.552    u_rgb2dvi_0/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.379ns (23.522%)  route 1.232ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.232     1.319    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y128       FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[2]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    12.552    u_rgb2dvi_0/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.379ns (23.522%)  route 1.232ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.232     1.319    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y128       FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[8]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    12.552    u_rgb2dvi_0/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.234ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.379ns (23.522%)  route 1.232ns (76.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.232     1.319    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X113Y128       FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X113Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X113Y128       FDCE (Recov_fdce_C_CLR)     -0.331    12.552    u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                 11.234    

Slack (MET) :             11.390ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.379ns (25.370%)  route 1.115ns (74.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.115     1.201    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X112Y127       FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X112Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[4]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X112Y127       FDCE (Recov_fdce_C_CLR)     -0.292    12.591    u_rgb2dvi_0/encoder_g/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                 11.390    

Slack (MET) :             11.424ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.379ns (25.370%)  route 1.115ns (74.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          1.115     1.201    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X112Y127       FDCE                                         f  u_rgb2dvi_0/encoder_g/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X112Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/dout_reg[0]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X112Y127       FDCE (Recov_fdce_C_CLR)     -0.258    12.625    u_rgb2dvi_0/encoder_g/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                 11.424    

Slack (MET) :             11.574ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.379ns (29.835%)  route 0.891ns (70.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.891     0.978    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X110Y128       FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X110Y128       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X110Y128       FDCE (Recov_fdce_C_CLR)     -0.331    12.552    u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                 11.574    

Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.379ns (30.210%)  route 0.876ns (69.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.788ns = ( 12.685 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.876     0.962    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X111Y125       FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.555    12.685    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X111Y125       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.429    13.114    
                         clock uncertainty           -0.234    12.880    
    SLICE_X111Y125       FDCE (Recov_fdce_C_CLR)     -0.331    12.549    u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.679ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.379ns (32.395%)  route 0.791ns (67.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 12.692 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.791     0.877    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X109Y115       FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.562    12.692    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X109Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.429    13.121    
                         clock uncertainty           -0.234    12.887    
    SLICE_X109Y115       FDCE (Recov_fdce_C_CLR)     -0.331    12.556    u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 11.679    

Slack (MET) :             11.683ns  (required time - arrival time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_clk_wiz_0 rise@13.474ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.379ns (32.619%)  route 0.783ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 12.688 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.293ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.462ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.733    -0.293    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.379     0.086 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.783     0.869    u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X110Y127       FDCE                                         f  u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  clk (IN)
                         net (fo=0)                   0.000    13.474    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    15.841    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     9.599 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    11.054    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.131 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.558    12.688    u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X110Y127       FDCE                                         r  u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.429    13.117    
                         clock uncertainty           -0.234    12.883    
    SLICE_X110Y127       FDCE (Recov_fdce_C_CLR)     -0.331    12.552    u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 11.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.518%)  route 0.256ns (64.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.256    -0.076    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X108Y116       FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.984    -0.708    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X108Y116       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.272    -0.436    
    SLICE_X108Y116       FDCE (Remov_fdce_C_CLR)     -0.067    -0.503    u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.255    -0.077    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y117       FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.986    -0.706    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y117       FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    u_rgb2dvi_0/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.255    -0.077    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X112Y117       FDCE                                         f  u_rgb2dvi_0/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.986    -0.706    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X112Y117       FDCE                                         r  u_rgb2dvi_0/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.250    -0.456    
    SLICE_X112Y117       FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    u_rgb2dvi_0/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.571%)  route 0.279ns (66.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.279    -0.053    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X110Y116       FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.987    -0.705    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y116       FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.250    -0.455    
    SLICE_X110Y116       FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.194%)  route 0.326ns (69.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.326    -0.006    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y116       FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.987    -0.705    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y116       FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism              0.250    -0.455    
    SLICE_X113Y116       FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.194%)  route 0.326ns (69.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.326    -0.006    u_rgb2dvi_0/encoder_r/AR[0]
    SLICE_X113Y116       FDCE                                         f  u_rgb2dvi_0/encoder_r/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.987    -0.705    u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X113Y116       FDCE                                         r  u_rgb2dvi_0/encoder_r/dout_reg[2]/C
                         clock pessimism              0.250    -0.455    
    SLICE_X113Y116       FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    u_rgb2dvi_0/encoder_r/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.271%)  route 0.341ns (70.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.341     0.008    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X110Y115       FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.988    -0.704    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.250    -0.454    
    SLICE_X110Y115       FDCE (Remov_fdce_C_CLR)     -0.092    -0.546    u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.271%)  route 0.341ns (70.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.341     0.008    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X110Y115       FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.988    -0.704    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism              0.250    -0.454    
    SLICE_X110Y115       FDCE (Remov_fdce_C_CLR)     -0.092    -0.546    u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.271%)  route 0.341ns (70.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.341     0.008    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X110Y115       FDCE                                         f  u_rgb2dvi_0/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.988    -0.704    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X110Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/dout_reg[8]/C
                         clock pessimism              0.250    -0.454    
    SLICE_X110Y115       FDCE (Remov_fdce_C_CLR)     -0.092    -0.546    u_rgb2dvi_0/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.309%)  route 0.395ns (73.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.709    -0.473    u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X110Y120       FDPE                                         r  u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.332 f  u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=34, routed)          0.395     0.063    u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X108Y115       FDCE                                         f  u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.985    -0.707    u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X108Y115       FDCE                                         r  u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.272    -0.435    
    SLICE_X108Y115       FDCE (Remov_fdce_C_CLR)     -0.067    -0.502    u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.565    





