#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 20 21:15:49 2025
# Process ID: 26272
# Current directory: C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1
# Command line: vivado.exe -log design_1_axi_perf_mon_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_perf_mon_0_1.tcl
# Log file: C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1/design_1_axi_perf_mon_0_1.vds
# Journal file: C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_perf_mon_0_1.tcl -notrace
Command: synth_design -top design_1_axi_perf_mon_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1009.742 ; gain = 234.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_perf_mon_0_1' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/synth/design_1_axi_perf_mon_0_1.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_top' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:24421]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: design_1_axi_perf_mon_0_1 - type: string 
	Parameter C_LITE_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_ID_REFLECTION bound to: 0 - type: integer 
	Parameter C_ENABLE_ADVANCED bound to: 1 - type: integer 
	Parameter C_ENABLE_PROFILE bound to: 0 - type: integer 
	Parameter C_ENABLE_TRACE bound to: 0 - type: integer 
	Parameter C_EN_AXI_DEBUG bound to: 0 - type: integer 
	Parameter C_EN_TRIGGER bound to: 0 - type: integer 
	Parameter C_EN_WR_ADD_FLAG bound to: 1 - type: integer 
	Parameter C_EN_FIRST_WRITE_FLAG bound to: 1 - type: integer 
	Parameter C_EN_LAST_WRITE_FLAG bound to: 1 - type: integer 
	Parameter C_EN_RESPONSE_FLAG bound to: 1 - type: integer 
	Parameter C_EN_RD_ADD_FLAG bound to: 1 - type: integer 
	Parameter C_EN_FIRST_READ_FLAG bound to: 1 - type: integer 
	Parameter C_EN_LAST_READ_FLAG bound to: 1 - type: integer 
	Parameter C_EN_SW_REG_WR_FLAG bound to: 0 - type: integer 
	Parameter C_EN_EXT_EVENTS_FLAG bound to: 0 - type: integer 
	Parameter C_NUM_MONITOR_SLOTS bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_COUNT bound to: 1 - type: integer 
	Parameter C_NUM_OF_COUNTERS bound to: 1 - type: integer 
	Parameter C_METRIC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_METRIC_COUNT_SCALE bound to: 1 - type: integer 
	Parameter C_GLOBAL_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_HAVE_SAMPLED_METRIC_CNT bound to: 1 - type: integer 
	Parameter C_METRICS_SAMPLE_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI4LITE_CORE_CLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_1_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_2_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_3_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_4_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_5_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_6_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_7_AXI_AWLEN bound to: 7 - type: integer 
	Parameter C_SLOT_0_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_2_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_3_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_4_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_5_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_6_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_SLOT_7_AXI_LOCK bound to: 0 - type: integer 
	Parameter C_REG_ALL_MONITOR_SIGNALS bound to: 0 - type: integer 
	Parameter C_EXT_EVENT0_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT1_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT2_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT3_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT4_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT5_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT6_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT7_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_LOG bound to: 0 - type: integer 
	Parameter C_FIFO_AXIS_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_AXIS_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_AXIS_DWIDTH_ROUND_TO_32 bound to: 64 - type: integer 
	Parameter C_FIFO_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_AXIS_SYNC bound to: 0 - type: integer 
	Parameter C_SHOW_AXI_IDS bound to: 0 - type: integer 
	Parameter C_SHOW_AXI_LEN bound to: 0 - type: integer 
	Parameter C_SHOW_AXIS_TID bound to: 0 - type: integer 
	Parameter C_SHOW_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_SHOW_AXIS_TUSER bound to: 0 - type: integer 
	Parameter ENABLE_EXT_EVENTS bound to: 0 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter C_LOG_DATA_OFFLD bound to: 0 - type: integer 
	Parameter S_AXI_OFFLD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_EN_ALL_TRACE bound to: 1 - type: integer 
	Parameter SLOT_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter SLOT_0_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter SLOT_1_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter SLOT_2_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter SLOT_3_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter SLOT_4_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter SLOT_5_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter SLOT_6_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter SLOT_7_AXI_SUB_PROTOCOL bound to: NONE - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_advanced' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13100]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_ID_REFLECTION bound to: 0 - type: integer 
	Parameter C_NUM_MONITOR_SLOTS bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_COUNT bound to: 1 - type: integer 
	Parameter C_NUM_OF_COUNTERS bound to: 1 - type: integer 
	Parameter C_METRIC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_METRIC_COUNT_SCALE bound to: 1 - type: integer 
	Parameter C_GLOBAL_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_HAVE_SAMPLED_METRIC_CNT bound to: 1 - type: integer 
	Parameter C_METRICS_SAMPLE_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI4LITE_CORE_CLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SLOT_0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_0_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_0_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_0_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_0_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter C_SLOT_1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_1_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_1_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_1_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_1_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_2_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_2_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_2_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_2_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_3_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_3_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_3_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_3_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_4_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_4_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_4_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_4_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_5_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_5_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_5_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_5_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_6_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_6_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_6_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_6_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SLOT_7_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter C_SLOT_7_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_7_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SLOT_7_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_REG_ALL_MONITOR_SIGNALS bound to: 0 - type: integer 
	Parameter C_EXT_EVENT0_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT1_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT2_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT3_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT4_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT5_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT6_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_EXT_EVENT7_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_LOG bound to: 0 - type: integer 
	Parameter C_FIFO_AXIS_DEPTH bound to: 32 - type: integer 
	Parameter C_FIFO_AXIS_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_AXIS_DWIDTH_ROUND_TO_32 bound to: 64 - type: integer 
	Parameter C_FIFO_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_AXIS_SYNC bound to: 0 - type: integer 
	Parameter C_SHOW_AXI_IDS bound to: 0 - type: integer 
	Parameter C_SHOW_AXI_LEN bound to: 0 - type: integer 
	Parameter C_SHOW_AXIS_TID bound to: 0 - type: integer 
	Parameter C_SHOW_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_SHOW_AXIS_TUSER bound to: 0 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter C_LOG_DATA_OFFLD bound to: 0 - type: integer 
	Parameter S_AXI_OFFLD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_EN_TRIGGER bound to: 0 - type: integer 
	Parameter C_EN_AXI_DEBUG bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
	Parameter C_NUM_INTR_INPUTS bound to: 13 - type: integer 
	Parameter C_SW_SYNC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SLOT_N_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S0 bound to: 114 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S1 bound to: 114 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S2 bound to: 114 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S3 bound to: 114 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S4 bound to: 114 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S5 bound to: 114 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S6 bound to: 114 - type: integer 
	Parameter C_MON_FIFO_DWIDTH_S7 bound to: 114 - type: integer 
	Parameter C_SLOT_0_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_1_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_2_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_3_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_4_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_5_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_6_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_7_FLAG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_0_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_1_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_2_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_3_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_4_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_5_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_6_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_7_LOG_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_SLOT_0_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_1_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_2_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_3_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_4_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_5_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_6_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_SLOT_7_LOG_WIDTH bound to: 7 - type: integer 
	Parameter C_MAX_OUTSTAND_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_samp_intl_cnt' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:7333]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_METRICS_SAMPLE_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
	Parameter ALL_ZEROES bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_counter' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:2907]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_counter' (1#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:2907]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_samp_intl_cnt' (2#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:7333]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_axi_interface' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:2504]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_ID_REFLECTION bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_axi_interface' (3#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:2504]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_register_module' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4860]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_MONITOR_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_OF_COUNTERS bound to: 1 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 13 - type: integer 
	Parameter C_ENABLE_EVENT_COUNT bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_LOG bound to: 0 - type: integer 
	Parameter C_METRICS_SAMPLE_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_GLOBAL_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_SW_SYNC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_DWIDTH_ROUND_TO_32 bound to: 64 - type: integer 
	Parameter C_AXI4LITE_CORE_CLK_ASYNC bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
	Parameter TIME_DIFF_LOAD_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
	Parameter c_cdc_type bound to: 2'b00 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000001 
	Parameter c_mtbf_stages bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:98]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:99]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:100]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:101]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:102]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:103]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:104]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:105]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:106]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:108]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:109]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:110]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:111]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:112]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:113]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:114]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:115]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:116]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:118]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:119]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:120]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:121]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:122]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:123]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:125]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:126]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:127]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:128]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:129]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:130]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync' (4#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync__parameterized0' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b0 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync__parameterized0' (4#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x1_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6777]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6778]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x3_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6779]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x4_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6780]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x5_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6781]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x6_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6782]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x7_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6783]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x8_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6784]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_7downto4_is_0x9_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6785]
WARNING: [Synth 8-6014] Unused sequential element Lat_Addr_3downto0_is_0x0_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6787]
WARNING: [Synth 8-6014] Unused sequential element Lat_Metric_Sel_Reg_1_Rd_En_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6803]
WARNING: [Synth 8-6014] Unused sequential element Lat_Metric_Sel_Reg_2_Rd_En_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:6804]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_register_module' (5#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4860]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_interrupt_module' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4321]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_INTR_INPUTS bound to: 13 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_interrupt_module' (6#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4321]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync__parameterized1' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000001 
	Parameter c_mtbf_stages bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync__parameterized1' (6#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_glbl_clk_cnt' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4202]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_GLOBAL_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
	Parameter ALL_ZEROES bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_glbl_clk_cnt' (7#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4202]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_mon_fifo' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4485]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REG_ALL_MONITOR_SIGNALS bound to: 0 - type: integer 
	Parameter C_MON_FIFO_DATA_WIDTH bound to: 114 - type: integer 
	Parameter C_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (8#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
WARNING: [Synth 8-6014] Unused sequential element Reg_Data_In_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4551]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_mon_fifo' (9#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4485]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_metric_calc' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:8434]
	Parameter C_AXIID bound to: 1 - type: integer 
	Parameter C_AXIADDR bound to: 32 - type: integer 
	Parameter C_AXIDATA bound to: 32 - type: integer 
	Parameter C_AXISDATA bound to: 32 - type: integer 
	Parameter C_AXISID bound to: 1 - type: integer 
	Parameter C_AXISDEST bound to: 1 - type: integer 
	Parameter C_AXISUSER bound to: 1 - type: integer 
	Parameter C_OUTSTAND_DEPTH bound to: 32 - type: integer 
	Parameter C_METRIC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_MON_FIFO_WIDTH bound to: 114 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_AXI_SUB_PROTOCOL bound to: NONE - type: string 
	Parameter RST_ACTIVE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1341]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo' (10#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync__parameterized2' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b0 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_cdc_sync__parameterized2' (10#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized0' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized0' (10#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized1' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized1' (10#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_counter_ovf' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:3060]
	Parameter C_FAMILY bound to: nofamily - type: string 
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_counter_ovf' (11#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:3060]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized2' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized2' (11#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized3' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH_LOG2 bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_sync_fifo__parameterized3' (11#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1319]
WARNING: [Synth 8-6014] Unused sequential element First_Write_reg_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9059]
WARNING: [Synth 8-6014] Unused sequential element AWID_reg_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9064]
WARNING: [Synth 8-6014] Unused sequential element Write_Beat_d2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9195]
WARNING: [Synth 8-6014] Unused sequential element Write_Beat_d3_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9196]
WARNING: [Synth 8-6014] Unused sequential element Write_Beat_d4_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9197]
WARNING: [Synth 8-6014] Unused sequential element Write_Beat_reg_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9198]
WARNING: [Synth 8-6014] Unused sequential element Wr_Idle_d1_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9199]
WARNING: [Synth 8-6014] Unused sequential element Wr_Idle_d2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9200]
WARNING: [Synth 8-6014] Unused sequential element Wr_Idle_d3_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9201]
WARNING: [Synth 8-6014] Unused sequential element Wr_Idle_d4_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9202]
WARNING: [Synth 8-6014] Unused sequential element Wr_Idle_reg_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9203]
WARNING: [Synth 8-6014] Unused sequential element Last_Write_d2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9205]
WARNING: [Synth 8-6014] Unused sequential element Last_Write_d3_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9206]
WARNING: [Synth 8-6014] Unused sequential element Last_Write_d4_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9207]
WARNING: [Synth 8-6014] Unused sequential element Last_Write_reg_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9208]
WARNING: [Synth 8-6014] Unused sequential element Last_Write_cnt2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9209]
WARNING: [Synth 8-6014] Unused sequential element wr_byte_cnt_d2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9211]
WARNING: [Synth 8-6014] Unused sequential element wr_byte_cnt_d3_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9212]
WARNING: [Synth 8-6014] Unused sequential element wr_byte_cnt_d4_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9213]
WARNING: [Synth 8-6014] Unused sequential element wr_byte_cnt_reg_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9214]
WARNING: [Synth 8-6014] Unused sequential element awid_match_d2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9257]
WARNING: [Synth 8-6014] Unused sequential element Wr_Valid_Issue_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9514]
WARNING: [Synth 8-6014] Unused sequential element No_Write_Ready_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9515]
WARNING: [Synth 8-6014] Unused sequential element Rd_Latency_Fifo_Rd_En_D2_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9860]
INFO: [Synth 8-4471] merging register 'S_Packet_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10407]
INFO: [Synth 8-4471] merging register 'S_Slv_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10408]
INFO: [Synth 8-4471] merging register 'S_Mst_Idle_Cnt_En_reg' into 'S_Transfer_Cnt_En_reg' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10409]
INFO: [Synth 8-4471] merging register 'S_Position_Byte_Cnt_reg[31:0]' into 'S_Data_Byte_Cnt_reg[31:0]' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10411]
WARNING: [Synth 8-6014] Unused sequential element S_Packet_Cnt_En_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10407]
WARNING: [Synth 8-6014] Unused sequential element S_Slv_Idle_Cnt_En_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10408]
WARNING: [Synth 8-6014] Unused sequential element S_Mst_Idle_Cnt_En_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10409]
WARNING: [Synth 8-6014] Unused sequential element S_Position_Byte_Cnt_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10411]
INFO: [Synth 8-4471] merging register 'Last_Read_reg_reg' into 'Last_Read_buf_reg' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9062]
INFO: [Synth 8-4471] merging register 'Slv_Wr_Idle_Fifo_Wr_en_reg' into 'Last_fifo_Wr_en_reg' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10278]
WARNING: [Synth 8-6014] Unused sequential element Last_Read_reg_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9062]
WARNING: [Synth 8-6014] Unused sequential element Slv_Wr_Idle_Fifo_Wr_en_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10278]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_metric_calc' (12#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:8434]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_mon_fifo__parameterized0' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4485]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_REG_ALL_MONITOR_SIGNALS bound to: 0 - type: integer 
	Parameter C_MON_FIFO_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_ENABLE bound to: 1 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_async_fifo' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_FULL_FLAGS_RST bound to: 1 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_USE_FWFT bound to: 1 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_USE_XPM bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RD_LATENCY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 3 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 3 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 4 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 3 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 3 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 32 - type: integer 
	Parameter FIFO_SIZE bound to: 96 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 2 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 5 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 9 - type: integer 
	Parameter PF_THRESH_MAX bound to: 27 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 27 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 6 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 96 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 3 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 3 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 3 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 3 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 3 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 3 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: integer 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 3 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 3 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 3 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 3 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 3 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 3 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (13#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (14#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (15#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 6 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (15#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (15#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (15#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (16#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (17#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1574]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1580]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (18#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (19#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (19#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (19#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (19#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (20#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (21#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
WARNING: [Synth 8-7023] instance 'inst' of module 'xpm_fifo_async' has 26 connections declared, but only 24 given [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1217]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_async_fifo' (22#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
WARNING: [Synth 8-6014] Unused sequential element Reg_Data_In_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4551]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_mon_fifo__parameterized0' (22#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4485]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_ext_calc' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4695]
	Parameter RST_ACTIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_ext_calc' (23#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:4695]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_metric_counters' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10497]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_MONITOR_SLOTS bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_COUNT bound to: 1 - type: integer 
	Parameter C_NUM_OF_COUNTERS bound to: 1 - type: integer 
	Parameter C_METRIC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_METRIC_COUNT_SCALE bound to: 1 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_metric_sel_n_cnt' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:12471]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_MONITOR_SLOTS bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_COUNT bound to: 1 - type: integer 
	Parameter C_METRIC_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_METRIC_COUNT_SCALE bound to: 1 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_acc_n_incr' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1479]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter C_SCALE bound to: 1 - type: integer 
	Parameter COUNTER_LOAD_VALUE bound to: 0 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter ALL_ZEROES bound to: 0 - type: integer 
	Parameter ZEROES bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_acc_n_incr' (24#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_metric_sel_n_cnt' (25#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:12471]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_metric_counters' (26#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10497]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_samp_metrics_data' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:7457]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_OF_COUNTERS bound to: 1 - type: integer 
	Parameter C_ENABLE_EVENT_COUNT bound to: 1 - type: integer 
	Parameter C_HAVE_SAMPLED_METRIC_CNT bound to: 1 - type: integer 
	Parameter RST_ACTIVE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_samp_metrics_data' (27#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:7457]
WARNING: [Synth 8-6014] Unused sequential element trigger_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14936]
WARNING: [Synth 8-6014] Unused sequential element trigger1_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14937]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6014] Unused sequential element Streaming_Fifo_Full_D1_reg was removed.  [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:16805]
WARNING: [Synth 8-3848] Net s_axi_offld_arready in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13806]
WARNING: [Synth 8-3848] Net s_axi_offld_rdata in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13808]
WARNING: [Synth 8-3848] Net s_axi_offld_rresp in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13809]
WARNING: [Synth 8-3848] Net s_axi_offld_rvalid in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13810]
WARNING: [Synth 8-3848] Net s_axi_offld_rid in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13811]
WARNING: [Synth 8-3848] Net s_axi_offld_rlast in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13812]
WARNING: [Synth 8-3848] Net eventlog_cur_cnt in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13958]
WARNING: [Synth 8-3848] Net S1_Read_Byte_Cnt_En in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14165]
WARNING: [Synth 8-3848] Net S2_Read_Byte_Cnt_En in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14166]
WARNING: [Synth 8-3848] Net S3_Read_Byte_Cnt_En in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14167]
WARNING: [Synth 8-3848] Net S4_Read_Byte_Cnt_En in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14168]
WARNING: [Synth 8-3848] Net S5_Read_Byte_Cnt_En in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14169]
WARNING: [Synth 8-3848] Net S6_Read_Byte_Cnt_En in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14170]
WARNING: [Synth 8-3848] Net S7_Read_Byte_Cnt_En in module/entity axi_perf_mon_v5_0_22_advanced does not have driver. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:14171]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_advanced' (28#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:13100]
INFO: [Synth 8-6157] synthesizing module 'axi_perf_mon_v5_0_22_dff_async_reset' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:567]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:575]
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_dff_async_reset' (29#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:567]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_perf_mon_v5_0_22_top' (30#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:24421]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_perf_mon_0_1' (31#1) [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/synth/design_1_axi_perf_mon_0_1.v:64]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_cdc_sync__parameterized1 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[31]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[30]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[29]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[28]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[27]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[26]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[25]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[24]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[23]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[22]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[21]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[20]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[19]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[18]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[17]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[16]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[15]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[14]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[13]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[12]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[11]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[10]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[9]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[8]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[7]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[6]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[5]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[4]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[3]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[2]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[1]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_1[0]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[31]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[30]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[29]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[28]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[27]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[26]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[25]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[24]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[23]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[22]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[21]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[20]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[19]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[18]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[17]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[16]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[15]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[14]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[13]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[12]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[11]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[10]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[9]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[8]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[7]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[6]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[5]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[4]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[3]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[2]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[1]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_2[0]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[31]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[30]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[29]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[28]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[27]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[26]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[25]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[24]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[23]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[22]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[21]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[20]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[19]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[18]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[17]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[16]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[15]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[14]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[13]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[12]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[11]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[10]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[9]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[8]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[7]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[6]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[5]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[4]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[3]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[2]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[1]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_3[0]
WARNING: [Synth 8-3331] design axi_perf_mon_v5_0_22_samp_metrics_data has unconnected port Metric_Cnt_4[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.801 ; gain = 330.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1127.707 ; gain = 352.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1127.707 ; gain = 352.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1127.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1.xdc:66]
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1_clocks.xdc] for cell 'inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/CDC_ENABLE_MCLK_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/CDC_ENABLE_MCLK_INST'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/CDC_ENABLE_MCLK_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_inst_0/CDC_ENABLE_MCLK_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_perf_mon_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1238.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1243.094 ; gain = 4.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.094 ; gain = 468.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.094 ; gain = 468.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MAX_FANOUT = 300 for inst/\GEN_Advanced_Mode.adavnced_mode_inst /ext_calc_inst0/rst_int_n_reg. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1.xdc, line 58).
Applied set_property MAX_FANOUT = 300 for inst/\GEN_Advanced_Mode.adavnced_mode_inst /metric_calc_inst0/rst_int_n_reg. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1.xdc, line 58).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/\USE_MON_FIFO.async_fifo_inst /\XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/\USE_MON_FIFO.async_fifo_inst /\XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/\USE_MON_FIFO.async_fifo_inst /\XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/\USE_MON_FIFO.async_fifo_inst /\XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_inst_0/CDC_ENABLE_MCLK_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/CDC_ENABLE_MCLK_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/\USE_MON_FIFO.async_fifo_inst /\XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/\USE_MON_FIFO.async_fifo_inst /\XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\GEN_Advanced_Mode.adavnced_mode_inst /mon_fifo_ext_event0_inst/\USE_MON_FIFO.async_fifo_inst /\XPM_ASYNC.inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1243.094 ; gain = 468.250
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:2952]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:3104]
INFO: [Synth 8-4471] merging register 'Last_fifo_Wr_en_reg' into 'Last_Write_d1_reg' [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:10207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9961]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9954]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9953]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9358]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9351]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ipshared/6c29/hdl/axi_perf_mon_v5_0_syn_rfs.v:9350]
INFO: [Synth 8-5544] ROM "count_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1243.094 ; gain = 468.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 49    
	   4 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 13    
	               32 Bit    Registers := 32    
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 43    
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 233   
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   5 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     33 Bit        Muxes := 6     
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 24    
	   8 Input     32 Bit        Muxes := 1     
	  41 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	  25 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 35    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 89    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_perf_mon_v5_0_22_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_perf_mon_v5_0_22_axi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module axi_perf_mon_v5_0_22_cdc_sync 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 9     
Module axi_perf_mon_v5_0_22_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_perf_mon_v5_0_22_register_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	  41 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module axi_perf_mon_v5_0_22_interrupt_module 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module axi_perf_mon_v5_0_22_cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_perf_mon_v5_0_22_sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_perf_mon_v5_0_22_cdc_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_perf_mon_v5_0_22_sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module axi_perf_mon_v5_0_22_sync_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_perf_mon_v5_0_22_counter_ovf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_perf_mon_v5_0_22_sync_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_perf_mon_v5_0_22_sync_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_perf_mon_v5_0_22_metric_calc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 12    
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 7     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 5     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module axi_perf_mon_v5_0_22_mon_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_perf_mon_v5_0_22_ext_calc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_perf_mon_v5_0_22_acc_n_incr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_perf_mon_v5_0_22_metric_sel_n_cnt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  15 Input     32 Bit        Muxes := 1     
	  25 Input     32 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
Module axi_perf_mon_v5_0_22_samp_metrics_data 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module axi_perf_mon_v5_0_22_advanced 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_perf_mon_v5_0_22_dff_async_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/Data_valid_reg_reg' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[30]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[31]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[16]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[17]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[18]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[19]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[20]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[21]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[22]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[23]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[24]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[25]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[26]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[27]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[28]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[29]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[14]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[15]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[12]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[13]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[3]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[4]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[5]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[6]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[7]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[8]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[9]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[10]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/wr_byte_cnt_d1_reg[11]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[16]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[16]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[17]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[17]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[18]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[18]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[19]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[19]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[20]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[20]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[21]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[21]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[22]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[22]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[23]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[23]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[24]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[24]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[25]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[25]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[26]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[26]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[27]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[27]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[28]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[28]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[29]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[29]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[30]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[30]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[31]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[31]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[0]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[0]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[1]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[1]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[2]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[3]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[3]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[4]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[4]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[5]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[5]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[6]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[6]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[7]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[7]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[8]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[8]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[9]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[9]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[10]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[10]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[11]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[11]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[12]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[12]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[13]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[13]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[14]' (FDR) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Null_Byte_Cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[14]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0 /\S_Null_Byte_Cnt_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Data_Byte_Cnt_reg[15]' (FD) to 'inst/GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/S_Transfer_Cnt_En_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0 /S_Transfer_Cnt_En_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[2].ISR_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[4].ISR_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[5].ISR_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[6].ISR_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[7].ISR_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[8].ISR_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[9].ISR_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[10].ISR_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[11].ISR_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\GEN_Advanced_Mode.adavnced_mode_inst/interrupt_module_inst/GEN_ISR_REG[12].ISR_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1243.094 ; gain = 468.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                      | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst  | GEN_METRIC_RAM.Metric_ram_CDCR_reg | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                               | RTL Object                               | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+----------------+----------------------+---------------+
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg | User Attribute | 32 x 8               | RAM32M x 2	   | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | F1_AWID_MATCH/mem_reg                    | User Attribute | 32 x 1               | RAM32X1D x 1	 | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | F2_FIRST_WRITE/mem_reg                   | User Attribute | 32 x 1               | RAM32X1D x 1	 | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | F3_WR_LAT_START/mem_reg                  | User Attribute | 32 x 33              | RAM32M x 6	   | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | F4_WR_LAT_END/mem_reg                    | User Attribute | 32 x 33              | RAM32M x 6	   | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | rd_latency_fifo_inst/mem_reg             | User Attribute | 32 x 33              | RAM32M x 6	   | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | FBC_WR_BEAT_CNT/mem_reg                  | User Attribute | 32 x 64              | RAM32M x 11	  | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | BEAT_CNT_AWID_MATCH/mem_reg              | User Attribute | 32 x 1               | RAM32X1D x 1	 | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | LAST_CNT_AWID_MATCH/mem_reg              | User Attribute | 32 x 1               | RAM32X1D x 1	 | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | FSWI_WR_LAST_CNT/mem_reg                 | User Attribute | 32 x 32              | RAM32M x 6	   | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0                                                                                                                              | IDLE_CNT_AWID_MATCH/mem_reg              | User Attribute | 32 x 1               | RAM32X1D x 1	 | 
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg         | User Attribute | 32 x 3               | RAM32M x 1	   | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1243.094 ; gain = 468.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1253.688 ; gain = 478.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                      | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst  | GEN_METRIC_RAM.Metric_ram_CDCR_reg | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-------------+
|Module Name                                                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives  | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-------------+
|inst/\GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/XPM_ASYNC.inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 3               | RAM32M x 1	 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_METRIC_RAM.Metric_ram_CDCR_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1271.930 ; gain = 497.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/prmry_ack_int_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_level_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_bus_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_bus_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_bus_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_bus_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_bus_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_level_out_bus_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/prmry_ack_int_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_level_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_bus_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_bus_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_bus_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_bus_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_bus_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_level_out_bus_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/prmry_ack_int_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_level_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/p_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/scndry_out_int_d1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/eventlog_fifo_rden/s_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/prmry_ack_int_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_level_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/p_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/scndry_out_int_d1_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_level_out_bus_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_level_out_bus_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_level_out_bus_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_level_out_bus_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_level_out_bus_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/trigger_sig_cdc_sync/s_level_out_bus_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/prmry_ack_int_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_out_d1_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_level_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin GEN_Advanced_Mode.adavnced_mode_inst/metric_calc_inst0/ext_trig_cdc_sync/p_in_d1_cdc_from_inferred:in0 to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   149|
|2     |LUT1     |   234|
|3     |LUT2     |   378|
|4     |LUT3     |   103|
|5     |LUT4     |   400|
|6     |LUT5     |   362|
|7     |LUT6     |   473|
|8     |RAM32M   |    38|
|9     |RAM32X1D |     5|
|10    |RAMB18E1 |     1|
|11    |FDPE     |     4|
|12    |FDRE     |  2298|
|13    |FDSE     |    83|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                   |Module                                            |Cells |
+------+-----------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                        |                                                  |  4528|
|2     |  inst                                                     |axi_perf_mon_v5_0_22_top                          |  4528|
|3     |    \GEN_Advanced_Mode.adavnced_mode_inst                  |axi_perf_mon_v5_0_22_advanced                     |  4463|
|4     |      \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst  |axi_perf_mon_v5_0_22_samp_intl_cnt                |   108|
|5     |        counter_inst                                       |axi_perf_mon_v5_0_22_counter_19                   |   108|
|6     |      axi_interface_inst                                   |axi_perf_mon_v5_0_22_axi_interface                |   154|
|7     |      ext_calc_inst0                                       |axi_perf_mon_v5_0_22_ext_calc                     |     6|
|8     |      global_clock_counter_inst                            |axi_perf_mon_v5_0_22_glbl_clk_cnt                 |    77|
|9     |        counter_inst                                       |axi_perf_mon_v5_0_22_counter_18                   |    77|
|10    |      interrupt_module_inst                                |axi_perf_mon_v5_0_22_interrupt_module             |    21|
|11    |      metric_calc_inst0                                    |axi_perf_mon_v5_0_22_metric_calc                  |  2105|
|12    |        BEAT_CNT_AWID_MATCH                                |axi_perf_mon_v5_0_22_sync_fifo__parameterized0    |    31|
|13    |        F1_AWID_MATCH                                      |axi_perf_mon_v5_0_22_sync_fifo__parameterized0_10 |    32|
|14    |        F2_FIRST_WRITE                                     |axi_perf_mon_v5_0_22_sync_fifo__parameterized0_11 |    32|
|15    |        F3_WR_LAT_START                                    |axi_perf_mon_v5_0_22_sync_fifo__parameterized1    |   178|
|16    |        F4_WR_LAT_END                                      |axi_perf_mon_v5_0_22_sync_fifo__parameterized1_12 |    70|
|17    |        FBC_WR_BEAT_CNT                                    |axi_perf_mon_v5_0_22_sync_fifo__parameterized2    |   152|
|18    |        FSWI_WR_LAST_CNT                                   |axi_perf_mon_v5_0_22_sync_fifo__parameterized3    |   101|
|19    |        FWL_WR_LAST_CNT                                    |axi_perf_mon_v5_0_22_sync_fifo__parameterized0_13 |    31|
|20    |        \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW                  |axi_perf_mon_v5_0_22_sync_fifo                    |   141|
|21    |        IDLE_CNT_AWID_MATCH                                |axi_perf_mon_v5_0_22_sync_fifo__parameterized0_14 |    32|
|22    |        LAST_CNT_AWID_MATCH                                |axi_perf_mon_v5_0_22_sync_fifo__parameterized0_15 |    31|
|23    |        ext_trig_cdc_sync                                  |axi_perf_mon_v5_0_22_cdc_sync__parameterized2     |    38|
|24    |        rd_latency_cnt_inst                                |axi_perf_mon_v5_0_22_counter_ovf                  |    74|
|25    |        rd_latency_fifo_inst                               |axi_perf_mon_v5_0_22_sync_fifo__parameterized1_16 |    79|
|26    |        wr_latency_cnt_inst                                |axi_perf_mon_v5_0_22_counter_ovf_17               |    76|
|27    |      metric_counters_inst                                 |axi_perf_mon_v5_0_22_metric_counters              |   303|
|28    |        axi_perf_mon_v5_0_22_metric_sel_n_cnt_inst_0       |axi_perf_mon_v5_0_22_metric_sel_n_cnt             |   303|
|29    |          \GEN_MUX_N_CNT.acc_n_incr_inst                   |axi_perf_mon_v5_0_22_acc_n_incr                   |   237|
|30    |      mon_fifo_ext_event0_inst                             |axi_perf_mon_v5_0_22_mon_fifo__parameterized0     |   394|
|31    |        CDC_ENABLE_MCLK_INST                               |xpm_cdc_single                                    |     2|
|32    |        \USE_MON_FIFO.async_fifo_inst                      |axi_perf_mon_v5_0_22_async_fifo                   |   385|
|33    |          \XPM_ASYNC.inst                                  |xpm_fifo_async                                    |   382|
|34    |            \gnuram_async_fifo.xpm_fifo_base_inst          |xpm_fifo_base                                     |   382|
|35    |              \gen_sdpram.xpm_memory_base_inst             |xpm_memory_base                                   |    10|
|36    |              \gen_cdc_pntr.wr_pntr_cdc_inst               |xpm_cdc_gray__2                                   |    33|
|37    |              \gen_cdc_pntr.wr_pntr_cdc_dc_inst            |xpm_cdc_gray__parameterized0                      |    52|
|38    |              \gen_cdc_pntr.rd_pntr_cdc_inst               |xpm_cdc_gray                                      |    33|
|39    |              \gen_cdc_pntr.rd_pntr_cdc_dc_inst            |xpm_cdc_gray__parameterized1                      |    40|
|40    |              \gen_cdc_pntr.rpw_gray_reg                   |xpm_fifo_reg_vec                                  |    10|
|41    |              \gen_cdc_pntr.rpw_gray_reg_dc                |xpm_fifo_reg_vec__parameterized0                  |     6|
|42    |              \gen_cdc_pntr.wpr_gray_reg                   |xpm_fifo_reg_vec_6                                |    12|
|43    |              \gen_cdc_pntr.wpr_gray_reg_dc                |xpm_fifo_reg_vec__parameterized0_7                |    10|
|44    |              \gen_fwft.rdpp1_inst                         |xpm_counter_updn                                  |     9|
|45    |              rdp_inst                                     |xpm_counter_updn__parameterized0                  |    29|
|46    |              rdpp1_inst                                   |xpm_counter_updn__parameterized1                  |    12|
|47    |              rst_d1_inst                                  |xpm_fifo_reg_bit                                  |     4|
|48    |              wrp_inst                                     |xpm_counter_updn__parameterized0_8                |    21|
|49    |              wrpp1_inst                                   |xpm_counter_updn__parameterized1_9                |    16|
|50    |              wrpp2_inst                                   |xpm_counter_updn__parameterized2                  |    10|
|51    |              xpm_fifo_rst_inst                            |xpm_fifo_rst                                      |    42|
|52    |                \gen_rst_ic.wrst_rd_inst                   |xpm_cdc_sync_rst__2                               |     4|
|53    |                \gen_rst_ic.rrst_wr_inst                   |xpm_cdc_sync_rst                                  |     4|
|54    |      mon_fifo_inst_0                                      |axi_perf_mon_v5_0_22_mon_fifo                     |     2|
|55    |        CDC_ENABLE_MCLK_INST                               |xpm_cdc_single__2                                 |     2|
|56    |      register_module_inst                                 |axi_perf_mon_v5_0_22_register_module              |  1183|
|57    |        cdc_sync_inst1                                     |axi_perf_mon_v5_0_22_cdc_sync                     |    30|
|58    |        cdc_sync_inst2                                     |axi_perf_mon_v5_0_22_cdc_sync_5                   |    70|
|59    |        eventlog_fifo_rden                                 |axi_perf_mon_v5_0_22_cdc_sync__parameterized0     |   231|
|60    |        sample_reg_counter_inst                            |axi_perf_mon_v5_0_22_counter                      |    72|
|61    |      sampled_metrics_data_inst                            |axi_perf_mon_v5_0_22_samp_metrics_data            |    64|
|62    |      trigger_sig_cdc_sync                                 |axi_perf_mon_v5_0_22_cdc_sync__parameterized1_4   |    30|
|63    |    ext_sync_flop_0                                        |axi_perf_mon_v5_0_22_dff_async_reset              |     1|
|64    |    ext_sync_flop_00                                       |axi_perf_mon_v5_0_22_dff_async_reset_0            |     1|
|65    |    ext_sync_flop_1                                        |axi_perf_mon_v5_0_22_dff_async_reset_1            |     1|
|66    |    ext_sync_flop_10                                       |axi_perf_mon_v5_0_22_dff_async_reset_2            |     1|
|67    |    reset_event_cdc_sync                                   |axi_perf_mon_v5_0_22_cdc_sync__parameterized1     |    30|
|68    |    reset_event_cdc_sync1                                  |axi_perf_mon_v5_0_22_cdc_sync__parameterized1_3   |    31|
+------+-----------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2162 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1275.762 ; gain = 385.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1275.762 ; gain = 500.918
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1287.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1287.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 38 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
395 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1287.797 ; gain = 794.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1287.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1/design_1_axi_perf_mon_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_perf_mon_0_1, cache-ID = 219c3757d1d1205d
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1287.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/lab22/lab22.runs/design_1_axi_perf_mon_0_1_synth_1/design_1_axi_perf_mon_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_perf_mon_0_1_utilization_synth.rpt -pb design_1_axi_perf_mon_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 21:16:34 2025...
