    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; RED
RED__0__DR EQU CYREG_GPIO_PRT2_DR
RED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
RED__0__HSIOM_MASK EQU 0x0F000000
RED__0__HSIOM_SHIFT EQU 24
RED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__0__INTR EQU CYREG_GPIO_PRT2_INTR
RED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED__0__MASK EQU 0x40
RED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED__0__PC EQU CYREG_GPIO_PRT2_PC
RED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
RED__0__PORT EQU 2
RED__0__PS EQU CYREG_GPIO_PRT2_PS
RED__0__SHIFT EQU 6
RED__DR EQU CYREG_GPIO_PRT2_DR
RED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
RED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
RED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
RED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__INTR EQU CYREG_GPIO_PRT2_INTR
RED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
RED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
RED__MASK EQU 0x40
RED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
RED__PC EQU CYREG_GPIO_PRT2_PC
RED__PC2 EQU CYREG_GPIO_PRT2_PC2
RED__PORT EQU 2
RED__PS EQU CYREG_GPIO_PRT2_PS
RED__SHIFT EQU 6

; BLUE
BLUE__0__DR EQU CYREG_GPIO_PRT3_DR
BLUE__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
BLUE__0__HSIOM_MASK EQU 0xF0000000
BLUE__0__HSIOM_SHIFT EQU 28
BLUE__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__0__MASK EQU 0x80
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__0__PC EQU CYREG_GPIO_PRT3_PC
BLUE__0__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__0__PORT EQU 3
BLUE__0__PS EQU CYREG_GPIO_PRT3_PS
BLUE__0__SHIFT EQU 7
BLUE__DR EQU CYREG_GPIO_PRT3_DR
BLUE__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
BLUE__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
BLUE__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
BLUE__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTR EQU CYREG_GPIO_PRT3_INTR
BLUE__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
BLUE__INTSTAT EQU CYREG_GPIO_PRT3_INTR
BLUE__MASK EQU 0x80
BLUE__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
BLUE__PC EQU CYREG_GPIO_PRT3_PC
BLUE__PC2 EQU CYREG_GPIO_PRT3_PC2
BLUE__PORT EQU 3
BLUE__PS EQU CYREG_GPIO_PRT3_PS
BLUE__SHIFT EQU 7

; GREEN
GREEN__0__DR EQU CYREG_GPIO_PRT3_DR
GREEN__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GREEN__0__HSIOM_MASK EQU 0x0F000000
GREEN__0__HSIOM_SHIFT EQU 24
GREEN__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__0__MASK EQU 0x40
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__0__PC EQU CYREG_GPIO_PRT3_PC
GREEN__0__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__0__PORT EQU 3
GREEN__0__PS EQU CYREG_GPIO_PRT3_PS
GREEN__0__SHIFT EQU 6
GREEN__DR EQU CYREG_GPIO_PRT3_DR
GREEN__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
GREEN__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
GREEN__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
GREEN__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTR EQU CYREG_GPIO_PRT3_INTR
GREEN__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
GREEN__INTSTAT EQU CYREG_GPIO_PRT3_INTR
GREEN__MASK EQU 0x40
GREEN__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GREEN__PC EQU CYREG_GPIO_PRT3_PC
GREEN__PC2 EQU CYREG_GPIO_PRT3_PC2
GREEN__PORT EQU 3
GREEN__PS EQU CYREG_GPIO_PRT3_PS
GREEN__SHIFT EQU 6

; Accel_X
Accel_X__0__DR EQU CYREG_GPIO_PRT3_DR
Accel_X__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Accel_X__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Accel_X__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Accel_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Accel_X__0__HSIOM_MASK EQU 0x0000000F
Accel_X__0__HSIOM_SHIFT EQU 0
Accel_X__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_X__0__INTR EQU CYREG_GPIO_PRT3_INTR
Accel_X__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_X__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Accel_X__0__MASK EQU 0x01
Accel_X__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Accel_X__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Accel_X__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Accel_X__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Accel_X__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Accel_X__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Accel_X__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Accel_X__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Accel_X__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Accel_X__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Accel_X__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Accel_X__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Accel_X__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Accel_X__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Accel_X__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Accel_X__0__PC EQU CYREG_GPIO_PRT3_PC
Accel_X__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Accel_X__0__PORT EQU 3
Accel_X__0__PS EQU CYREG_GPIO_PRT3_PS
Accel_X__0__SHIFT EQU 0
Accel_X__DR EQU CYREG_GPIO_PRT3_DR
Accel_X__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Accel_X__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Accel_X__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Accel_X__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_X__INTR EQU CYREG_GPIO_PRT3_INTR
Accel_X__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_X__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Accel_X__MASK EQU 0x01
Accel_X__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Accel_X__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Accel_X__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Accel_X__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Accel_X__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Accel_X__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Accel_X__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Accel_X__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Accel_X__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Accel_X__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Accel_X__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Accel_X__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Accel_X__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Accel_X__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Accel_X__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Accel_X__PC EQU CYREG_GPIO_PRT3_PC
Accel_X__PC2 EQU CYREG_GPIO_PRT3_PC2
Accel_X__PORT EQU 3
Accel_X__PS EQU CYREG_GPIO_PRT3_PS
Accel_X__SHIFT EQU 0

; Accel_Y
Accel_Y__0__DR EQU CYREG_GPIO_PRT3_DR
Accel_Y__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Accel_Y__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Accel_Y__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Accel_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Accel_Y__0__HSIOM_MASK EQU 0x000000F0
Accel_Y__0__HSIOM_SHIFT EQU 4
Accel_Y__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Y__0__INTR EQU CYREG_GPIO_PRT3_INTR
Accel_Y__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Y__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Accel_Y__0__MASK EQU 0x02
Accel_Y__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Accel_Y__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Accel_Y__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Accel_Y__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Accel_Y__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Accel_Y__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Accel_Y__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Accel_Y__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Accel_Y__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Accel_Y__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Accel_Y__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Accel_Y__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Accel_Y__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Accel_Y__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Accel_Y__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Accel_Y__0__PC EQU CYREG_GPIO_PRT3_PC
Accel_Y__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Accel_Y__0__PORT EQU 3
Accel_Y__0__PS EQU CYREG_GPIO_PRT3_PS
Accel_Y__0__SHIFT EQU 1
Accel_Y__DR EQU CYREG_GPIO_PRT3_DR
Accel_Y__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Accel_Y__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Accel_Y__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Accel_Y__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Y__INTR EQU CYREG_GPIO_PRT3_INTR
Accel_Y__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Y__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Accel_Y__MASK EQU 0x02
Accel_Y__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Accel_Y__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Accel_Y__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Accel_Y__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Accel_Y__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Accel_Y__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Accel_Y__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Accel_Y__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Accel_Y__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Accel_Y__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Accel_Y__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Accel_Y__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Accel_Y__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Accel_Y__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Accel_Y__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Accel_Y__PC EQU CYREG_GPIO_PRT3_PC
Accel_Y__PC2 EQU CYREG_GPIO_PRT3_PC2
Accel_Y__PORT EQU 3
Accel_Y__PS EQU CYREG_GPIO_PRT3_PS
Accel_Y__SHIFT EQU 1

; Accel_Z
Accel_Z__0__DR EQU CYREG_GPIO_PRT3_DR
Accel_Z__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Accel_Z__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Accel_Z__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Accel_Z__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Accel_Z__0__HSIOM_MASK EQU 0x00000F00
Accel_Z__0__HSIOM_SHIFT EQU 8
Accel_Z__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Z__0__INTR EQU CYREG_GPIO_PRT3_INTR
Accel_Z__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Z__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Accel_Z__0__MASK EQU 0x04
Accel_Z__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Accel_Z__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Accel_Z__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Accel_Z__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Accel_Z__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Accel_Z__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Accel_Z__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Accel_Z__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Accel_Z__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Accel_Z__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Accel_Z__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Accel_Z__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Accel_Z__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Accel_Z__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Accel_Z__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Accel_Z__0__PC EQU CYREG_GPIO_PRT3_PC
Accel_Z__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Accel_Z__0__PORT EQU 3
Accel_Z__0__PS EQU CYREG_GPIO_PRT3_PS
Accel_Z__0__SHIFT EQU 2
Accel_Z__DR EQU CYREG_GPIO_PRT3_DR
Accel_Z__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Accel_Z__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Accel_Z__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Accel_Z__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Z__INTR EQU CYREG_GPIO_PRT3_INTR
Accel_Z__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Accel_Z__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Accel_Z__MASK EQU 0x04
Accel_Z__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Accel_Z__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Accel_Z__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Accel_Z__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Accel_Z__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Accel_Z__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Accel_Z__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Accel_Z__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Accel_Z__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Accel_Z__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Accel_Z__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Accel_Z__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Accel_Z__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Accel_Z__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Accel_Z__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Accel_Z__PC EQU CYREG_GPIO_PRT3_PC
Accel_Z__PC2 EQU CYREG_GPIO_PRT3_PC2
Accel_Z__PORT EQU 3
Accel_Z__PS EQU CYREG_GPIO_PRT3_PS
Accel_Z__SHIFT EQU 2

; Sensor_ADC_cy_psoc4_sar
Sensor_ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
Sensor_ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
Sensor_ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
Sensor_ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
Sensor_ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
Sensor_ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
Sensor_ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
Sensor_ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
Sensor_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
Sensor_ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
Sensor_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
Sensor_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
Sensor_ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

; Sensor_ADC_cy_psoc4_sarmux_8
Sensor_ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
Sensor_ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
Sensor_ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
Sensor_ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
Sensor_ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
Sensor_ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG08
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG09
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT08
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT09
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK08
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK09
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
Sensor_ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
Sensor_ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
Sensor_ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
Sensor_ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; Sensor_ADC_intClock
Sensor_ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL06
Sensor_ADC_intClock__DIV_ID EQU 0x00000040
Sensor_ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
Sensor_ADC_intClock__PA_DIV_ID EQU 0x000000FF

; Sensor_ADC_IRQ
Sensor_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Sensor_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Sensor_ADC_IRQ__INTC_MASK EQU 0x8000
Sensor_ADC_IRQ__INTC_NUMBER EQU 15
Sensor_ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
Sensor_ADC_IRQ__INTC_PRIOR_NUM EQU 3
Sensor_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
Sensor_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Sensor_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
