#ifndef CSR_H
#define CSR_H

// ### RISCY_OO
#define CSR_RNG 0xCC0

// ### TRNG
#define CSR_STATS 0x801

// ### Enclave virtual base and mask
// (per-core) registers
// ( defines a virtual region for which enclave page tables are used in
//   place of OS-controlled page tables)
// (machine-mode non-standard read/write)
#define CSR_MEVBASE 0x7c0
#define CSR_MEVMASK 0x7c1

// ### Enclave page table base
// (per core) register
// ( pointer to a separate page table data structure used to translate enclave
//   virtual addresses)
// (machine-mode non-standard read/write)
#define CSR_MEATP 0x7c2

// ### DRAM bitmap
// (per core) registers (OS and Enclave)
// ( white-lists the DRAM regions the core is allowed to access via OS and
//   enclave virtual addresses)
// (machine-mode non-standard read/write)
#define CSR_MMRBM 0x7c3
#define CSR_MEMRBM 0x7c4

// ### Protected region base and mask
// (per core) registers (OS and Enclave)
// ( these are used to prevent address translation into a specific range of
//   physical addresses, for example to protect the security monitor from all software)
// (machine-mode non-standard read/write)
#define CSR_MPARBASE 0x7c5
#define CSR_MPARMASK 0x7c6
#define CSR_MEPARBASE 0x7c7
#define CSR_MEPARMASK 0x7c8

// ### Protection Agaisnt Side Channels
#define CSR_MFLUSH 0x7c9
#define CSR_MSPEC  0x7ca
#define CSR_SSPEC  0x190
#define CSR_SPEC   0x802

#endif // CSR_H
