// Seed: 3384137747
module module_0 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    output tri id_7,
    output supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14
);
  wire id_16;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    output wor   id_2,
    input  uwire id_3,
    input  tri1  id_4,
    output wor   id_5
);
  assign id_2 = 1 - 1;
  module_0(
      id_3, id_0, id_2, id_3, id_0, id_2, id_5, id_5, id_2, id_5, id_5, id_0, id_3, id_3, id_3
  );
endmodule
