// Seed: 2020578626
module module_0 (
    input wire id_0,
    input tri  id_1,
    input tri  id_2,
    input wor  id_3
);
  parameter id_5 = -1;
  assign module_2.id_22 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd64,
    parameter id_4 = 32'd28
) (
    input  wor id_0,
    output tri id_1,
    input  tri _id_2
);
  wire [1 : 1  &&  id_2] _id_4;
  wire [id_4 : 1] id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign id_1 = {-1};
endmodule
module module_2 #(
    parameter id_13 = 32'd60,
    parameter id_6  = 32'd67
) (
    output wor id_0,
    output wire id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input uwire _id_6,
    input wire id_7,
    input tri id_8
    , id_28,
    input tri0 id_9,
    input supply1 id_10,
    input supply1 id_11
    , id_29,
    output tri1 id_12,
    output supply0 _id_13,
    output wand id_14,
    output tri id_15,
    output wand id_16,
    input uwire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input tri1 id_20,
    input supply0 id_21#(-1 ** (1)),
    output uwire id_22,
    input uwire id_23,
    input tri0 id_24,
    output wand id_25,
    output uwire id_26
);
  logic [id_13  &  1 'b0 : id_6] id_30 = -1;
  module_0 modCall_1 (
      id_8,
      id_23,
      id_17,
      id_19
  );
endmodule
