
ADC_QUICK_START_CALLBACK1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000086c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  0000086c  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000040  20000004  00000870  00020004  2**2
                  ALLOC
  3 .stack        00000404  20000044  000008b0  00020004  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00010b10  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001ea9  00000000  00000000  00030b95  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000268  00000000  00000000  00032a3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 00000210  00000000  00000000  00032ca6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  0001430a  00000000  00000000  00032eb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000629a  00000000  00000000  000471c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00074be3  00000000  00000000  0004d45a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000538  00000000  00000000  000c2040  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001d72  00000000  00000000  000c2578  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	48 04 00 20 9d 06 00 00 99 06 00 00 99 06 00 00     H.. ............
	...
  2c:	99 06 00 00 00 00 00 00 00 00 00 00 99 06 00 00     ................
  3c:	99 06 00 00 99 06 00 00 99 06 00 00 99 06 00 00     ................
  4c:	99 06 00 00 99 06 00 00 99 06 00 00 99 06 00 00     ................
  5c:	99 06 00 00 99 06 00 00 99 06 00 00 99 06 00 00     ................
  6c:	99 06 00 00 99 06 00 00 99 06 00 00 99 06 00 00     ................
  7c:	95 01 00 00 99 06 00 00 99 06 00 00 99 06 00 00     ................

0000008c <__do_global_dtors_aux>:
  8c:	b510      	push	{r4, lr}
  8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
  90:	7823      	ldrb	r3, [r4, #0]
  92:	2b00      	cmp	r3, #0
  94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
  96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
  98:	2b00      	cmp	r3, #0
  9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
  9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
  9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
  a0:	bf00      	nop
  a2:	2301      	movs	r3, #1
  a4:	7023      	strb	r3, [r4, #0]
  a6:	bd10      	pop	{r4, pc}
  a8:	20000004 	.word	0x20000004
  ac:	00000000 	.word	0x00000000
  b0:	0000086c 	.word	0x0000086c

000000b4 <frame_dummy>:
  b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
  b6:	b510      	push	{r4, lr}
  b8:	2b00      	cmp	r3, #0
  ba:	d003      	beq.n	c4 <frame_dummy+0x10>
  bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
  be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
  c0:	e000      	b.n	c4 <frame_dummy+0x10>
  c2:	bf00      	nop
  c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
  c6:	6803      	ldr	r3, [r0, #0]
  c8:	2b00      	cmp	r3, #0
  ca:	d100      	bne.n	ce <frame_dummy+0x1a>
  cc:	bd10      	pop	{r4, pc}
  ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
  d0:	2b00      	cmp	r3, #0
  d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
  d4:	4798      	blx	r3
  d6:	e7f9      	b.n	cc <frame_dummy+0x18>
  d8:	00000000 	.word	0x00000000
  dc:	20000008 	.word	0x20000008
  e0:	0000086c 	.word	0x0000086c
  e4:	0000086c 	.word	0x0000086c
  e8:	00000000 	.word	0x00000000

000000ec <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
  ec:	4b0c      	ldr	r3, [pc, #48]	; (120 <cpu_irq_enter_critical+0x34>)
  ee:	681b      	ldr	r3, [r3, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d106      	bne.n	102 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  f4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
  f8:	2b00      	cmp	r3, #0
  fa:	d007      	beq.n	10c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
  fc:	2200      	movs	r2, #0
  fe:	4b09      	ldr	r3, [pc, #36]	; (124 <cpu_irq_enter_critical+0x38>)
 100:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
 102:	4a07      	ldr	r2, [pc, #28]	; (120 <cpu_irq_enter_critical+0x34>)
 104:	6813      	ldr	r3, [r2, #0]
 106:	3301      	adds	r3, #1
 108:	6013      	str	r3, [r2, #0]
}
 10a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
 10c:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 10e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
 112:	2200      	movs	r2, #0
 114:	4b04      	ldr	r3, [pc, #16]	; (128 <cpu_irq_enter_critical+0x3c>)
 116:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
 118:	3201      	adds	r2, #1
 11a:	4b02      	ldr	r3, [pc, #8]	; (124 <cpu_irq_enter_critical+0x38>)
 11c:	701a      	strb	r2, [r3, #0]
 11e:	e7f0      	b.n	102 <cpu_irq_enter_critical+0x16>
 120:	20000020 	.word	0x20000020
 124:	20000024 	.word	0x20000024
 128:	20000000 	.word	0x20000000

0000012c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
 12c:	4b08      	ldr	r3, [pc, #32]	; (150 <cpu_irq_leave_critical+0x24>)
 12e:	681a      	ldr	r2, [r3, #0]
 130:	3a01      	subs	r2, #1
 132:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
 134:	681b      	ldr	r3, [r3, #0]
 136:	2b00      	cmp	r3, #0
 138:	d109      	bne.n	14e <cpu_irq_leave_critical+0x22>
 13a:	4b06      	ldr	r3, [pc, #24]	; (154 <cpu_irq_leave_critical+0x28>)
 13c:	781b      	ldrb	r3, [r3, #0]
 13e:	2b00      	cmp	r3, #0
 140:	d005      	beq.n	14e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
 142:	2201      	movs	r2, #1
 144:	4b04      	ldr	r3, [pc, #16]	; (158 <cpu_irq_leave_critical+0x2c>)
 146:	701a      	strb	r2, [r3, #0]
 148:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 14c:	b662      	cpsie	i
	}
}
 14e:	4770      	bx	lr
 150:	20000020 	.word	0x20000020
 154:	20000024 	.word	0x20000024
 158:	20000000 	.word	0x20000000

0000015c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
 15c:	b5f0      	push	{r4, r5, r6, r7, lr}
 15e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
 160:	ac01      	add	r4, sp, #4
 162:	2501      	movs	r5, #1
 164:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
 166:	2700      	movs	r7, #0
 168:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
 16a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
 16c:	0021      	movs	r1, r4
 16e:	2010      	movs	r0, #16
 170:	4e06      	ldr	r6, [pc, #24]	; (18c <system_board_init+0x30>)
 172:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
 174:	2280      	movs	r2, #128	; 0x80
 176:	0252      	lsls	r2, r2, #9
 178:	4b05      	ldr	r3, [pc, #20]	; (190 <system_board_init+0x34>)
 17a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
 17c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
 17e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
 180:	0021      	movs	r1, r4
 182:	200e      	movs	r0, #14
 184:	47b0      	blx	r6
}
 186:	b003      	add	sp, #12
 188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 18a:	46c0      	nop			; (mov r8, r8)
 18c:	00000259 	.word	0x00000259
 190:	41004400 	.word	0x41004400

00000194 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
 194:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
 196:	4b2f      	ldr	r3, [pc, #188]	; (254 <ADC_Handler+0xc0>)
 198:	681d      	ldr	r5, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
 19a:	682b      	ldr	r3, [r5, #0]
 19c:	7e1a      	ldrb	r2, [r3, #24]
 19e:	7ddc      	ldrb	r4, [r3, #23]
 1a0:	4014      	ands	r4, r2
	if (flags & ADC_INTFLAG_RESRDY) {
 1a2:	07e2      	lsls	r2, r4, #31
 1a4:	d416      	bmi.n	1d4 <ADC_Handler+0x40>
	if (flags & ADC_INTFLAG_WINMON) {
 1a6:	0763      	lsls	r3, r4, #29
 1a8:	d508      	bpl.n	1bc <ADC_Handler+0x28>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
 1aa:	2304      	movs	r3, #4
 1ac:	682a      	ldr	r2, [r5, #0]
 1ae:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
 1b0:	7eeb      	ldrb	r3, [r5, #27]
 1b2:	079b      	lsls	r3, r3, #30
 1b4:	d502      	bpl.n	1bc <ADC_Handler+0x28>
 1b6:	7eab      	ldrb	r3, [r5, #26]
 1b8:	079b      	lsls	r3, r3, #30
 1ba:	d442      	bmi.n	242 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
 1bc:	07a3      	lsls	r3, r4, #30
 1be:	d508      	bpl.n	1d2 <ADC_Handler+0x3e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
 1c0:	2302      	movs	r3, #2
 1c2:	682a      	ldr	r2, [r5, #0]
 1c4:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
 1c6:	7eeb      	ldrb	r3, [r5, #27]
 1c8:	075b      	lsls	r3, r3, #29
 1ca:	d502      	bpl.n	1d2 <ADC_Handler+0x3e>
 1cc:	7eab      	ldrb	r3, [r5, #26]
 1ce:	075b      	lsls	r3, r3, #29
 1d0:	d43b      	bmi.n	24a <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
 1d2:	bd70      	pop	{r4, r5, r6, pc}
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
 1d4:	2201      	movs	r2, #1
 1d6:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
 1d8:	682a      	ldr	r2, [r5, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
 1da:	7e53      	ldrb	r3, [r2, #25]
		while (adc_is_syncing(module)) {
 1dc:	b25b      	sxtb	r3, r3
 1de:	2b00      	cmp	r3, #0
 1e0:	dbfb      	blt.n	1da <ADC_Handler+0x46>
		*(module->job_buffer++) = module->hw->RESULT.reg;
 1e2:	6969      	ldr	r1, [r5, #20]
 1e4:	1c8b      	adds	r3, r1, #2
 1e6:	616b      	str	r3, [r5, #20]
 1e8:	8b53      	ldrh	r3, [r2, #26]
 1ea:	b29b      	uxth	r3, r3
 1ec:	800b      	strh	r3, [r1, #0]
		if (--module->remaining_conversions > 0) {
 1ee:	8b2b      	ldrh	r3, [r5, #24]
 1f0:	3b01      	subs	r3, #1
 1f2:	b29b      	uxth	r3, r3
 1f4:	832b      	strh	r3, [r5, #24]
 1f6:	2b00      	cmp	r3, #0
 1f8:	d011      	beq.n	21e <ADC_Handler+0x8a>
			if (module->software_trigger == true) {
 1fa:	7f6b      	ldrb	r3, [r5, #29]
 1fc:	2b00      	cmp	r3, #0
 1fe:	d0d2      	beq.n	1a6 <ADC_Handler+0x12>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
 200:	682a      	ldr	r2, [r5, #0]
 202:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
 204:	b25b      	sxtb	r3, r3
 206:	2b00      	cmp	r3, #0
 208:	dbfb      	blt.n	202 <ADC_Handler+0x6e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
 20a:	7b13      	ldrb	r3, [r2, #12]
 20c:	2102      	movs	r1, #2
 20e:	430b      	orrs	r3, r1
 210:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
 212:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
 214:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
 216:	b25b      	sxtb	r3, r3
 218:	2b00      	cmp	r3, #0
 21a:	dbfb      	blt.n	214 <ADC_Handler+0x80>
 21c:	e7c3      	b.n	1a6 <ADC_Handler+0x12>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
 21e:	2301      	movs	r3, #1
 220:	682a      	ldr	r2, [r5, #0]
 222:	7593      	strb	r3, [r2, #22]
			if (module->job_status == STATUS_BUSY) {
 224:	7f2b      	ldrb	r3, [r5, #28]
 226:	2b05      	cmp	r3, #5
 228:	d1bd      	bne.n	1a6 <ADC_Handler+0x12>
				module->job_status = STATUS_OK;
 22a:	2300      	movs	r3, #0
 22c:	772b      	strb	r3, [r5, #28]
				if ((module->enabled_callback_mask &
 22e:	7eeb      	ldrb	r3, [r5, #27]
 230:	07db      	lsls	r3, r3, #31
 232:	d5b8      	bpl.n	1a6 <ADC_Handler+0x12>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
 234:	7eab      	ldrb	r3, [r5, #26]
 236:	07db      	lsls	r3, r3, #31
 238:	d5b5      	bpl.n	1a6 <ADC_Handler+0x12>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
 23a:	0028      	movs	r0, r5
 23c:	68ab      	ldr	r3, [r5, #8]
 23e:	4798      	blx	r3
 240:	e7b1      	b.n	1a6 <ADC_Handler+0x12>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
 242:	0028      	movs	r0, r5
 244:	68eb      	ldr	r3, [r5, #12]
 246:	4798      	blx	r3
 248:	e7b8      	b.n	1bc <ADC_Handler+0x28>
			(module->callback[ADC_CALLBACK_ERROR])(module);
 24a:	692b      	ldr	r3, [r5, #16]
 24c:	0028      	movs	r0, r5
 24e:	4798      	blx	r3
}
 250:	e7bf      	b.n	1d2 <ADC_Handler+0x3e>
 252:	46c0      	nop			; (mov r8, r8)
 254:	20000040 	.word	0x20000040

00000258 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
 258:	b500      	push	{lr}
 25a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
 25c:	ab01      	add	r3, sp, #4
 25e:	2280      	movs	r2, #128	; 0x80
 260:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
 262:	780a      	ldrb	r2, [r1, #0]
 264:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
 266:	784a      	ldrb	r2, [r1, #1]
 268:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
 26a:	788a      	ldrb	r2, [r1, #2]
 26c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
 26e:	0019      	movs	r1, r3
 270:	4b01      	ldr	r3, [pc, #4]	; (278 <port_pin_set_config+0x20>)
 272:	4798      	blx	r3
}
 274:	b003      	add	sp, #12
 276:	bd00      	pop	{pc}
 278:	00000639 	.word	0x00000639

0000027c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
 27c:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
 27e:	490c      	ldr	r1, [pc, #48]	; (2b0 <system_clock_source_osc8m_set_config+0x34>)
 280:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
 282:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
 284:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
 286:	7840      	ldrb	r0, [r0, #1]
 288:	2201      	movs	r2, #1
 28a:	4010      	ands	r0, r2
 28c:	0180      	lsls	r0, r0, #6
 28e:	2640      	movs	r6, #64	; 0x40
 290:	43b3      	bics	r3, r6
 292:	4303      	orrs	r3, r0
 294:	402a      	ands	r2, r5
 296:	01d2      	lsls	r2, r2, #7
 298:	2080      	movs	r0, #128	; 0x80
 29a:	4383      	bics	r3, r0
 29c:	4313      	orrs	r3, r2
 29e:	2203      	movs	r2, #3
 2a0:	4022      	ands	r2, r4
 2a2:	0212      	lsls	r2, r2, #8
 2a4:	4803      	ldr	r0, [pc, #12]	; (2b4 <system_clock_source_osc8m_set_config+0x38>)
 2a6:	4003      	ands	r3, r0
 2a8:	4313      	orrs	r3, r2
 2aa:	620b      	str	r3, [r1, #32]
}
 2ac:	bd70      	pop	{r4, r5, r6, pc}
 2ae:	46c0      	nop			; (mov r8, r8)
 2b0:	40000800 	.word	0x40000800
 2b4:	fffffcff 	.word	0xfffffcff

000002b8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
 2b8:	2808      	cmp	r0, #8
 2ba:	d803      	bhi.n	2c4 <system_clock_source_enable+0xc>
 2bc:	0080      	lsls	r0, r0, #2
 2be:	4b25      	ldr	r3, [pc, #148]	; (354 <system_clock_source_enable+0x9c>)
 2c0:	581b      	ldr	r3, [r3, r0]
 2c2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
 2c4:	2017      	movs	r0, #23
 2c6:	e044      	b.n	352 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
 2c8:	4a23      	ldr	r2, [pc, #140]	; (358 <system_clock_source_enable+0xa0>)
 2ca:	6a13      	ldr	r3, [r2, #32]
 2cc:	2102      	movs	r1, #2
 2ce:	430b      	orrs	r3, r1
 2d0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
 2d2:	2000      	movs	r0, #0
 2d4:	e03d      	b.n	352 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
 2d6:	4a20      	ldr	r2, [pc, #128]	; (358 <system_clock_source_enable+0xa0>)
 2d8:	6993      	ldr	r3, [r2, #24]
 2da:	2102      	movs	r1, #2
 2dc:	430b      	orrs	r3, r1
 2de:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
 2e0:	2000      	movs	r0, #0
		break;
 2e2:	e036      	b.n	352 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
 2e4:	4a1c      	ldr	r2, [pc, #112]	; (358 <system_clock_source_enable+0xa0>)
 2e6:	8a13      	ldrh	r3, [r2, #16]
 2e8:	2102      	movs	r1, #2
 2ea:	430b      	orrs	r3, r1
 2ec:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
 2ee:	2000      	movs	r0, #0
		break;
 2f0:	e02f      	b.n	352 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
 2f2:	4a19      	ldr	r2, [pc, #100]	; (358 <system_clock_source_enable+0xa0>)
 2f4:	8a93      	ldrh	r3, [r2, #20]
 2f6:	2102      	movs	r1, #2
 2f8:	430b      	orrs	r3, r1
 2fa:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
 2fc:	2000      	movs	r0, #0
		break;
 2fe:	e028      	b.n	352 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
 300:	4916      	ldr	r1, [pc, #88]	; (35c <system_clock_source_enable+0xa4>)
 302:	680b      	ldr	r3, [r1, #0]
 304:	2202      	movs	r2, #2
 306:	4313      	orrs	r3, r2
 308:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
 30a:	4b13      	ldr	r3, [pc, #76]	; (358 <system_clock_source_enable+0xa0>)
 30c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
 30e:	0019      	movs	r1, r3
 310:	320e      	adds	r2, #14
 312:	68cb      	ldr	r3, [r1, #12]
 314:	421a      	tst	r2, r3
 316:	d0fc      	beq.n	312 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
 318:	4a10      	ldr	r2, [pc, #64]	; (35c <system_clock_source_enable+0xa4>)
 31a:	6891      	ldr	r1, [r2, #8]
 31c:	4b0e      	ldr	r3, [pc, #56]	; (358 <system_clock_source_enable+0xa0>)
 31e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
 320:	6852      	ldr	r2, [r2, #4]
 322:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
 324:	2200      	movs	r2, #0
 326:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
 328:	0019      	movs	r1, r3
 32a:	3210      	adds	r2, #16
 32c:	68cb      	ldr	r3, [r1, #12]
 32e:	421a      	tst	r2, r3
 330:	d0fc      	beq.n	32c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
 332:	4b0a      	ldr	r3, [pc, #40]	; (35c <system_clock_source_enable+0xa4>)
 334:	681b      	ldr	r3, [r3, #0]
 336:	b29b      	uxth	r3, r3
 338:	4a07      	ldr	r2, [pc, #28]	; (358 <system_clock_source_enable+0xa0>)
 33a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
 33c:	2000      	movs	r0, #0
 33e:	e008      	b.n	352 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
 340:	4905      	ldr	r1, [pc, #20]	; (358 <system_clock_source_enable+0xa0>)
 342:	2244      	movs	r2, #68	; 0x44
 344:	5c8b      	ldrb	r3, [r1, r2]
 346:	2002      	movs	r0, #2
 348:	4303      	orrs	r3, r0
 34a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
 34c:	2000      	movs	r0, #0
		break;
 34e:	e000      	b.n	352 <system_clock_source_enable+0x9a>
		return STATUS_OK;
 350:	2000      	movs	r0, #0
}
 352:	4770      	bx	lr
 354:	00000828 	.word	0x00000828
 358:	40000800 	.word	0x40000800
 35c:	20000028 	.word	0x20000028

00000360 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
 360:	b530      	push	{r4, r5, lr}
 362:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
 364:	22c2      	movs	r2, #194	; 0xc2
 366:	00d2      	lsls	r2, r2, #3
 368:	4b1a      	ldr	r3, [pc, #104]	; (3d4 <system_clock_init+0x74>)
 36a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
 36c:	4a1a      	ldr	r2, [pc, #104]	; (3d8 <system_clock_init+0x78>)
 36e:	6853      	ldr	r3, [r2, #4]
 370:	211e      	movs	r1, #30
 372:	438b      	bics	r3, r1
 374:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
 376:	2301      	movs	r3, #1
 378:	466a      	mov	r2, sp
 37a:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
 37c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
 37e:	4d17      	ldr	r5, [pc, #92]	; (3dc <system_clock_init+0x7c>)
 380:	b2e0      	uxtb	r0, r4
 382:	4669      	mov	r1, sp
 384:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
 386:	3401      	adds	r4, #1
 388:	2c18      	cmp	r4, #24
 38a:	d1f9      	bne.n	380 <system_clock_init+0x20>
	config->run_in_standby  = false;
 38c:	a803      	add	r0, sp, #12
 38e:	2400      	movs	r4, #0
 390:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
 392:	2501      	movs	r5, #1
 394:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
 396:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
 398:	4b11      	ldr	r3, [pc, #68]	; (3e0 <system_clock_init+0x80>)
 39a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
 39c:	2006      	movs	r0, #6
 39e:	4b11      	ldr	r3, [pc, #68]	; (3e4 <system_clock_init+0x84>)
 3a0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
 3a2:	4b11      	ldr	r3, [pc, #68]	; (3e8 <system_clock_init+0x88>)
 3a4:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
 3a6:	4b11      	ldr	r3, [pc, #68]	; (3ec <system_clock_init+0x8c>)
 3a8:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
 3aa:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
 3ac:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
 3ae:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
 3b0:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
 3b2:	466b      	mov	r3, sp
 3b4:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22  || SAMR30 || SAMR34 || SAMR35 || (WLR089)
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
 3b6:	2306      	movs	r3, #6
 3b8:	466a      	mov	r2, sp
 3ba:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
 3bc:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
 3be:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
 3c0:	4669      	mov	r1, sp
 3c2:	2000      	movs	r0, #0
 3c4:	4b0a      	ldr	r3, [pc, #40]	; (3f0 <system_clock_init+0x90>)
 3c6:	4798      	blx	r3
 3c8:	2000      	movs	r0, #0
 3ca:	4b0a      	ldr	r3, [pc, #40]	; (3f4 <system_clock_init+0x94>)
 3cc:	4798      	blx	r3
#endif
}
 3ce:	b005      	add	sp, #20
 3d0:	bd30      	pop	{r4, r5, pc}
 3d2:	46c0      	nop			; (mov r8, r8)
 3d4:	40000800 	.word	0x40000800
 3d8:	41004000 	.word	0x41004000
 3dc:	00000575 	.word	0x00000575
 3e0:	0000027d 	.word	0x0000027d
 3e4:	000002b9 	.word	0x000002b9
 3e8:	000003f9 	.word	0x000003f9
 3ec:	40000400 	.word	0x40000400
 3f0:	0000041d 	.word	0x0000041d
 3f4:	000004d5 	.word	0x000004d5

000003f8 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
 3f8:	4a06      	ldr	r2, [pc, #24]	; (414 <STACK_SIZE+0x14>)
 3fa:	6993      	ldr	r3, [r2, #24]
 3fc:	2108      	movs	r1, #8
 3fe:	430b      	orrs	r3, r1
 400:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
 402:	2201      	movs	r2, #1
 404:	4b04      	ldr	r3, [pc, #16]	; (418 <STACK_SIZE+0x18>)
 406:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
 408:	0019      	movs	r1, r3
 40a:	780b      	ldrb	r3, [r1, #0]
 40c:	4213      	tst	r3, r2
 40e:	d1fc      	bne.n	40a <STACK_SIZE+0xa>
		/* Wait for reset to complete */
	}
}
 410:	4770      	bx	lr
 412:	46c0      	nop			; (mov r8, r8)
 414:	40000400 	.word	0x40000400
 418:	40000c00 	.word	0x40000c00

0000041c <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
 41c:	b570      	push	{r4, r5, r6, lr}
 41e:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
 420:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
 422:	780d      	ldrb	r5, [r1, #0]
 424:	022d      	lsls	r5, r5, #8
 426:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
 428:	784b      	ldrb	r3, [r1, #1]
 42a:	2b00      	cmp	r3, #0
 42c:	d002      	beq.n	434 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
 42e:	2380      	movs	r3, #128	; 0x80
 430:	02db      	lsls	r3, r3, #11
 432:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
 434:	7a4b      	ldrb	r3, [r1, #9]
 436:	2b00      	cmp	r3, #0
 438:	d002      	beq.n	440 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
 43a:	2380      	movs	r3, #128	; 0x80
 43c:	031b      	lsls	r3, r3, #12
 43e:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
 440:	6848      	ldr	r0, [r1, #4]
 442:	2801      	cmp	r0, #1
 444:	d910      	bls.n	468 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
 446:	1e43      	subs	r3, r0, #1
 448:	4218      	tst	r0, r3
 44a:	d134      	bne.n	4b6 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
 44c:	2802      	cmp	r0, #2
 44e:	d930      	bls.n	4b2 <system_gclk_gen_set_config+0x96>
 450:	2302      	movs	r3, #2
 452:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
 454:	3201      	adds	r2, #1
						mask <<= 1) {
 456:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
 458:	4298      	cmp	r0, r3
 45a:	d8fb      	bhi.n	454 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
 45c:	0212      	lsls	r2, r2, #8
 45e:	4332      	orrs	r2, r6
 460:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
 462:	2380      	movs	r3, #128	; 0x80
 464:	035b      	lsls	r3, r3, #13
 466:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
 468:	7a0b      	ldrb	r3, [r1, #8]
 46a:	2b00      	cmp	r3, #0
 46c:	d002      	beq.n	474 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
 46e:	2380      	movs	r3, #128	; 0x80
 470:	039b      	lsls	r3, r3, #14
 472:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 474:	4a13      	ldr	r2, [pc, #76]	; (4c4 <system_gclk_gen_set_config+0xa8>)
 476:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
 478:	b25b      	sxtb	r3, r3
 47a:	2b00      	cmp	r3, #0
 47c:	dbfb      	blt.n	476 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
 47e:	4b12      	ldr	r3, [pc, #72]	; (4c8 <system_gclk_gen_set_config+0xac>)
 480:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
 482:	4b12      	ldr	r3, [pc, #72]	; (4cc <system_gclk_gen_set_config+0xb0>)
 484:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 486:	4a0f      	ldr	r2, [pc, #60]	; (4c4 <system_gclk_gen_set_config+0xa8>)
 488:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
 48a:	b25b      	sxtb	r3, r3
 48c:	2b00      	cmp	r3, #0
 48e:	dbfb      	blt.n	488 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
 490:	4b0c      	ldr	r3, [pc, #48]	; (4c4 <system_gclk_gen_set_config+0xa8>)
 492:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 494:	001a      	movs	r2, r3
 496:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
 498:	b25b      	sxtb	r3, r3
 49a:	2b00      	cmp	r3, #0
 49c:	dbfb      	blt.n	496 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
 49e:	4a09      	ldr	r2, [pc, #36]	; (4c4 <system_gclk_gen_set_config+0xa8>)
 4a0:	6853      	ldr	r3, [r2, #4]
 4a2:	2180      	movs	r1, #128	; 0x80
 4a4:	0249      	lsls	r1, r1, #9
 4a6:	400b      	ands	r3, r1
 4a8:	431d      	orrs	r5, r3
 4aa:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
 4ac:	4b08      	ldr	r3, [pc, #32]	; (4d0 <system_gclk_gen_set_config+0xb4>)
 4ae:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 4b0:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
 4b2:	2200      	movs	r2, #0
 4b4:	e7d2      	b.n	45c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
 4b6:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
 4b8:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
 4ba:	2380      	movs	r3, #128	; 0x80
 4bc:	029b      	lsls	r3, r3, #10
 4be:	431d      	orrs	r5, r3
 4c0:	e7d2      	b.n	468 <system_gclk_gen_set_config+0x4c>
 4c2:	46c0      	nop			; (mov r8, r8)
 4c4:	40000c00 	.word	0x40000c00
 4c8:	000000ed 	.word	0x000000ed
 4cc:	40000c08 	.word	0x40000c08
 4d0:	0000012d 	.word	0x0000012d

000004d4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
 4d4:	b510      	push	{r4, lr}
 4d6:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 4d8:	4a0b      	ldr	r2, [pc, #44]	; (508 <system_gclk_gen_enable+0x34>)
 4da:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
 4dc:	b25b      	sxtb	r3, r3
 4de:	2b00      	cmp	r3, #0
 4e0:	dbfb      	blt.n	4da <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
 4e2:	4b0a      	ldr	r3, [pc, #40]	; (50c <system_gclk_gen_enable+0x38>)
 4e4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
 4e6:	4b0a      	ldr	r3, [pc, #40]	; (510 <system_gclk_gen_enable+0x3c>)
 4e8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
 4ea:	4a07      	ldr	r2, [pc, #28]	; (508 <system_gclk_gen_enable+0x34>)
 4ec:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
 4ee:	b25b      	sxtb	r3, r3
 4f0:	2b00      	cmp	r3, #0
 4f2:	dbfb      	blt.n	4ec <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
 4f4:	4a04      	ldr	r2, [pc, #16]	; (508 <system_gclk_gen_enable+0x34>)
 4f6:	6851      	ldr	r1, [r2, #4]
 4f8:	2380      	movs	r3, #128	; 0x80
 4fa:	025b      	lsls	r3, r3, #9
 4fc:	430b      	orrs	r3, r1
 4fe:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
 500:	4b04      	ldr	r3, [pc, #16]	; (514 <system_gclk_gen_enable+0x40>)
 502:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 504:	bd10      	pop	{r4, pc}
 506:	46c0      	nop			; (mov r8, r8)
 508:	40000c00 	.word	0x40000c00
 50c:	000000ed 	.word	0x000000ed
 510:	40000c04 	.word	0x40000c04
 514:	0000012d 	.word	0x0000012d

00000518 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
 518:	b510      	push	{r4, lr}
 51a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
 51c:	4b0f      	ldr	r3, [pc, #60]	; (55c <system_gclk_chan_disable+0x44>)
 51e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
 520:	4b0f      	ldr	r3, [pc, #60]	; (560 <system_gclk_chan_disable+0x48>)
 522:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
 524:	4a0f      	ldr	r2, [pc, #60]	; (564 <system_gclk_chan_disable+0x4c>)
 526:	8853      	ldrh	r3, [r2, #2]
 528:	051b      	lsls	r3, r3, #20
 52a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
 52c:	8853      	ldrh	r3, [r2, #2]
 52e:	490e      	ldr	r1, [pc, #56]	; (568 <system_gclk_chan_disable+0x50>)
 530:	400b      	ands	r3, r1
 532:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
 534:	8853      	ldrh	r3, [r2, #2]
 536:	490d      	ldr	r1, [pc, #52]	; (56c <system_gclk_chan_disable+0x54>)
 538:	400b      	ands	r3, r1
 53a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
 53c:	0011      	movs	r1, r2
 53e:	2280      	movs	r2, #128	; 0x80
 540:	01d2      	lsls	r2, r2, #7
 542:	884b      	ldrh	r3, [r1, #2]
 544:	4213      	tst	r3, r2
 546:	d1fc      	bne.n	542 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
 548:	4906      	ldr	r1, [pc, #24]	; (564 <system_gclk_chan_disable+0x4c>)
 54a:	884a      	ldrh	r2, [r1, #2]
 54c:	0203      	lsls	r3, r0, #8
 54e:	4806      	ldr	r0, [pc, #24]	; (568 <system_gclk_chan_disable+0x50>)
 550:	4002      	ands	r2, r0
 552:	4313      	orrs	r3, r2
 554:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
 556:	4b06      	ldr	r3, [pc, #24]	; (570 <system_gclk_chan_disable+0x58>)
 558:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 55a:	bd10      	pop	{r4, pc}
 55c:	000000ed 	.word	0x000000ed
 560:	40000c02 	.word	0x40000c02
 564:	40000c00 	.word	0x40000c00
 568:	fffff0ff 	.word	0xfffff0ff
 56c:	ffffbfff 	.word	0xffffbfff
 570:	0000012d 	.word	0x0000012d

00000574 <system_gclk_chan_set_config>:
{
 574:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
 576:	780c      	ldrb	r4, [r1, #0]
 578:	0224      	lsls	r4, r4, #8
 57a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
 57c:	4b02      	ldr	r3, [pc, #8]	; (588 <system_gclk_chan_set_config+0x14>)
 57e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
 580:	b2a4      	uxth	r4, r4
 582:	4b02      	ldr	r3, [pc, #8]	; (58c <system_gclk_chan_set_config+0x18>)
 584:	805c      	strh	r4, [r3, #2]
}
 586:	bd10      	pop	{r4, pc}
 588:	00000519 	.word	0x00000519
 58c:	40000c00 	.word	0x40000c00

00000590 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
 590:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
 592:	78d3      	ldrb	r3, [r2, #3]
 594:	2b00      	cmp	r3, #0
 596:	d135      	bne.n	604 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
 598:	7813      	ldrb	r3, [r2, #0]
 59a:	2b80      	cmp	r3, #128	; 0x80
 59c:	d029      	beq.n	5f2 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
 59e:	061b      	lsls	r3, r3, #24
 5a0:	2480      	movs	r4, #128	; 0x80
 5a2:	0264      	lsls	r4, r4, #9
 5a4:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
 5a6:	7854      	ldrb	r4, [r2, #1]
 5a8:	2502      	movs	r5, #2
 5aa:	43ac      	bics	r4, r5
 5ac:	d106      	bne.n	5bc <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
 5ae:	7894      	ldrb	r4, [r2, #2]
 5b0:	2c00      	cmp	r4, #0
 5b2:	d120      	bne.n	5f6 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
 5b4:	2480      	movs	r4, #128	; 0x80
 5b6:	02a4      	lsls	r4, r4, #10
 5b8:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
 5ba:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
 5bc:	7854      	ldrb	r4, [r2, #1]
 5be:	3c01      	subs	r4, #1
 5c0:	2c01      	cmp	r4, #1
 5c2:	d91c      	bls.n	5fe <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
 5c4:	040d      	lsls	r5, r1, #16
 5c6:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
 5c8:	24a0      	movs	r4, #160	; 0xa0
 5ca:	05e4      	lsls	r4, r4, #23
 5cc:	432c      	orrs	r4, r5
 5ce:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 5d0:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
 5d2:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
 5d4:	24d0      	movs	r4, #208	; 0xd0
 5d6:	0624      	lsls	r4, r4, #24
 5d8:	432c      	orrs	r4, r5
 5da:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 5dc:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
 5de:	78d4      	ldrb	r4, [r2, #3]
 5e0:	2c00      	cmp	r4, #0
 5e2:	d122      	bne.n	62a <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
 5e4:	035b      	lsls	r3, r3, #13
 5e6:	d51c      	bpl.n	622 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
 5e8:	7893      	ldrb	r3, [r2, #2]
 5ea:	2b01      	cmp	r3, #1
 5ec:	d01e      	beq.n	62c <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
 5ee:	6141      	str	r1, [r0, #20]
 5f0:	e017      	b.n	622 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
 5f2:	2300      	movs	r3, #0
 5f4:	e7d7      	b.n	5a6 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
 5f6:	24c0      	movs	r4, #192	; 0xc0
 5f8:	02e4      	lsls	r4, r4, #11
 5fa:	4323      	orrs	r3, r4
 5fc:	e7dd      	b.n	5ba <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
 5fe:	4c0d      	ldr	r4, [pc, #52]	; (634 <_system_pinmux_config+0xa4>)
 600:	4023      	ands	r3, r4
 602:	e7df      	b.n	5c4 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
 604:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
 606:	040c      	lsls	r4, r1, #16
 608:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
 60a:	23a0      	movs	r3, #160	; 0xa0
 60c:	05db      	lsls	r3, r3, #23
 60e:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 610:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
 612:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
 614:	23d0      	movs	r3, #208	; 0xd0
 616:	061b      	lsls	r3, r3, #24
 618:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 61a:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
 61c:	78d3      	ldrb	r3, [r2, #3]
 61e:	2b00      	cmp	r3, #0
 620:	d103      	bne.n	62a <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
 622:	7853      	ldrb	r3, [r2, #1]
 624:	3b01      	subs	r3, #1
 626:	2b01      	cmp	r3, #1
 628:	d902      	bls.n	630 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
 62a:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
 62c:	6181      	str	r1, [r0, #24]
 62e:	e7f8      	b.n	622 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
 630:	6081      	str	r1, [r0, #8]
}
 632:	e7fa      	b.n	62a <_system_pinmux_config+0x9a>
 634:	fffbffff 	.word	0xfffbffff

00000638 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
 638:	b510      	push	{r4, lr}
 63a:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
 63c:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
 63e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
 640:	2900      	cmp	r1, #0
 642:	d104      	bne.n	64e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
 644:	0943      	lsrs	r3, r0, #5
 646:	01db      	lsls	r3, r3, #7
 648:	4905      	ldr	r1, [pc, #20]	; (660 <system_pinmux_pin_set_config+0x28>)
 64a:	468c      	mov	ip, r1
 64c:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
 64e:	241f      	movs	r4, #31
 650:	4020      	ands	r0, r4
 652:	2101      	movs	r1, #1
 654:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
 656:	0018      	movs	r0, r3
 658:	4b02      	ldr	r3, [pc, #8]	; (664 <system_pinmux_pin_set_config+0x2c>)
 65a:	4798      	blx	r3
}
 65c:	bd10      	pop	{r4, pc}
 65e:	46c0      	nop			; (mov r8, r8)
 660:	41004400 	.word	0x41004400
 664:	00000591 	.word	0x00000591

00000668 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
 668:	4770      	bx	lr
	...

0000066c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
 66c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
 66e:	4b05      	ldr	r3, [pc, #20]	; (684 <system_init+0x18>)
 670:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
 672:	4b05      	ldr	r3, [pc, #20]	; (688 <system_init+0x1c>)
 674:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
 676:	4b05      	ldr	r3, [pc, #20]	; (68c <system_init+0x20>)
 678:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
 67a:	4b05      	ldr	r3, [pc, #20]	; (690 <system_init+0x24>)
 67c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
 67e:	4b05      	ldr	r3, [pc, #20]	; (694 <system_init+0x28>)
 680:	4798      	blx	r3
}
 682:	bd10      	pop	{r4, pc}
 684:	00000361 	.word	0x00000361
 688:	0000015d 	.word	0x0000015d
 68c:	00000669 	.word	0x00000669
 690:	00000669 	.word	0x00000669
 694:	00000669 	.word	0x00000669

00000698 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 698:	e7fe      	b.n	698 <Dummy_Handler>
	...

0000069c <Reset_Handler>:
{
 69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
 69e:	4a2a      	ldr	r2, [pc, #168]	; (748 <Reset_Handler+0xac>)
 6a0:	4b2a      	ldr	r3, [pc, #168]	; (74c <Reset_Handler+0xb0>)
 6a2:	429a      	cmp	r2, r3
 6a4:	d011      	beq.n	6ca <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 6a6:	001a      	movs	r2, r3
 6a8:	4b29      	ldr	r3, [pc, #164]	; (750 <Reset_Handler+0xb4>)
 6aa:	429a      	cmp	r2, r3
 6ac:	d20d      	bcs.n	6ca <Reset_Handler+0x2e>
 6ae:	4a29      	ldr	r2, [pc, #164]	; (754 <Reset_Handler+0xb8>)
 6b0:	3303      	adds	r3, #3
 6b2:	1a9b      	subs	r3, r3, r2
 6b4:	089b      	lsrs	r3, r3, #2
 6b6:	3301      	adds	r3, #1
 6b8:	009b      	lsls	r3, r3, #2
 6ba:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 6bc:	4823      	ldr	r0, [pc, #140]	; (74c <Reset_Handler+0xb0>)
 6be:	4922      	ldr	r1, [pc, #136]	; (748 <Reset_Handler+0xac>)
 6c0:	588c      	ldr	r4, [r1, r2]
 6c2:	5084      	str	r4, [r0, r2]
 6c4:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 6c6:	429a      	cmp	r2, r3
 6c8:	d1fa      	bne.n	6c0 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 6ca:	4a23      	ldr	r2, [pc, #140]	; (758 <Reset_Handler+0xbc>)
 6cc:	4b23      	ldr	r3, [pc, #140]	; (75c <Reset_Handler+0xc0>)
 6ce:	429a      	cmp	r2, r3
 6d0:	d20a      	bcs.n	6e8 <Reset_Handler+0x4c>
 6d2:	43d3      	mvns	r3, r2
 6d4:	4921      	ldr	r1, [pc, #132]	; (75c <Reset_Handler+0xc0>)
 6d6:	185b      	adds	r3, r3, r1
 6d8:	2103      	movs	r1, #3
 6da:	438b      	bics	r3, r1
 6dc:	3304      	adds	r3, #4
 6de:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 6e0:	2100      	movs	r1, #0
 6e2:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 6e4:	4293      	cmp	r3, r2
 6e6:	d1fc      	bne.n	6e2 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 6e8:	4a1d      	ldr	r2, [pc, #116]	; (760 <Reset_Handler+0xc4>)
 6ea:	21ff      	movs	r1, #255	; 0xff
 6ec:	4b1d      	ldr	r3, [pc, #116]	; (764 <Reset_Handler+0xc8>)
 6ee:	438b      	bics	r3, r1
 6f0:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
 6f2:	39fd      	subs	r1, #253	; 0xfd
 6f4:	2390      	movs	r3, #144	; 0x90
 6f6:	005b      	lsls	r3, r3, #1
 6f8:	4a1b      	ldr	r2, [pc, #108]	; (768 <Reset_Handler+0xcc>)
 6fa:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
 6fc:	4a1b      	ldr	r2, [pc, #108]	; (76c <Reset_Handler+0xd0>)
 6fe:	78d3      	ldrb	r3, [r2, #3]
 700:	2503      	movs	r5, #3
 702:	43ab      	bics	r3, r5
 704:	2402      	movs	r4, #2
 706:	4323      	orrs	r3, r4
 708:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
 70a:	78d3      	ldrb	r3, [r2, #3]
 70c:	270c      	movs	r7, #12
 70e:	43bb      	bics	r3, r7
 710:	2608      	movs	r6, #8
 712:	4333      	orrs	r3, r6
 714:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
 716:	4b16      	ldr	r3, [pc, #88]	; (770 <Reset_Handler+0xd4>)
 718:	7b98      	ldrb	r0, [r3, #14]
 71a:	2230      	movs	r2, #48	; 0x30
 71c:	4390      	bics	r0, r2
 71e:	2220      	movs	r2, #32
 720:	4310      	orrs	r0, r2
 722:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
 724:	7b99      	ldrb	r1, [r3, #14]
 726:	43b9      	bics	r1, r7
 728:	4331      	orrs	r1, r6
 72a:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
 72c:	7b9a      	ldrb	r2, [r3, #14]
 72e:	43aa      	bics	r2, r5
 730:	4322      	orrs	r2, r4
 732:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
 734:	4a0f      	ldr	r2, [pc, #60]	; (774 <Reset_Handler+0xd8>)
 736:	6853      	ldr	r3, [r2, #4]
 738:	2180      	movs	r1, #128	; 0x80
 73a:	430b      	orrs	r3, r1
 73c:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 73e:	4b0e      	ldr	r3, [pc, #56]	; (778 <Reset_Handler+0xdc>)
 740:	4798      	blx	r3
        main();
 742:	4b0e      	ldr	r3, [pc, #56]	; (77c <Reset_Handler+0xe0>)
 744:	4798      	blx	r3
 746:	e7fe      	b.n	746 <Reset_Handler+0xaa>
 748:	0000086c 	.word	0x0000086c
 74c:	20000000 	.word	0x20000000
 750:	20000004 	.word	0x20000004
 754:	20000004 	.word	0x20000004
 758:	20000004 	.word	0x20000004
 75c:	20000044 	.word	0x20000044
 760:	e000ed00 	.word	0xe000ed00
 764:	00000000 	.word	0x00000000
 768:	41007000 	.word	0x41007000
 76c:	41005000 	.word	0x41005000
 770:	41004800 	.word	0x41004800
 774:	41004000 	.word	0x41004000
 778:	000007e1 	.word	0x000007e1
 77c:	000007a1 	.word	0x000007a1

00000780 <configure_port_pins>:

#include <asf.h>

void configure_port_pins(void)
{
 780:	b500      	push	{lr}
 782:	b083      	sub	sp, #12
	config->direction  = PORT_PIN_DIR_INPUT;
 784:	a901      	add	r1, sp, #4
 786:	2300      	movs	r3, #0
 788:	700b      	strb	r3, [r1, #0]
	config->powersave  = false;
 78a:	708b      	strb	r3, [r1, #2]
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
 78c:	3302      	adds	r3, #2
 78e:	704b      	strb	r3, [r1, #1]
	port_pin_set_config(PIN_PA27, &config_port_pin);
 790:	201b      	movs	r0, #27
 792:	4b02      	ldr	r3, [pc, #8]	; (79c <configure_port_pins+0x1c>)
 794:	4798      	blx	r3
	
}
 796:	b003      	add	sp, #12
 798:	bd00      	pop	{pc}
 79a:	46c0      	nop			; (mov r8, r8)
 79c:	00000259 	.word	0x00000259

000007a0 <main>:




int main(void)
{
 7a0:	b510      	push	{r4, lr}
	system_init();
 7a2:	4b0b      	ldr	r3, [pc, #44]	; (7d0 <main+0x30>)
 7a4:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
 7a6:	2201      	movs	r2, #1
 7a8:	4b0a      	ldr	r3, [pc, #40]	; (7d4 <main+0x34>)
 7aa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 7ac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
 7b0:	b662      	cpsie	i
	system_interrupt_enable_global();
	configure_port_pins();
 7b2:	4b09      	ldr	r3, [pc, #36]	; (7d8 <main+0x38>)
 7b4:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
 7b6:	4b09      	ldr	r3, [pc, #36]	; (7dc <main+0x3c>)
 7b8:	2080      	movs	r0, #128	; 0x80
 7ba:	0500      	lsls	r0, r0, #20
		port_base->OUTSET.reg = pin_mask;
 7bc:	2180      	movs	r1, #128	; 0x80
 7be:	0249      	lsls	r1, r1, #9
 7c0:	e000      	b.n	7c4 <main+0x24>
 7c2:	6199      	str	r1, [r3, #24]
	return (port_base->IN.reg & pin_mask);
 7c4:	6a1a      	ldr	r2, [r3, #32]
	
    while (true) {
	    bool pin_state = port_pin_get_input_level(PIN_PA27);
	    if (pin_state){
 7c6:	4202      	tst	r2, r0
 7c8:	d0fb      	beq.n	7c2 <main+0x22>
	} else {
		port_base->OUTCLR.reg = pin_mask;
 7ca:	6159      	str	r1, [r3, #20]
 7cc:	e7fa      	b.n	7c4 <main+0x24>
 7ce:	46c0      	nop			; (mov r8, r8)
 7d0:	0000066d 	.word	0x0000066d
 7d4:	20000000 	.word	0x20000000
 7d8:	00000781 	.word	0x00000781
 7dc:	41004400 	.word	0x41004400

000007e0 <__libc_init_array>:
 7e0:	b570      	push	{r4, r5, r6, lr}
 7e2:	2600      	movs	r6, #0
 7e4:	4d0c      	ldr	r5, [pc, #48]	; (818 <__libc_init_array+0x38>)
 7e6:	4c0d      	ldr	r4, [pc, #52]	; (81c <__libc_init_array+0x3c>)
 7e8:	1b64      	subs	r4, r4, r5
 7ea:	10a4      	asrs	r4, r4, #2
 7ec:	42a6      	cmp	r6, r4
 7ee:	d109      	bne.n	804 <__libc_init_array+0x24>
 7f0:	2600      	movs	r6, #0
 7f2:	f000 f82b 	bl	84c <_init>
 7f6:	4d0a      	ldr	r5, [pc, #40]	; (820 <__libc_init_array+0x40>)
 7f8:	4c0a      	ldr	r4, [pc, #40]	; (824 <__libc_init_array+0x44>)
 7fa:	1b64      	subs	r4, r4, r5
 7fc:	10a4      	asrs	r4, r4, #2
 7fe:	42a6      	cmp	r6, r4
 800:	d105      	bne.n	80e <__libc_init_array+0x2e>
 802:	bd70      	pop	{r4, r5, r6, pc}
 804:	00b3      	lsls	r3, r6, #2
 806:	58eb      	ldr	r3, [r5, r3]
 808:	4798      	blx	r3
 80a:	3601      	adds	r6, #1
 80c:	e7ee      	b.n	7ec <__libc_init_array+0xc>
 80e:	00b3      	lsls	r3, r6, #2
 810:	58eb      	ldr	r3, [r5, r3]
 812:	4798      	blx	r3
 814:	3601      	adds	r6, #1
 816:	e7f2      	b.n	7fe <__libc_init_array+0x1e>
 818:	00000858 	.word	0x00000858
 81c:	00000858 	.word	0x00000858
 820:	00000858 	.word	0x00000858
 824:	0000085c 	.word	0x0000085c
 828:	000002e4 	.word	0x000002e4
 82c:	000002c4 	.word	0x000002c4
 830:	000002c4 	.word	0x000002c4
 834:	00000350 	.word	0x00000350
 838:	000002d6 	.word	0x000002d6
 83c:	000002f2 	.word	0x000002f2
 840:	000002c8 	.word	0x000002c8
 844:	00000300 	.word	0x00000300
 848:	00000340 	.word	0x00000340

0000084c <_init>:
 84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 84e:	46c0      	nop			; (mov r8, r8)
 850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 852:	bc08      	pop	{r3}
 854:	469e      	mov	lr, r3
 856:	4770      	bx	lr

00000858 <__init_array_start>:
 858:	000000b5 	.word	0x000000b5

0000085c <_fini>:
 85c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 85e:	46c0      	nop			; (mov r8, r8)
 860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 862:	bc08      	pop	{r3}
 864:	469e      	mov	lr, r3
 866:	4770      	bx	lr

00000868 <__fini_array_start>:
 868:	0000008d 	.word	0x0000008d
