{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:14:44 2022 " "Info: Processing started: Fri Jan 07 19:14:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off acquisition_cap -c acquisition_cap " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off acquisition_cap -c acquisition_cap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/cap_mae.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/cap_mae.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap_mae-ar " "Info: Found design unit 1: cap_mae-ar" {  } { { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cap_mae " "Info: Found entity 1: cap_mae" {  } { { "../../package_BE/cap_mae.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cap_mae.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/timer_1s.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/timer_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_1s-ar " "Info: Found design unit 1: timer_1s-ar" {  } { { "../../package_BE/timer_1s.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/timer_1s.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer_1s " "Info: Found entity 1: timer_1s" {  } { { "../../package_BE/timer_1s.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/timer_1s.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/cpt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/cpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt-ar " "Info: Found design unit 1: cpt-ar" {  } { { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt " "Info: Found entity 1: cpt" {  } { { "../../package_BE/cpt.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/cpt.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/prediv_us.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/prediv_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prediv_us-ar " "Info: Found design unit 1: prediv_us-ar" {  } { { "../../package_BE/prediv_us.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/prediv_us.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prediv_us " "Info: Found entity 1: prediv_us" {  } { { "../../package_BE/prediv_us.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/prediv_us.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/package_be.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/package_be.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 package_BE " "Info: Found design unit 1: package_BE" {  } { { "../../package_BE/package_BE.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/package_BE.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acquisition_cap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file acquisition_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acquisition_cap-ar " "Info: Found design unit 1: acquisition_cap-ar" {  } { { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 acquisition_cap " "Info: Found entity 1: acquisition_cap" {  } { { "acquisition_cap.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/bascule_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /m2 eea sme/boulfani_boudounet/be_vhdl_boulfani_boudounet/be/package_be/bascule_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_D-ar " "Info: Found design unit 1: bascule_D-ar" {  } { { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bascule_D " "Info: Found entity 1: bascule_D" {  } { { "../../package_BE/bascule_D.vhd" "" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/package_BE/bascule_D.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "acquisition_cap " "Info: Elaborating entity \"acquisition_cap\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpt cpt:compteur " "Info: Elaborating entity \"cpt\" for hierarchy \"cpt:compteur\"" {  } { { "acquisition_cap.vhd" "compteur" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediv_us prediv_us:prediviseur " "Info: Elaborating entity \"prediv_us\" for hierarchy \"prediv_us:prediviseur\"" {  } { { "acquisition_cap.vhd" "prediviseur" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1s timer_1s:timer " "Info: Elaborating entity \"timer_1s\" for hierarchy \"timer_1s:timer\"" {  } { { "acquisition_cap.vhd" "timer" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap_mae cap_mae:MAE " "Info: Elaborating entity \"cap_mae\" for hierarchy \"cap_mae:MAE\"" {  } { { "acquisition_cap.vhd" "MAE" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_D bascule_D:bascule " "Info: Elaborating entity \"bascule_D\" for hierarchy \"bascule_D:bascule\"" {  } { { "acquisition_cap.vhd" "bascule" { Text "D:/M2 EEA SME/Boulfani_Boudounet/BE_VHDL_Boulfani_Boudounet/BE/acquisition_cap/Q9/acquisition_cap.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Info: Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Info: Implemented 129 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:14:45 2022 " "Info: Processing ended: Fri Jan 07 19:14:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
