{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549310129051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549310129066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 04 14:55:28 2019 " "Processing started: Mon Feb 04 14:55:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549310129066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310129066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310129066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1549310130629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1549310130629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310140191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310140191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310140348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310140348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 4 4 " "Found 4 design units, including 4 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310140535 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_count " "Found entity 2: pc_count" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310140535 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310140535 ""} { "Info" "ISGN_ENTITY_NAME" "4 regn " "Found entity 4: regn" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310140535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310140535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310140738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310140738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1549310141301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:U1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:U1\"" {  } { { "part3.v" "U1" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/part3.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310141348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:U3 " "Elaborating entity \"proc\" for hierarchy \"proc:U3\"" {  } { { "part3.v" "U3" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/part3.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310141410 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z proc.v(42) " "Verilog HDL Always Construct warning at proc.v(42): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549310141457 "|part3|proc:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN proc.v(42) " "Verilog HDL Always Construct warning at proc.v(42): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549310141457 "|part3|proc:U3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c proc.v(42) " "Verilog HDL Always Construct warning at proc.v(42): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1549310141457 "|part3|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z proc.v(77) " "Verilog HDL Always Construct warning at proc.v(77): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549310141457 "|part3|proc:U3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c proc.v(77) " "Verilog HDL Always Construct warning at proc.v(77): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 77 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1549310141457 "|part3|proc:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c proc.v(77) " "Inferred latch for \"c\" at proc.v(77)" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310141473 "|part3|proc:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z proc.v(77) " "Inferred latch for \"z\" at proc.v(77)" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310141473 "|part3|proc:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:U3\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"proc:U3\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310141504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U3\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"proc:U3\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310141567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_count proc:U3\|pc_count:pc " "Elaborating entity \"pc_count\" for hierarchy \"proc:U3\|pc_count:pc\"" {  } { { "proc.v" "pc" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310141707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:U3\|regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"proc:U3\|regn:reg_IR\"" {  } { { "proc.v" "reg_IR" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310141801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:U4 " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:U4\"" {  } { { "part3.v" "U4" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/part3.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310141910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:U4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310142223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:U4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:U4\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310142270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:U4\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:U4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1549310142270 ""}  } { { "inst_mem.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1549310142270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngj1 " "Found entity 1: altsyncram_ngj1" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/db/altsyncram_ngj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310142504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310142504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngj1 inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_ngj1:auto_generated " "Elaborating entity \"altsyncram_ngj1\" for hierarchy \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_ngj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310142535 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "240 512 0 1 1 " "240 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "272 511 " "Addresses ranging from 272 to 511 are not initialized" {  } { { "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.mif" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1549310142582 ""}  } { { "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.mif" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1549310142582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_scroll.v 2 2 " "Using design file seg7_scroll.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_scroll " "Found entity 1: seg7_scroll" {  } { { "seg7_scroll.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/seg7_scroll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310143973 ""} { "Info" "ISGN_ENTITY_NAME" "2 regne " "Found entity 2: regne" {  } { { "seg7_scroll.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/seg7_scroll.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1549310143973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1549310143973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_scroll seg7_scroll:U6 " "Elaborating entity \"seg7_scroll\" for hierarchy \"seg7_scroll:U6\"" {  } { { "part3.v" "U6" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/part3.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310144004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne seg7_scroll:U6\|regne:reg_R0 " "Elaborating entity \"regne\" for hierarchy \"seg7_scroll:U6\|regne:reg_R0\"" {  } { { "seg7_scroll.v" "reg_R0" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/seg7_scroll.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310144098 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1549310146317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:U3\|z " "Latch proc:U3\|z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:U3\|Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal proc:U3\|Tstep_Q.T5" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549310146363 ""}  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549310146363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:U3\|c " "Latch proc:U3\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:U3\|Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal proc:U3\|Tstep_Q.T4" {  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1549310146363 ""}  } { { "proc.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/proc.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1549310146363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1549310146676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1549310147582 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_ngj1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"inst_mem:U4\|altsyncram:altsyncram_component\|altsyncram_ngj1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/db/altsyncram_ngj1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/inst_mem.v" 85 0 0 } } { "part3.v" "" { Text "W:/Verilog/ECE243/Lab2/Design_Files-2/Processor_16bit_DE1-SoC/part3.v" 30 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310147598 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1549310148910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1549310148910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "528 " "Implemented 528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1549310149942 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1549310149942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "448 " "Implemented 448 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1549310149942 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1549310149942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1549310149942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549310150145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 04 14:55:50 2019 " "Processing ended: Mon Feb 04 14:55:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549310150145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549310150145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549310150145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1549310150145 ""}
