// Seed: 2263193480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  wor   id_0
    , id_8,
    output tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  tri1  id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
endmodule
