"filename", "language", "Verilog", "comment", "blank", "total"
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\sim\cache_2way_tb.v", "Verilog", 47, 0, 10, 57
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\sim\cache_way_tb.v", "Verilog", 41, 0, 8, 49
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_2way.v", "Verilog", 63, 0, 6, 69
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_controller.v", "Verilog", 0, 257, 24, 281
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_controller_tmp.v", "Verilog", 293, 12, 38, 343
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_ram.v", "Verilog", 35, 3, 7, 45
"c:\Users\Dell 7080\Desktop\Coding\MCPU\cache\src\cache_way.v", "Verilog", 68, 7, 11, 86
"Total", "-", 547, 279, 104, 930