simSeconds 0.063419071672
simTicks 63418996993.19251
finalTick 209346367886959.47
simFreq 1000002000000.0
hostSeconds 195.85822464000003
hostTickRate 323950287.80819494
hostMemory 52604063.09252801
simInsts 110000236.68055902
simOps 132145258.40346499
hostInstRate 561872.1383670002
hostOpRate 674983.3624120001
system.clk_domain.clock 1000.0019999999998
system.cpu_clk_domain.clock 500.0009999999999
system.cpu_voltage_domain.voltage 1.0000019999999998
system.l2.demandHits::switch_cpus.inst 805002.858147
system.l2.demandHits::switch_cpus.data 416474.07036600006
system.l2.demandHits::total 1221476.9285130003
system.l2.overallHits::switch_cpus.inst 805002.858147
system.l2.overallHits::switch_cpus.data 416474.07036600006
system.l2.overallHits::total 1221476.9285130003
system.l2.demandMisses::cpu.inst 3.5665659999999995
system.l2.demandMisses::cpu.data 5.406250999999999
system.l2.demandMisses::switch_cpus.inst 1314.0481660000003
system.l2.demandMisses::switch_cpus.data 145797.67954800001
system.l2.demandMisses::total 147111.72771399998
system.l2.overallMisses::cpu.inst 3.5665659999999995
system.l2.overallMisses::cpu.data 5.406250999999999
system.l2.overallMisses::switch_cpus.inst 1314.0481660000003
system.l2.overallMisses::switch_cpus.data 145797.67954800001
system.l2.overallMisses::total 147111.72771399998
system.l2.demandMissLatency::switch_cpus.inst 104830892.6995
system.l2.demandMissLatency::switch_cpus.data 12098360573.586498
system.l2.demandMissLatency::total 12203191466.286001
system.l2.overallMissLatency::switch_cpus.inst 104830892.6995
system.l2.overallMissLatency::switch_cpus.data 12098360573.586498
system.l2.overallMissLatency::total 12203191466.286001
system.l2.demandAccesses::cpu.inst 3.5665659999999995
system.l2.demandAccesses::cpu.data 5.406250999999999
system.l2.demandAccesses::switch_cpus.inst 806316.9063130001
system.l2.demandAccesses::switch_cpus.data 562271.7499139999
system.l2.demandAccesses::total 1368588.6562269998
system.l2.overallAccesses::cpu.inst 3.5665659999999995
system.l2.overallAccesses::cpu.data 5.406250999999999
system.l2.overallAccesses::switch_cpus.inst 806316.9063130001
system.l2.overallAccesses::switch_cpus.data 562271.7499139999
system.l2.overallAccesses::total 1368588.6562269998
system.l2.demandMissRate::cpu.inst 1.0000019999999998
system.l2.demandMissRate::cpu.data 1.0000019999999998
system.l2.demandMissRate::switch_cpus.inst 0.0016450822050000002
system.l2.demandMissRate::switch_cpus.data 0.260918561511
system.l2.demandMissRate::total 0.107550646635
system.l2.overallMissRate::cpu.inst 1.0000019999999998
system.l2.overallMissRate::cpu.data 1.0000019999999998
system.l2.overallMissRate::switch_cpus.inst 0.0016450822050000002
system.l2.overallMissRate::switch_cpus.data 0.260918561511
system.l2.overallMissRate::total 0.107550646635
system.l2.demandAvgMissLatency::switch_cpus.inst 83824.01118661674
system.l2.demandAvgMissLatency::switch_cpus.data 82980.92392679775
system.l2.demandAvgMissLatency::total 82950.304988068
system.l2.overallAvgMissLatency::switch_cpus.inst 83824.01118661674
system.l2.overallAvgMissLatency::switch_cpus.data 82980.92392679775
system.l2.overallAvgMissLatency::total 82950.304988068
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 10333.30693
system.l2.writebacks::total 10333.30693
system.l2.demandMshrMisses::switch_cpus.inst 1314.0481660000003
system.l2.demandMshrMisses::switch_cpus.data 145797.67954800001
system.l2.demandMshrMisses::total 147111.72771399998
system.l2.overallMshrMisses::switch_cpus.inst 1314.0481660000003
system.l2.overallMshrMisses::switch_cpus.data 145797.67954800001
system.l2.overallMshrMisses::total 147111.72771399998
system.l2.demandMshrMissLatency::switch_cpus.inst 91690411.0395
system.l2.demandMshrMissLatency::switch_cpus.data 10640383776.66938
system.l2.demandMshrMissLatency::total 10732074187.70888
system.l2.overallMshrMissLatency::switch_cpus.inst 91690411.0395
system.l2.overallMshrMissLatency::switch_cpus.data 10640383776.66938
system.l2.overallMshrMissLatency::total 10732074187.70888
system.l2.demandMshrMissRate::switch_cpus.inst 0.0016450822050000002
system.l2.demandMshrMissRate::switch_cpus.data 0.260918561511
system.l2.demandMshrMissRate::total 0.107550646635
system.l2.overallMshrMissRate::switch_cpus.inst 0.0016450822050000002
system.l2.overallMshrMissRate::switch_cpus.data 0.260918561511
system.l2.overallMshrMissRate::total 0.107550646635
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73823.99118661674
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72980.90389987151
system.l2.demandAvgMshrMissLatency::total 72950.28496134447
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73823.99118661674
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72980.90389987151
system.l2.overallAvgMshrMissLatency::total 72950.28496134447
system.l2.replacements 131757.641356
system.l2.ReadCleanReq.hits::switch_cpus.inst 805002.858147
system.l2.ReadCleanReq.hits::total 805002.858147
system.l2.ReadCleanReq.misses::cpu.inst 3.5665659999999995
system.l2.ReadCleanReq.misses::switch_cpus.inst 1314.0481660000003
system.l2.ReadCleanReq.misses::total 1314.0481660000003
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 104830892.6995
system.l2.ReadCleanReq.missLatency::total 104830892.6995
system.l2.ReadCleanReq.accesses::cpu.inst 3.5665659999999995
system.l2.ReadCleanReq.accesses::switch_cpus.inst 806316.9063130001
system.l2.ReadCleanReq.accesses::total 806316.9063130001
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000019999999998
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0016450822050000002
system.l2.ReadCleanReq.missRate::total 0.0016450822050000002
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83824.01118661674
system.l2.ReadCleanReq.avgMissLatency::total 83824.01118661674
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1314.0481660000003
system.l2.ReadCleanReq.mshrMisses::total 1314.0481660000003
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 91690411.0395
system.l2.ReadCleanReq.mshrMissLatency::total 91690411.0395
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0016450822050000002
system.l2.ReadCleanReq.mshrMissRate::total 0.0016450822050000002
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73823.99118661674
system.l2.ReadCleanReq.avgMshrMissLatency::total 73823.99118661674
system.l2.ReadExReq.hits::switch_cpus.data 65869.62208599999
system.l2.ReadExReq.hits::total 65869.62208599999
system.l2.ReadExReq.misses::cpu.data 1.103757
system.l2.ReadExReq.misses::switch_cpus.data 670.3346859999999
system.l2.ReadExReq.misses::total 670.670851
system.l2.ReadExReq.missLatency::switch_cpus.data 55039932.49900001
system.l2.ReadExReq.missLatency::total 55039932.49900001
system.l2.ReadExReq.accesses::cpu.data 1.103757
system.l2.ReadExReq.accesses::switch_cpus.data 66529.294484
system.l2.ReadExReq.accesses::total 66529.294484
system.l2.ReadExReq.missRate::cpu.data 0.6416759999999999
system.l2.ReadExReq.missRate::switch_cpus.data 0.011343700122
system.l2.ReadExReq.missRate::total 0.011394382463999998
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 83656.5443392203
system.l2.ReadExReq.avgMissLatency::total 82561.76773880623
system.l2.ReadExReq.mshrMisses::switch_cpus.data 670.3346859999999
system.l2.ReadExReq.mshrMisses::total 670.3346859999999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 48336584.20188
system.l2.ReadExReq.mshrMissLatency::total 48336584.20188
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.011343700122
system.l2.ReadExReq.mshrMissRate::total 0.01134344253
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 73656.52430847629
system.l2.ReadExReq.avgMshrMissLatency::total 73656.52430847629
system.l2.ReadSharedReq.hits::switch_cpus.data 350604.44828
system.l2.ReadSharedReq.hits::total 350604.44828
system.l2.ReadSharedReq.misses::cpu.data 4.302494000000001
system.l2.ReadSharedReq.misses::switch_cpus.data 145138.00715000005
system.l2.ReadSharedReq.misses::total 145138.00715000005
system.l2.ReadSharedReq.missLatency::switch_cpus.data 12044200712.079002
system.l2.ReadSharedReq.missLatency::total 12044200712.079002
system.l2.ReadSharedReq.accesses::cpu.data 4.302494000000001
system.l2.ReadSharedReq.accesses::switch_cpus.data 495742.45543000003
system.l2.ReadSharedReq.accesses::total 495742.45543000003
system.l2.ReadSharedReq.missRate::cpu.data 0.9005630000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.29514012410900003
system.l2.ReadSharedReq.missRate::total 0.29514012410900003
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82981.37613991518
system.l2.ReadSharedReq.avgMissLatency::total 82981.37613991518
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 145138.00715000005
system.l2.ReadSharedReq.mshrMisses::total 145138.00715000005
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 10592820640.579
system.l2.ReadSharedReq.mshrMissLatency::total 10592820640.579
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.29514012410900003
system.l2.ReadSharedReq.mshrMissRate::total 0.29514012410900003
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72981.3561399152
system.l2.ReadSharedReq.avgMshrMissLatency::total 72981.3561399152
system.l2.WritebackClean.hits::writebacks 806246.878011
system.l2.WritebackClean.hits::total 806246.878011
system.l2.WritebackClean.accesses::writebacks 806246.878011
system.l2.WritebackClean.accesses::total 806246.878011
system.l2.WritebackDirty.hits::writebacks 200628.34738800008
system.l2.WritebackDirty.hits::total 200628.34738800008
system.l2.WritebackDirty.accesses::writebacks 200628.34738800008
system.l2.WritebackDirty.accesses::total 200628.34738800008
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.l2.tags.tagsInUse 31529.70545145529
system.l2.tags.totalRefs 3016364.105391
system.l2.tags.sampledRefs 164525.706892
system.l2.tags.avgRefs 18.362857675642
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.2262586692630004
system.l2.tags.occupancies::cpu.data 2.9372230193970004
system.l2.tags.occupancies::switch_cpus.inst 462.633482014315
system.l2.tags.occupancies::switch_cpus.data 31014.630848061766
system.l2.tags.avgOccs::cpu.inst 3.739038500000001e-05
system.l2.tags.avgOccs::cpu.data 8.979127e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.014118367321999998
system.l2.tags.avgOccs::switch_cpus.data 0.946491453295
system.l2.tags.avgOccs::total 0.9622102832119999
system.l2.tags.occupanciesTaskId::1024 32768.065535999995
system.l2.tags.ageTaskId_1024::0 25.352764
system.l2.tags.ageTaskId_1024::1 221.10541
system.l2.tags.ageTaskId_1024::2 2120.2369349999994
system.l2.tags.ageTaskId_1024::3 20089.378151999997
system.l2.tags.ratioOccsTaskId::1024 1.0000019999999998
system.l2.tags.tagAccesses 22044322.886843998
system.l2.tags.dataAccesses 22044322.886843998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.mem_ctrls.avgPriority_writebacks::samples 10333.30693
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1314.0481660000003
system.mem_ctrls.avgPriority_switch_cpus.data::samples 145780.24349999998
system.mem_ctrls.priorityMinLatency 1.8750037500000003e-08
system.mem_ctrls.priorityMaxLatency 0.0097402632682385
system.mem_ctrls.numReadWriteTurnArounds 588.205021
system.mem_ctrls.numWriteReadTurnArounds 588.205021
system.mem_ctrls.numStayReadState 318832.426838
system.mem_ctrls.numStayWriteState 9737.189110999996
system.mem_ctrls.readReqs 147111.72771399998
system.mem_ctrls.writeReqs 10333.30693
system.mem_ctrls.readBursts 147111.72771399998
system.mem_ctrls.writeBursts 10333.30693
system.mem_ctrls.servicedByWrQ 17.436047999999996
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0345653300000002
system.mem_ctrls.avgWrQLen 24.37200348
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 147111.72771399998
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 10333.30693
system.mem_ctrls.rdQLenPdf::0 134962.739386
system.mem_ctrls.rdQLenPdf::1 11894.687339
system.mem_ctrls.rdQLenPdf::2 224.46950600000002
system.mem_ctrls.rdQLenPdf::3 10.779229999999998
system.mem_ctrls.rdQLenPdf::4 1.616205
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.000576
system.mem_ctrls.wrQLenPdf::1 0.09713699999999999
system.mem_ctrls.wrQLenPdf::2 0.09713699999999999
system.mem_ctrls.wrQLenPdf::3 0.311412
system.mem_ctrls.wrQLenPdf::4 0.35314500000000004
system.mem_ctrls.wrQLenPdf::5 0.380199
system.mem_ctrls.wrQLenPdf::6 0.423659
system.mem_ctrls.wrQLenPdf::7 0.47417000000000004
system.mem_ctrls.wrQLenPdf::8 0.709888
system.mem_ctrls.wrQLenPdf::9 0.7205370000000001
system.mem_ctrls.wrQLenPdf::10 0.735359
system.mem_ctrls.wrQLenPdf::11 0.735359
system.mem_ctrls.wrQLenPdf::12 0.735359
system.mem_ctrls.wrQLenPdf::13 0.735359
system.mem_ctrls.wrQLenPdf::14 0.735359
system.mem_ctrls.wrQLenPdf::15 446.289533
system.mem_ctrls.wrQLenPdf::16 455.002462
system.mem_ctrls.wrQLenPdf::17 586.648342
system.mem_ctrls.wrQLenPdf::18 589.0117619999999
system.mem_ctrls.wrQLenPdf::19 589.0160119999998
system.mem_ctrls.wrQLenPdf::20 589.087735
system.mem_ctrls.wrQLenPdf::21 588.977669
system.mem_ctrls.wrQLenPdf::22 589.059133
system.mem_ctrls.wrQLenPdf::23 589.1411669999999
system.mem_ctrls.wrQLenPdf::24 588.9060239999999
system.mem_ctrls.wrQLenPdf::25 589.1484229999999
system.mem_ctrls.wrQLenPdf::26 588.8418829999999
system.mem_ctrls.wrQLenPdf::27 589.7515159999999
system.mem_ctrls.wrQLenPdf::28 589.431182
system.mem_ctrls.wrQLenPdf::29 592.4605390000002
system.mem_ctrls.wrQLenPdf::30 588.822403
system.mem_ctrls.wrQLenPdf::31 588.246493
system.mem_ctrls.wrQLenPdf::32 588.209629
system.mem_ctrls.wrQLenPdf::33 0.00576
system.mem_ctrls.wrQLenPdf::34 0.00288
system.mem_ctrls.wrQLenPdf::35 0.000576
system.mem_ctrls.wrQLenPdf::36 0.000576
system.mem_ctrls.wrQLenPdf::37 0.000576
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1115.9070719999997
system.mem_ctrls.bytesReadSys 9415150.573695999
system.mem_ctrls.bytesWrittenSys 661331.64352
system.mem_ctrls.avgRdBWSys 148424485.0276861
system.mem_ctrls.avgWrBWSys 10446724.810248408
system.mem_ctrls.totGap 63339742903.5525
system.mem_ctrls.avgGap 402616.4529446
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 84099.08262400002
system.mem_ctrls.requestorReadBytes::switch_cpus.data 9329935.583999999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1322154.1685605426
system.mem_ctrls.requestorReadRate::switch_cpus.data 147084740.26545754
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1314.0481660000003
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 145797.67954800001
system.mem_ctrls.requestorWriteAccesses::writebacks 10333.30693
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 37653550.55375
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4638283091.779249
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 32657.165024280006
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31813.426356700005
system.mem_ctrls.requestorWriteAvgLat::writebacks 161090512.54162246
system.mem_ctrls.dram.bytesRead::cpu.inst 228.26022399999997
system.mem_ctrls.dram.bytesRead::cpu.data 346.00006399999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 84099.08262400002
system.mem_ctrls.dram.bytesRead::switch_cpus.data 9331051.491072001
system.mem_ctrls.dram.bytesRead::total 9415150.573695999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 228.26022399999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 84099.08262400002
system.mem_ctrls.dram.bytesInstRead::total 84099.08262400002
system.mem_ctrls.dram.bytesWritten::writebacks 661331.64352
system.mem_ctrls.dram.bytesWritten::total 661331.64352
system.mem_ctrls.dram.numReads::cpu.inst 3.5665659999999995
system.mem_ctrls.dram.numReads::cpu.data 5.406250999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 1314.0481660000003
system.mem_ctrls.dram.numReads::switch_cpus.data 145797.67954800001
system.mem_ctrls.dram.numReads::total 147111.72771399998
system.mem_ctrls.dram.numWrites::writebacks 10333.30693
system.mem_ctrls.dram.numWrites::total 10333.30693
system.mem_ctrls.dram.bwRead::cpu.inst 35033.774466
system.mem_ctrls.dram.bwRead::cpu.data 52600.767268
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1322154.2044740003
system.mem_ctrls.dram.bwRead::switch_cpus.data 147102331.02730903
system.mem_ctrls.dram.bwRead::total 148424484.89288497
system.mem_ctrls.dram.bwInstRead::cpu.inst 35033.774466
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1322154.2044740003
system.mem_ctrls.dram.bwInstRead::total 1322154.2044740003
system.mem_ctrls.dram.bwWrite::writebacks 10446724.847276999
system.mem_ctrls.dram.bwWrite::total 10446724.847276999
system.mem_ctrls.dram.bwTotal::writebacks 10446724.847276999
system.mem_ctrls.dram.bwTotal::cpu.inst 35033.774466
system.mem_ctrls.dram.bwTotal::cpu.data 52600.767268
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1322154.2044740003
system.mem_ctrls.dram.bwTotal::switch_cpus.data 147102331.02730903
system.mem_ctrls.dram.bwTotal::total 158871209.912993
system.mem_ctrls.dram.readBursts 147094.291666
system.mem_ctrls.dram.writeBursts 10316.269917
system.mem_ctrls.dram.perBankRdBursts::0 9309.430412
system.mem_ctrls.dram.perBankRdBursts::1 9550.294012
system.mem_ctrls.dram.perBankRdBursts::2 9202.91244
system.mem_ctrls.dram.perBankRdBursts::3 9354.378117999999
system.mem_ctrls.dram.perBankRdBursts::4 9290.065593000001
system.mem_ctrls.dram.perBankRdBursts::5 8960.778194
system.mem_ctrls.dram.perBankRdBursts::6 8465.71751
system.mem_ctrls.dram.perBankRdBursts::7 8805.849197000001
system.mem_ctrls.dram.perBankRdBursts::8 8978.825601
system.mem_ctrls.dram.perBankRdBursts::9 9084.499890000003
system.mem_ctrls.dram.perBankRdBursts::10 9200.795159000003
system.mem_ctrls.dram.perBankRdBursts::11 9188.450197000002
system.mem_ctrls.dram.perBankRdBursts::12 9436.319544999998
system.mem_ctrls.dram.perBankRdBursts::13 9440.498359
system.mem_ctrls.dram.perBankRdBursts::14 9580.992315
system.mem_ctrls.dram.perBankRdBursts::15 9244.485123999997
system.mem_ctrls.dram.perBankWrBursts::0 569.281756
system.mem_ctrls.dram.perBankWrBursts::1 691.0207369999999
system.mem_ctrls.dram.perBankWrBursts::2 677.353463
system.mem_ctrls.dram.perBankWrBursts::3 701.194338
system.mem_ctrls.dram.perBankWrBursts::4 665.3175960000001
system.mem_ctrls.dram.perBankWrBursts::5 668.5000309999999
system.mem_ctrls.dram.perBankWrBursts::6 578.5404410000001
system.mem_ctrls.dram.perBankWrBursts::7 650.770044
system.mem_ctrls.dram.perBankWrBursts::8 553.52042
system.mem_ctrls.dram.perBankWrBursts::9 670.9510080000001
system.mem_ctrls.dram.perBankWrBursts::10 606.338971
system.mem_ctrls.dram.perBankWrBursts::11 621.692564
system.mem_ctrls.dram.perBankWrBursts::12 711.5477560000002
system.mem_ctrls.dram.perBankWrBursts::13 713.5594
system.mem_ctrls.dram.perBankWrBursts::14 625.6087539999999
system.mem_ctrls.dram.perBankWrBursts::15 611.0726380000001
system.mem_ctrls.dram.totQLat 1917918673.5955
system.mem_ctrls.dram.totBusLat 735471458.33
system.mem_ctrls.dram.totMemAccLat 4675936642.333
system.mem_ctrls.dram.avgQLat 13037.01500335
system.mem_ctrls.dram.avgBusLat 5000.01
system.mem_ctrls.dram.avgMemAccLat 31787.052503349998
system.mem_ctrls.dram.readRowHits 81450.35140800002
system.mem_ctrls.dram.writeRowHits 1414.1100349999997
system.mem_ctrls.dram.readRowHitRate 55.37738449999998
system.mem_ctrls.dram.writeRowHitRate 11.92663245
system.mem_ctrls.dram.bytesPerActivate::samples 74545.78283099999
system.mem_ctrls.dram.bytesPerActivate::mean 135.32148303799903
system.mem_ctrls.dram.bytesPerActivate::gmean 104.29734122621903
system.mem_ctrls.dram.bytesPerActivate::stdev 121.354835242837
system.mem_ctrls.dram.bytesPerActivate::0-127 33539.527596
system.mem_ctrls.dram.bytesPerActivate::128-255 15063.853998999997
system.mem_ctrls.dram.bytesPerActivate::256-383 4607.303679000001
system.mem_ctrls.dram.bytesPerActivate::384-511 2765.251911
system.mem_ctrls.dram.bytesPerActivate::512-639 1145.493533
system.mem_ctrls.dram.bytesPerActivate::640-767 257.24038
system.mem_ctrls.dram.bytesPerActivate::768-895 81.18451900000001
system.mem_ctrls.dram.bytesPerActivate::896-1023 24.969007999999995
system.mem_ctrls.dram.bytesPerActivate::1024-1151 45.113331
system.mem_ctrls.dram.bytesPerActivate::total 74545.78283099999
system.mem_ctrls.dram.dramBytesRead 9414034.666624
system.mem_ctrls.dram.dramBytesWritten 660241.274688
system.mem_ctrls.dram.avgRdBW 148.40689436047302
system.mem_ctrls.dram.avgWrBW 10.429567516592998
system.mem_ctrls.dram.peakBW 12800.025599999999
system.mem_ctrls.dram.busUtil 1.24060379
system.mem_ctrls.dram.busUtilRead 1.1578952900000004
system.mem_ctrls.dram.busUtilWrite 0.08303948
system.mem_ctrls.dram.pageHitRate 52.64828173000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.mem_ctrls.dram.rank0.actEnergy 264052417.43202
system.mem_ctrls.dram.rank0.preEnergy 140347497.374865
system.mem_ctrls.dram.rank0.readEnergy 520787497.89864
system.mem_ctrls.dram.rank0.writeEnergy 27154327.27932
system.mem_ctrls.dram.rank0.refreshEnergy 5006206796.847361
system.mem_ctrls.dram.rank0.actBackEnergy 21987696733.763912
system.mem_ctrls.dram.rank0.preBackEnergy 5836927574.3880005
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33783172844.98411
system.mem_ctrls.dram.rank0.averagePower 532.691584299372
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 14984244076.01625
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2117719905.7864997
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 46317033011.38974
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 268206737.56757998
system.mem_ctrls.dram.rank1.preEnergy 142553748.46877995
system.mem_ctrls.dram.rank1.readEnergy 529465744.5966
system.mem_ctrls.dram.rank1.writeEnergy 26696601.687419996
system.mem_ctrls.dram.rank1.refreshEnergy 5006206796.847361
system.mem_ctrls.dram.rank1.actBackEnergy 22129552529.70471
system.mem_ctrls.dram.rank1.preBackEnergy 5717470147.94592
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33820152306.81838
system.mem_ctrls.dram.rank1.averagePower 533.2740453185389
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 14672343035.666502
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2117719592.5032496
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 46628934365.02274
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.membus.transDist::ReadResp 146452.05531599998
system.membus.transDist::WritebackDirty 10333.30693
system.membus.transDist::CleanEvict 120935.72424700002
system.membus.transDist::ReadExReq 670.670851
system.membus.transDist::ReadExResp 670.670851
system.membus.transDist::ReadSharedReq 146452.05531599998
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 425503.70823700004
system.membus.pktCount::total 425503.70823700004
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 10076482.217216
system.membus.pktSize::total 10076482.217216
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 147122.94934599998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 147122.94934599998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 147122.94934599998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.membus.reqLayer0.occupancy 358880619.3465
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 790176674.9987499
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 278391.980523
system.membus.snoop_filter.hitSingleRequests 131269.031177
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 126837994.45825198
system.switch_cpus.cpi 1.2680024948889999
system.switch_cpus.ipc 0.7887011126700001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 124353173.50184602
system.switch_cpus.instsIssued 123579861.50251901
system.switch_cpus.squashedInstsExamined 4218709.5672619995
system.switch_cpus.squashedOperandsExamined 1923008.134466
system.switch_cpus.numIssuedDist::samples 123608473.05844401
system.switch_cpus.numIssuedDist::mean 0.999833518764
system.switch_cpus.numIssuedDist::stdev 1.226857746012
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 58872688.339835994
system.switch_cpus.numIssuedDist::1 28683083.345382
system.switch_cpus.numIssuedDist::2 20471384.792571004
system.switch_cpus.numIssuedDist::3 11070771.650705997
system.switch_cpus.numIssuedDist::4 2762166.532915
system.switch_cpus.numIssuedDist::5 1184367.027027
system.switch_cpus.numIssuedDist::6 307551.139491
system.switch_cpus.numIssuedDist::7 125796.32799199999
system.switch_cpus.numIssuedDist::8 130663.90252400002
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000015999999999
system.switch_cpus.numIssuedDist::total 123608473.05844401
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 36954.806482
system.switch_cpus.statFuBusy::MemWrite 63208.49060399999
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19.938975999999993
system.switch_cpus.statIssuedInstType_0::IntAlu 72813906.782647
system.switch_cpus.statIssuedInstType_0::IntMult 217607.50884399994
system.switch_cpus.statIssuedInstType_0::IntDiv 6.962924
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 10.201917
system.switch_cpus.statIssuedInstType_0::FloatCvt 11.686594
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 58.04219800000001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 35.733971000000004
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 2449.808578
system.switch_cpus.statIssuedInstType_0::SimdCmp 4849.263037000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 2.928772
system.switch_cpus.statIssuedInstType_0::SimdMisc 5886.518134000001
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 26.169298
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27598578.388590004
system.switch_cpus.statIssuedInstType_0::MemWrite 22936411.568039
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 123579861.50251901
system.switch_cpus.issueRate 0.9743861641009999
system.switch_cpus.fuBusy 100163.297086
system.switch_cpus.fuBusyRate 0.000810249951
system.switch_cpus.intInstQueueReads 369989769.4303249
system.switch_cpus.intInstQueueWrites 128094238.878344
system.switch_cpus.intInstQueueWakeupAccesses 122499615.13855
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 878847.62331
system.switch_cpus.vecInstQueueWrites 477684.060036
system.switch_cpus.vecInstQueueWakeupAccesses 427424.183316
system.switch_cpus.intAluAccesses 123240586.78089601
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 439418.07973299996
system.switch_cpus.numSquashedInsts 492100.11985500006
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 742294.9989829999
system.switch_cpus.idleCycles 3229521.3998080003
system.switch_cpus.MemDepUnit__0.insertedLoads 27782487.602098003
system.switch_cpus.MemDepUnit__0.insertedStores 23048462.660320997
system.switch_cpus.MemDepUnit__0.conflictingLoads 10973600.262028001
system.switch_cpus.MemDepUnit__0.conflictingStores 24.205971999999996
system.switch_cpus.MemDepUnit__0.MDPLookups 27586396.476367
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 196091.12573099998
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 9965976.088099001
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 414405.60131399997
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1430380.702382
system.switch_cpus.branchPred.lookups_0::CallDirect 618457.510074
system.switch_cpus.branchPred.lookups_0::CallIndirect 850091.0699329998
system.switch_cpus.branchPred.lookups_0::DirectCond 13844335.946080005
system.switch_cpus.branchPred.lookups_0::DirectUncond 1809670.400706
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 324001.7073259999
system.switch_cpus.branchPred.lookups_0::total 18876937.336501
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 30824.951444000002
system.switch_cpus.branchPred.squashes_0::CallDirect 19619.026291
system.switch_cpus.branchPred.squashes_0::CallIndirect 49374.048858
system.switch_cpus.branchPred.squashes_0::DirectCond 427556.12117600004
system.switch_cpus.branchPred.squashes_0::DirectUncond 63554.29405299999
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 805.690162
system.switch_cpus.branchPred.squashes_0::total 591734.131984
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 7.959858999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 6893.259844000002
system.switch_cpus.branchPred.corrected_0::CallIndirect 166775.35643
system.switch_cpus.branchPred.corrected_0::DirectCond 72773.51589799998
system.switch_cpus.branchPred.corrected_0::DirectUncond 1636.309967
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 1085.3572540000002
system.switch_cpus.branchPred.corrected_0::total 249171.75925199996
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1399555.6850300003
system.switch_cpus.branchPred.committed_0::CallDirect 598838.2800140001
system.switch_cpus.branchPred.committed_0::CallIndirect 800717.024673
system.switch_cpus.branchPred.committed_0::DirectCond 13416778.037019998
system.switch_cpus.branchPred.committed_0::DirectUncond 1746116.168675
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 323196.31763899996
system.switch_cpus.branchPred.committed_0::total 18285201.513051003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.0
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6258.533176000003
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 166762.573563
system.switch_cpus.branchPred.mispredicted_0::DirectCond 70125.95211000001
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 1166.8289280000001
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 1079.816585
system.switch_cpus.branchPred.mispredicted_0::total 245393.70436200002
system.switch_cpus.branchPred.targetProvider_0::NoTarget 6646431.250595001
system.switch_cpus.branchPred.targetProvider_0::BTB 9660640.009278001
system.switch_cpus.branchPred.targetProvider_0::RAS 1430380.702382
system.switch_cpus.branchPred.targetProvider_0::Indirect 1139485.3742459998
system.switch_cpus.branchPred.targetProvider_0::total 18876937.336501
system.switch_cpus.branchPred.targetWrong_0::NoBranch 52953.63527000001
system.switch_cpus.branchPred.targetWrong_0::Return 29583.598162000006
system.switch_cpus.branchPred.targetWrong_0::CallDirect 7.959858999999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 166626.56596099996
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 249171.75925199996
system.switch_cpus.branchPred.condPredicted 13844335.946080005
system.switch_cpus.branchPred.condPredictedTaken 7305117.288719999
system.switch_cpus.branchPred.condIncorrect 249171.75925199996
system.switch_cpus.branchPred.predTakenBTBMiss 21181.359022
system.switch_cpus.branchPred.NotTakenMispredicted 219588.16108999998
system.switch_cpus.branchPred.TakenMispredicted 29583.598162000006
system.switch_cpus.branchPred.BTBLookups 18876937.336501
system.switch_cpus.branchPred.BTBUpdates 51719.487547000004
system.switch_cpus.branchPred.BTBHits 10960746.594296
system.switch_cpus.branchPred.BTBHitRatio 0.5805370349460002
system.switch_cpus.branchPred.BTBMispredicted 22804.626948999998
system.switch_cpus.branchPred.indirectLookups 1174092.777259
system.switch_cpus.branchPred.indirectHits 1139485.3742459998
system.switch_cpus.branchPred.indirectMisses 34607.403012999996
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1430380.702382
system.switch_cpus.branchPred.btb.lookups::CallDirect 618457.510074
system.switch_cpus.branchPred.btb.lookups::CallIndirect 850091.0699329998
system.switch_cpus.branchPred.btb.lookups::DirectCond 13844335.946080005
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1809670.400706
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 324001.7073259999
system.switch_cpus.branchPred.btb.lookups::total 18876937.336501
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1430380.702382
system.switch_cpus.branchPred.btb.misses::CallDirect 7263.480604999999
system.switch_cpus.branchPred.btb.misses::CallIndirect 850091.0699329998
system.switch_cpus.branchPred.btb.misses::DirectCond 5274833.141805
system.switch_cpus.branchPred.btb.misses::DirectUncond 29620.640153999993
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 324001.7073259999
system.switch_cpus.branchPred.btb.misses::total 7916190.742205001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6893.259844000002
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 43189.917736
system.switch_cpus.branchPred.btb.updates::DirectUncond 1636.309967
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 51719.487547000004
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6893.259844000002
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 43189.917736
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 1636.309967
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 51719.487547000004
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.switch_cpus.branchPred.indirectBranchPred.lookups 1174092.777259
system.switch_cpus.branchPred.indirectBranchPred.hits 1139485.3742459998
system.switch_cpus.branchPred.indirectBranchPred.misses 34607.403012999996
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 167860.713684
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1341953.4909429997
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1499373.5314510001
system.switch_cpus.branchPred.ras.pops 1499373.777531
system.switch_cpus.branchPred.ras.squashes 99818.026593
system.switch_cpus.branchPred.ras.used 1399555.6850300003
system.switch_cpus.branchPred.ras.correct 1399555.6850300003
system.switch_cpus.branchPred.ras.incorrect 0.0
system.switch_cpus.commit.commitSquashedInsts 4222652.969175002
system.switch_cpus.commit.branchMispredicts 240642.54402500004
system.switch_cpus.commit.numCommittedDist::samples 122111111.46107501
system.switch_cpus.commit.numCommittedDist::mean 0.9841223030419999
system.switch_cpus.commit.numCommittedDist::stdev 1.2114990321749999
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 64684763.73979199
system.switch_cpus.commit.numCommittedDist::1 20608271.392263997
system.switch_cpus.commit.numCommittedDist::2 10898160.669426
system.switch_cpus.commit.numCommittedDist::3 25919915.659593
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0000060000000004
system.switch_cpus.commit.numCommittedDist::total 122111111.46107501
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 6.35044
system.switch_cpus.commit.functionCalls 1399555.3046869999
system.switch_cpus.commit.committedInstType_0::No_OpClass 19.30550200000001
system.switch_cpus.commit.committedInstType_0::IntAlu 71015163.07784998
system.switch_cpus.commit.committedInstType_0::IntMult 217507.559974
system.switch_cpus.commit.committedInstType_0::IntDiv 5.597401
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 10.201917
system.switch_cpus.commit.committedInstType_0::FloatCvt 11.666303
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 56.817847
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 35.205261
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 2421.045049
system.switch_cpus.commit.committedInstType_0::SimdCmp 4756.323611999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 2.928772
system.switch_cpus.commit.committedInstType_0::SimdMisc 5753.3097419999995
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 25.909548000000004
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27061726.656958997
system.switch_cpus.commit.committedInstType_0::MemWrite 21856844.104158
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 120164339.70989498
system.switch_cpus.commit.commitEligibleSamples 25919915.659593
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1.0830400000000002
system.switch_cpus.commitStats0.numInsts 100030045.49574798
system.switch_cpus.commitStats0.numOps 120164339.70989498
system.switch_cpus.commitStats0.numInstsNotNOP 100000200.10648999
system.switch_cpus.commitStats0.numOpsNotNOP 120134494.320637
system.switch_cpus.commitStats0.cpi 1.2680024948889999
system.switch_cpus.commitStats0.ipc 0.7887011126700001
system.switch_cpus.commitStats0.numMemRefs 48918570.76111701
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 111611675.69068101
system.switch_cpus.commitStats0.numLoadInsts 27061726.656958997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 21856837.753717996
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 403049.07883
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19.30550200000001
system.switch_cpus.commitStats0.committedInstType::IntAlu 71015163.07784998
system.switch_cpus.commitStats0.committedInstType::IntMult 217507.559974
system.switch_cpus.commitStats0.committedInstType::IntDiv 5.597401
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 10.201917
system.switch_cpus.commitStats0.committedInstType::FloatCvt 11.666303
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 56.817847
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 35.205261
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 2421.045049
system.switch_cpus.commitStats0.committedInstType::SimdCmp 4756.323611999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2.928772
system.switch_cpus.commitStats0.committedInstType::SimdMisc 5753.3097419999995
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 25.909548000000004
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27061726.656958997
system.switch_cpus.commitStats0.committedInstType::MemWrite 21856844.104158
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 120164339.70989498
system.switch_cpus.commitStats0.committedControl::IsControl 18285201.76647
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15761732.918147003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2523468.848323
system.switch_cpus.commitStats0.committedControl::IsCondControl 13416778.390884997
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4868423.375584999
system.switch_cpus.commitStats0.committedControl::IsCall 1399555.3046869999
system.switch_cpus.commitStats0.committedControl::IsReturn 1399555.6850300003
system.switch_cpus.decode.idleCycles 47561604.549403004
system.switch_cpus.decode.blockedCycles 19516876.184276998
system.switch_cpus.decode.runCycles 55368675.84928901
system.switch_cpus.decode.unblockCycles 920669.5887639999
system.switch_cpus.decode.squashCycles 240646.88671100006
system.switch_cpus.decode.branchResolved 9644960.096573
system.switch_cpus.decode.branchMispred 8623.817037
system.switch_cpus.decode.decodedInsts 125304199.95654
system.switch_cpus.decode.squashedInsts 5232.566828
system.switch_cpus.executeStats0.numInsts 123087761.076577
system.switch_cpus.executeStats0.numNop 29901.056809
system.switch_cpus.executeStats0.numBranches 18381358.621625997
system.switch_cpus.executeStats0.numLoadInsts 27303130.565705
system.switch_cpus.executeStats0.numStoreInsts 22846164.658694997
system.switch_cpus.executeStats0.instRate 0.9705066528580003
system.switch_cpus.executeStats0.numCCRegReads 26041777.288622998
system.switch_cpus.executeStats0.numCCRegWrites 25412705.117394004
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 132499557.278187
system.switch_cpus.executeStats0.numIntRegWrites 80653582.82826301
system.switch_cpus.executeStats0.numMemRefs 50149295.224400006
system.switch_cpus.executeStats0.numMiscRegReads 12888057.129746001
system.switch_cpus.executeStats0.numMiscRegWrites 41.777746
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 205120.21605900006
system.switch_cpus.executeStats0.numVecRegWrites 290685.474363
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12230506.085905999
system.switch_cpus.fetch.cycles 71719126.678504
system.switch_cpus.fetch.squashCycles 498352.913044
system.switch_cpus.fetch.cacheLines 35407374.107395
system.switch_cpus.fetch.icacheSquashes 78179.992591
system.switch_cpus.fetch.nisnDist::samples 123608473.05844401
system.switch_cpus.fetch.nisnDist::mean 1.0177607613839998
system.switch_cpus.fetch.nisnDist::stdev 1.239489810537
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 65106827.214966
system.switch_cpus.fetch.nisnDist::1 19981361.298404004
system.switch_cpus.fetch.nisnDist::2 9746394.491981
system.switch_cpus.fetch.nisnDist::3 28773890.053093005
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0000060000000004
system.switch_cpus.fetch.nisnDist::total 123608473.05844401
system.switch_cpus.fetchStats0.numInsts 104174762.82034601
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.8213797041149999
system.switch_cpus.fetchStats0.numBranches 18876937.336501
system.switch_cpus.fetchStats0.branchRate 0.14883619451799998
system.switch_cpus.fetchStats0.icacheStallCycles 51640159.765385985
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 240646.88671100006
system.switch_cpus.iew.blockCycles 1491318.9071950002
system.switch_cpus.iew.unblockCycles 4330782.339912
system.switch_cpus.iew.dispatchedInsts 124383114.42792702
system.switch_cpus.iew.dispSquashedInsts 24078.153098
system.switch_cpus.iew.dispLoadInsts 27782487.602098003
system.switch_cpus.iew.dispStoreInsts 23048462.660320997
system.switch_cpus.iew.dispNonSpecInsts 39.869272
system.switch_cpus.iew.iqFullEvents 4491.8069209999985
system.switch_cpus.iew.lsqFullEvents 4317050.400327
system.switch_cpus.iew.predictedTakenIncorrect 197352.06255499998
system.switch_cpus.iew.predictedNotTakenIncorrect 46316.939111
system.switch_cpus.iew.branchMispredicts 243669.001666
system.switch_cpus.iew.instsToCommit 122942792.73655102
system.switch_cpus.iew.writebackCount 122927039.32186602
system.switch_cpus.iew.producerInst 56847362.73839802
system.switch_cpus.iew.consumerInst 89621970.96318801
system.switch_cpus.iew.wbRate 0.9692392712160002
system.switch_cpus.iew.wbFanout 0.6343521330060001
system.switch_cpus.lsq0.forwLoads 578835.6376979998
system.switch_cpus.lsq0.squashedLoads 720759.50623
system.switch_cpus.lsq0.ignoredResponses 34.86145
system.switch_cpus.lsq0.memOrderViolation 4.18076
system.switch_cpus.lsq0.squashedStores 1191617.814622
system.switch_cpus.lsq0.rescheduledLoads 111529.95203700004
system.switch_cpus.lsq0.blockedByCache 37.292793
system.switch_cpus.lsq0.loadToUse::samples 27061726.68531
system.switch_cpus.lsq0.loadToUse::mean 5.371379205112001
system.switch_cpus.lsq0.loadToUse::stdev 18.621277917317002
system.switch_cpus.lsq0.loadToUse::0-9 26327373.185240995
system.switch_cpus.lsq0.loadToUse::10-19 42330.071161
system.switch_cpus.lsq0.loadToUse::20-29 387783.56930399995
system.switch_cpus.lsq0.loadToUse::30-39 4036.6918429999996
system.switch_cpus.lsq0.loadToUse::40-49 386.23677799999996
system.switch_cpus.lsq0.loadToUse::50-59 1692.6282840000001
system.switch_cpus.lsq0.loadToUse::60-69 570.5639539999999
system.switch_cpus.lsq0.loadToUse::70-79 1373.3467240000002
system.switch_cpus.lsq0.loadToUse::80-89 1294.0236899999998
system.switch_cpus.lsq0.loadToUse::90-99 805.6236260000001
system.switch_cpus.lsq0.loadToUse::100-109 1066.937746
system.switch_cpus.lsq0.loadToUse::110-119 14128.322266
system.switch_cpus.lsq0.loadToUse::120-129 26193.145167000002
system.switch_cpus.lsq0.loadToUse::130-139 29702.917332
system.switch_cpus.lsq0.loadToUse::140-149 99216.35627999999
system.switch_cpus.lsq0.loadToUse::150-159 4418.309552000001
system.switch_cpus.lsq0.loadToUse::160-169 13992.486386000002
system.switch_cpus.lsq0.loadToUse::170-179 59289.80138499999
system.switch_cpus.lsq0.loadToUse::180-189 5058.928222000001
system.switch_cpus.lsq0.loadToUse::190-199 6610.609716999998
system.switch_cpus.lsq0.loadToUse::200-209 18110.582669
system.switch_cpus.lsq0.loadToUse::210-219 2108.546226
system.switch_cpus.lsq0.loadToUse::220-229 2727.623484
system.switch_cpus.lsq0.loadToUse::230-239 186.684699
system.switch_cpus.lsq0.loadToUse::240-249 222.472283
system.switch_cpus.lsq0.loadToUse::250-259 252.72139400000003
system.switch_cpus.lsq0.loadToUse::260-269 346.0146560000002
system.switch_cpus.lsq0.loadToUse::270-279 122.932286
system.switch_cpus.lsq0.loadToUse::280-289 144.10095200000004
system.switch_cpus.lsq0.loadToUse::290-299 309.689797
system.switch_cpus.lsq0.loadToUse::overflows 9871.563358
system.switch_cpus.lsq0.loadToUse::min_value 1.4426569999999999
system.switch_cpus.lsq0.loadToUse::max_value 1065.702767
system.switch_cpus.lsq0.loadToUse::total 27061726.68531
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 63418996993.19251
system.switch_cpus.rename.squashCycles 240646.88671100006
system.switch_cpus.rename.idleCycles 48057107.180078015
system.switch_cpus.rename.blockCycles 13282994.551091997
system.switch_cpus.rename.serializeStallCycles 70686.600296
system.switch_cpus.rename.runCycles 55705307.9579
system.switch_cpus.rename.unblockCycles 6251729.882367
system.switch_cpus.rename.renamedInsts 124925851.309376
system.switch_cpus.rename.ROBFullEvents 177336.52058100002
system.switch_cpus.rename.IQFullEvents 14496.508526000001
system.switch_cpus.rename.LQFullEvents 234915.57859
system.switch_cpus.rename.SQFullEvents 5564481.629465
system.switch_cpus.rename.fullRegistersEvents 193594.09783899997
system.switch_cpus.rename.renamedOperands 116012492.37990499
system.switch_cpus.rename.lookups 174172662.72274098
system.switch_cpus.rename.intLookups 134416574.040104
system.switch_cpus.rename.vecLookups 206531.02948400006
system.switch_cpus.rename.committedMaps 112107372.69246902
system.switch_cpus.rename.undoneMaps 3905109.136294
system.switch_cpus.rename.serializing 6762.280343999999
system.switch_cpus.rename.tempSerializing 13.220842
system.switch_cpus.rename.skidInsts 1667721.3649249997
system.switch_cpus.rob.reads 220578165.95222798
system.switch_cpus.rob.writes 250271635.94501498
system.switch_cpus.rob.squashedLoads 725039.4646250001
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1194863.157783
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000200.10648999
system.switch_cpus.thread_0.numOps 120134494.320637
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1302059.3664920002
system.tol2bus.transDist::WritebackDirty 210961.65431800004
system.tol2bus.transDist::WritebackClean 806249.250154
system.tol2bus.transDist::CleanEvict 483078.958584
system.tol2bus.transDist::ReadExReq 66529.294484
system.tol2bus.transDist::ReadExResp 66529.294484
system.tol2bus.transDist::ReadCleanReq 806316.9063130001
system.tol2bus.transDist::ReadSharedReq 495742.45543000003
system.tol2bus.pktCount::total 4105731.9821670004
system.tol2bus.pktSize::total 152029840.545152
system.tol2bus.snoops 131757.641356
system.tol2bus.snoopTraffic 661331.64352
system.tol2bus.snoopFanout::samples 1500357.519215
system.tol2bus.snoopFanout::mean 0.0003302274130000001
system.tol2bus.snoopFanout::stdev 0.017898140838
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1499860.4596010002
system.tol2bus.snoopFanout::1 497.05961400000007
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000019999999998
system.tol2bus.snoopFanout::total 1500357.519215
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 63418996993.19251
system.tol2bus.reqLayer0.occupancy 2375443647.3215003
system.tol2bus.reqLayer0.utilization 5.7600000000000004e-05
system.tol2bus.respLayer0.occupancy 1209487456.5391514
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 843471833.9985139
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2737132.0995589993
system.tol2bus.snoop_filter.hitSingleRequests 1368532.2217
system.tol2bus.snoop_filter.hitMultiRequests 2.848328
system.tol2bus.snoop_filter.totSnoops 494.211286
system.tol2bus.snoop_filter.hitSingleSnoops 494.211286
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000019999999998
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.CleanEvict.mshrMisses::writebacks 5.601107000000001
system.l2.CleanEvict.mshrMisses::total 5.601107000000001
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.tags.occupancies::writebacks 48.27763951641799
system.l2.tags.avgOccs::writebacks 0.001473342243
system.l2.tags.ageTaskId_1024::4 10478.756425
system.mem_ctrls.rdPerTurnAround::samples 588.205021
system.mem_ctrls.rdPerTurnAround::mean 307.94747813245993
system.mem_ctrls.rdPerTurnAround::gmean 242.86351717720797
system.mem_ctrls.rdPerTurnAround::stdev 807.135336899298
system.mem_ctrls.rdPerTurnAround::0-1023 467.657636
system.mem_ctrls.rdPerTurnAround::1024-2047 2.848329
system.mem_ctrls.rdPerTurnAround::21504-22527 0.598072
system.mem_ctrls.rdPerTurnAround::total 588.205021
system.mem_ctrls.wrPerTurnAround::samples 588.205021
system.mem_ctrls.wrPerTurnAround::mean 17.532641522057
system.mem_ctrls.wrPerTurnAround::gmean 17.511369404394003
system.mem_ctrls.wrPerTurnAround::stdev 0.8467762809209998
system.mem_ctrls.wrPerTurnAround::16 133.396548
system.mem_ctrls.wrPerTurnAround::17 8.515482
system.mem_ctrls.wrPerTurnAround::18 442.52986000000004
system.mem_ctrls.wrPerTurnAround::19 3.698625
system.mem_ctrls.wrPerTurnAround::total 588.205021
system.mem_ctrls.requestorWriteBytes::writebacks 660241.274688
system.mem_ctrls.requestorWriteRate::writebacks 10429567.46899634
system.mem_ctrls.requestorWriteTotalLat::writebacks 1486246242905.423
system.switch_cpus.nonSpecInstsAdded 47.17101600000001
system.switch_cpus.squashedInstsIssued 257.999154
system.switch_cpus.squashedNonSpecRemoved 31.46488399999999
system.switch_cpus.commit.commitNonSpecStalls 15.706132
system.switch_cpus.executeStats0.numVecPredRegReads 14562.261784
system.switch_cpus.executeStats0.numVecPredRegWrites 4911.636855
system.switch_cpus.fetch.miscStallCycles 1.7129099999999997
system.switch_cpus.fetch.icacheWaitRetryStallCycles 8.444822
system.switch_cpus.rename.vecPredLookups 9848.012712000002
system.mem_ctrls.rdPerTurnAround::22528-23551 0.082746
system.switch_cpus.fetch.pendingTrapStallCycles 2.2806240000000004
system.mem_ctrls.rdPerTurnAround::2048-3071 0.46769399999999994
system.mem_ctrls.rdPerTurnAround::19456-20479 0.093971
system.mem_ctrls.rdPerTurnAround::17408-18431 0.083897
system.mem_ctrls.rdPerTurnAround::64-127 0.248972
system.mem_ctrls.rdPerTurnAround::128-191 1.669896
system.mem_ctrls.rdPerTurnAround::192-255 6.024495999999999
system.mem_ctrls.rdPerTurnAround::256-319 10.080783
system.mem_ctrls.rdPerTurnAround::320-383 10.363121
system.mem_ctrls.rdPerTurnAround::384-447 5.700861
system.mem_ctrls.rdPerTurnAround::448-511 2.546141
system.mem_ctrls.rdPerTurnAround::512-575 0.829623
system.mem_ctrls.rdPerTurnAround::576-639 0.419485
system.mem_ctrls.rdPerTurnAround::640-703 0.09454699999999999
system.mem_ctrls.rdPerTurnAround::704-767 0.09454699999999999
system.mem_ctrls.rdPerTurnAround::832-895 0.178444
system.mem_ctrls.rdPerTurnAround::960-1023 0.167794
system.mem_ctrls.rdPerTurnAround::1088-1151 0.09454699999999999
system.mem_ctrls.rdPerTurnAround::1280-1343 0.083897
system.mem_ctrls.rdPerTurnAround::1344-1407 0.083897
system.mem_ctrls.dram.bytesPerActivate::64-127 10670.685466
system.mem_ctrls.dram.bytesPerActivate::128-191 3668.4745940000003
system.mem_ctrls.dram.bytesPerActivate::192-255 1492.339569
system.mem_ctrls.dram.bytesPerActivate::256-319 910.628774
system.mem_ctrls.dram.bytesPerActivate::320-383 745.997877
system.mem_ctrls.dram.bytesPerActivate::384-447 598.893714
system.mem_ctrls.dram.bytesPerActivate::448-511 448.741487
system.mem_ctrls.dram.bytesPerActivate::512-575 280.60404400000004
system.mem_ctrls.dram.bytesPerActivate::576-639 145.168629
system.mem_ctrls.dram.bytesPerActivate::640-703 59.681932
system.mem_ctrls.dram.bytesPerActivate::704-767 28.691519
system.mem_ctrls.dram.bytesPerActivate::768-831 16.071551
system.mem_ctrls.dram.bytesPerActivate::832-895 6.969935
system.mem_ctrls.dram.bytesPerActivate::896-959 4.469571999999999
system.mem_ctrls.dram.bytesPerActivate::960-1023 1.219458
system.l2.InvalidateReq.misses::switch_cpus.data 11.221632
system.l2.InvalidateReq.misses::total 11.221632
system.l2.InvalidateReq.accesses::switch_cpus.data 11.221632
system.l2.InvalidateReq.accesses::total 11.221632
system.l2.InvalidateReq.missRate::switch_cpus.data 0.000576
system.l2.InvalidateReq.missRate::total 0.000576
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 11.221632
system.l2.InvalidateReq.mshrMisses::total 11.221632
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 216059.328
system.l2.InvalidateReq.mshrMissLatency::total 216059.328
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.000576
system.l2.InvalidateReq.mshrMissRate::total 0.000576
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 11.090202648768
system.l2.InvalidateReq.avgMshrMissLatency::total 11.090202648768
system.membus.transDist::InvalidateReq 11.221632
system.tol2bus.transDist::InvalidateReq 11.221632
system.tol2bus.transDist::InvalidateResp 11.221632
system.mem_ctrls.wrPerTurnAround::20 0.038585999999999995
system.mem_ctrls.wrPerTurnAround::21 0.012672000000000001
system.mem_ctrls.wrPerTurnAround::22 0.004608
system.mem_ctrls.wrPerTurnAround::23 0.004032
system.mem_ctrls.wrPerTurnAround::24 0.001728
system.mem_ctrls.wrPerTurnAround::25 0.000576
system.mem_ctrls.wrPerTurnAround::26 0.000576
system.mem_ctrls.wrPerTurnAround::27 0.000576
system.mem_ctrls.wrPerTurnAround::28 0.001152
system.mem_ctrls.rdPerTurnAround::20480-21503 0.094258
system.mem_ctrls.rdPerTurnAround::0-31 1.443368
system.mem_ctrls.rdPerTurnAround::32-63 23.263696
system.mem_ctrls.rdPerTurnAround::64-95 15.961951999999998
system.mem_ctrls.rdPerTurnAround::96-127 7.8111679999999994
system.mem_ctrls.rdPerTurnAround::128-159 4.3301039999999995
system.mem_ctrls.rdPerTurnAround::160-191 3.481064
system.mem_ctrls.rdPerTurnAround::192-223 4.3301039999999995
system.mem_ctrls.rdPerTurnAround::224-255 3.9904879999999996
system.mem_ctrls.rdPerTurnAround::256-287 4.3301039999999995
system.mem_ctrls.rdPerTurnAround::288-319 3.3112559999999998
system.mem_ctrls.rdPerTurnAround::320-351 2.037696
system.mem_ctrls.rdPerTurnAround::352-383 1.8678879999999998
system.mem_ctrls.rdPerTurnAround::384-415 1.188656
system.mem_ctrls.rdPerTurnAround::416-447 0.679232
system.mem_ctrls.rdPerTurnAround::448-479 0.42451999999999995
system.mem_ctrls.rdPerTurnAround::480-511 0.169808
system.mem_ctrls.rdPerTurnAround::512-543 0.254712
system.mem_ctrls.rdPerTurnAround::704-735 0.084904
system.mem_ctrls.rdPerTurnAround::768-799 0.084904
system.mem_ctrls.rdPerTurnAround::23552-24575 0.041733
system.mem_ctrls.rdPerTurnAround::18432-19455 0.005325
system.mem_ctrls.rdPerTurnAround::0-63 0.01065
system.mem_ctrls.rdPerTurnAround::768-831 0.01065
system.mem_ctrls.rdPerTurnAround::896-959 0.01065
system.mem_ctrls.rdPerTurnAround::1024-1087 0.005325
CPI 1.268377406477012

Per-Address PND Load Violations:
