
MotorDriver_Software_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dfc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08001ebc  08001ebc  00011ebc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001ef8  08001ef8  00011ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001efc  08001efc  00011efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08001f00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001e0  20000004  08001f04  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200001e4  08001f04  000201e4  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a19b  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000313c  00000000  00000000  0003a1c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007e16  00000000  00000000  0003d303  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a18  00000000  00000000  00045120  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f78  00000000  00000000  00045b38  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000067ce  00000000  00000000  00046ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000391d  00000000  00000000  0004d27e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00050b9b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001e40  00000000  00000000  00050c18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001ea4 	.word	0x08001ea4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001ea4 	.word	0x08001ea4

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b510      	push	{r4, lr}
 800024a:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 800024c:	f000 fd76 	bl	8000d3c <HAL_RCC_GetHCLKFreq>
 8000250:	21fa      	movs	r1, #250	; 0xfa
 8000252:	0089      	lsls	r1, r1, #2
 8000254:	f7ff ff6c 	bl	8000130 <__udivsi3>
 8000258:	f000 f97c 	bl	8000554 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800025c:	2001      	movs	r0, #1
 800025e:	2200      	movs	r2, #0
 8000260:	0021      	movs	r1, r4
 8000262:	4240      	negs	r0, r0
 8000264:	f000 f93c 	bl	80004e0 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000268:	2000      	movs	r0, #0
 800026a:	bd10      	pop	{r4, pc}

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	2310      	movs	r3, #16
 800026e:	4a06      	ldr	r2, [pc, #24]	; (8000288 <HAL_Init+0x1c>)
{
 8000270:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000274:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000276:	430b      	orrs	r3, r1
 8000278:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800027a:	f7ff ffe5 	bl	8000248 <HAL_InitTick>
  HAL_MspInit();
 800027e:	f001 fb15 	bl	80018ac <HAL_MspInit>
}
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	40022000 	.word	0x40022000

0800028c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800028c:	4a02      	ldr	r2, [pc, #8]	; (8000298 <HAL_IncTick+0xc>)
 800028e:	6813      	ldr	r3, [r2, #0]
 8000290:	3301      	adds	r3, #1
 8000292:	6013      	str	r3, [r2, #0]
}
 8000294:	4770      	bx	lr
 8000296:	46c0      	nop			; (mov r8, r8)
 8000298:	20000020 	.word	0x20000020

0800029c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800029c:	4b01      	ldr	r3, [pc, #4]	; (80002a4 <HAL_GetTick+0x8>)
 800029e:	6818      	ldr	r0, [r3, #0]
}
 80002a0:	4770      	bx	lr
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	20000020 	.word	0x20000020

080002a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80002a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002aa:	0004      	movs	r4, r0
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80002ac:	2001      	movs	r0, #1
  if(hadc == NULL)
 80002ae:	2c00      	cmp	r4, #0
 80002b0:	d072      	beq.n	8000398 <HAL_ADC_Init+0xf0>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80002b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d106      	bne.n	80002c6 <HAL_ADC_Init+0x1e>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80002b8:	0022      	movs	r2, r4
 80002ba:	3240      	adds	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 80002bc:	64a3      	str	r3, [r4, #72]	; 0x48
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80002be:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 80002c0:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 80002c2:	f001 fa07 	bl	80016d4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80002c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80002c8:	06db      	lsls	r3, r3, #27
 80002ca:	d500      	bpl.n	80002ce <HAL_ADC_Init+0x26>
 80002cc:	e079      	b.n	80003c2 <HAL_ADC_Init+0x11a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80002ce:	2204      	movs	r2, #4
 80002d0:	6823      	ldr	r3, [r4, #0]
 80002d2:	6898      	ldr	r0, [r3, #8]
 80002d4:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 80002d6:	d000      	beq.n	80002da <HAL_ADC_Init+0x32>
 80002d8:	e073      	b.n	80003c2 <HAL_ADC_Init+0x11a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80002da:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80002dc:	4942      	ldr	r1, [pc, #264]	; (80003e8 <HAL_ADC_Init+0x140>)
 80002de:	4011      	ands	r1, r2
 80002e0:	2202      	movs	r2, #2
 80002e2:	430a      	orrs	r2, r1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80002e4:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 80002e6:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 80002e8:	689a      	ldr	r2, [r3, #8]
 80002ea:	400a      	ands	r2, r1
 80002ec:	2a01      	cmp	r2, #1
 80002ee:	d000      	beq.n	80002f2 <HAL_ADC_Init+0x4a>
 80002f0:	e06d      	b.n	80003ce <HAL_ADC_Init+0x126>
 80002f2:	6819      	ldr	r1, [r3, #0]
 80002f4:	4211      	tst	r1, r2
 80002f6:	d102      	bne.n	80002fe <HAL_ADC_Init+0x56>
 80002f8:	68da      	ldr	r2, [r3, #12]
 80002fa:	0412      	lsls	r2, r2, #16
 80002fc:	d567      	bpl.n	80003ce <HAL_ADC_Init+0x126>
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80002fe:	68da      	ldr	r2, [r3, #12]
 8000300:	493a      	ldr	r1, [pc, #232]	; (80003ec <HAL_ADC_Init+0x144>)
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8000302:	6a25      	ldr	r5, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000304:	400a      	ands	r2, r1
 8000306:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000308:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800030a:	036f      	lsls	r7, r5, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 800030c:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 800030e:	69e2      	ldr	r2, [r4, #28]
 8000310:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8000312:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 8000314:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000316:	3a01      	subs	r2, #1
 8000318:	1e56      	subs	r6, r2, #1
 800031a:	41b2      	sbcs	r2, r6
 800031c:	0316      	lsls	r6, r2, #12
 800031e:	68e2      	ldr	r2, [r4, #12]
 8000320:	4311      	orrs	r1, r2
                 hadc->Init.DataAlign                                   |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000322:	6922      	ldr	r2, [r4, #16]
 8000324:	430f      	orrs	r7, r1
 8000326:	2a02      	cmp	r2, #2
 8000328:	d100      	bne.n	800032c <HAL_ADC_Init+0x84>
 800032a:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 800032c:	6b22      	ldr	r2, [r4, #48]	; 0x30
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800032e:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 8000330:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 8000332:	433a      	orrs	r2, r7
 8000334:	4332      	orrs	r2, r6
 8000336:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000338:	2901      	cmp	r1, #1
 800033a:	d104      	bne.n	8000346 <HAL_ADC_Init+0x9e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800033c:	2d00      	cmp	r5, #0
 800033e:	d12c      	bne.n	800039a <HAL_ADC_Init+0xf2>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000340:	2180      	movs	r1, #128	; 0x80
 8000342:	0249      	lsls	r1, r1, #9
 8000344:	430a      	orrs	r2, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000346:	20c2      	movs	r0, #194	; 0xc2
 8000348:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800034a:	30ff      	adds	r0, #255	; 0xff
 800034c:	4281      	cmp	r1, r0
 800034e:	d002      	beq.n	8000356 <HAL_ADC_Init+0xae>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000350:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8000352:	4301      	orrs	r1, r0
 8000354:	430a      	orrs	r2, r1
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000356:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000358:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800035a:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 800035c:	4311      	orrs	r1, r2
 800035e:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000360:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8000362:	4281      	cmp	r1, r0
 8000364:	d002      	beq.n	800036c <HAL_ADC_Init+0xc4>
 8000366:	1e48      	subs	r0, r1, #1
 8000368:	2806      	cmp	r0, #6
 800036a:	d807      	bhi.n	800037c <HAL_ADC_Init+0xd4>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800036c:	2507      	movs	r5, #7
 800036e:	6958      	ldr	r0, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000370:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000372:	43a8      	bics	r0, r5
 8000374:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000376:	6958      	ldr	r0, [r3, #20]
 8000378:	4301      	orrs	r1, r0
 800037a:	6159      	str	r1, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800037c:	68db      	ldr	r3, [r3, #12]
 800037e:	491c      	ldr	r1, [pc, #112]	; (80003f0 <HAL_ADC_Init+0x148>)
 8000380:	400b      	ands	r3, r1
 8000382:	429a      	cmp	r2, r3
 8000384:	d111      	bne.n	80003aa <HAL_ADC_Init+0x102>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000386:	2000      	movs	r0, #0
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000388:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 800038a:	64a0      	str	r0, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 800038c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800038e:	4393      	bics	r3, r2
 8000390:	001a      	movs	r2, r3
 8000392:	2301      	movs	r3, #1
 8000394:	4313      	orrs	r3, r2
 8000396:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8000398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800039a:	2020      	movs	r0, #32
 800039c:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800039e:	4328      	orrs	r0, r5
 80003a0:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003a2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80003a4:	4301      	orrs	r1, r0
 80003a6:	64a1      	str	r1, [r4, #72]	; 0x48
 80003a8:	e7cd      	b.n	8000346 <HAL_ADC_Init+0x9e>
      ADC_STATE_CLR_SET(hadc->State,
 80003aa:	2212      	movs	r2, #18
 80003ac:	6c63      	ldr	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003ae:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 80003b0:	4393      	bics	r3, r2
 80003b2:	001a      	movs	r2, r3
 80003b4:	2310      	movs	r3, #16
 80003b6:	4313      	orrs	r3, r2
 80003b8:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80003bc:	4303      	orrs	r3, r0
 80003be:	64a3      	str	r3, [r4, #72]	; 0x48
 80003c0:	e7ea      	b.n	8000398 <HAL_ADC_Init+0xf0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003c2:	2310      	movs	r3, #16
 80003c4:	6c62      	ldr	r2, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80003c6:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003c8:	4313      	orrs	r3, r2
 80003ca:	6463      	str	r3, [r4, #68]	; 0x44
 80003cc:	e7e4      	b.n	8000398 <HAL_ADC_Init+0xf0>
      MODIFY_REG(hadc->Instance->CFGR1,
 80003ce:	2118      	movs	r1, #24
 80003d0:	68da      	ldr	r2, [r3, #12]
 80003d2:	438a      	bics	r2, r1
 80003d4:	68a1      	ldr	r1, [r4, #8]
 80003d6:	430a      	orrs	r2, r1
 80003d8:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80003da:	6919      	ldr	r1, [r3, #16]
 80003dc:	6862      	ldr	r2, [r4, #4]
 80003de:	0089      	lsls	r1, r1, #2
 80003e0:	0889      	lsrs	r1, r1, #2
 80003e2:	4311      	orrs	r1, r2
 80003e4:	6119      	str	r1, [r3, #16]
 80003e6:	e78a      	b.n	80002fe <HAL_ADC_Init+0x56>
 80003e8:	fffffefd 	.word	0xfffffefd
 80003ec:	fffe0219 	.word	0xfffe0219
 80003f0:	833fffe7 	.word	0x833fffe7

080003f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80003f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80003f6:	2300      	movs	r3, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80003f8:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 80003fa:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80003fc:	3440      	adds	r4, #64	; 0x40
 80003fe:	7823      	ldrb	r3, [r4, #0]
{
 8000400:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 8000402:	2002      	movs	r0, #2
 8000404:	2b01      	cmp	r3, #1
 8000406:	d02b      	beq.n	8000460 <HAL_ADC_ConfigChannel+0x6c>
 8000408:	2301      	movs	r3, #1
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800040a:	682a      	ldr	r2, [r5, #0]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800040c:	6bae      	ldr	r6, [r5, #56]	; 0x38
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800040e:	6890      	ldr	r0, [r2, #8]
  __HAL_LOCK(hadc);
 8000410:	7023      	strb	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000412:	0740      	lsls	r0, r0, #29
 8000414:	d452      	bmi.n	80004bc <HAL_ADC_ConfigChannel+0xc8>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000416:	482c      	ldr	r0, [pc, #176]	; (80004c8 <HAL_ADC_ConfigChannel+0xd4>)
 8000418:	684f      	ldr	r7, [r1, #4]
 800041a:	680d      	ldr	r5, [r1, #0]
 800041c:	4287      	cmp	r7, r0
 800041e:	d03b      	beq.n	8000498 <HAL_ADC_ConfigChannel+0xa4>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000420:	40ab      	lsls	r3, r5
 8000422:	0018      	movs	r0, r3
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000424:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000426:	6a97      	ldr	r7, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000428:	055b      	lsls	r3, r3, #21
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800042a:	4338      	orrs	r0, r7
 800042c:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800042e:	429e      	cmp	r6, r3
 8000430:	d00f      	beq.n	8000452 <HAL_ADC_ConfigChannel+0x5e>
 8000432:	3e01      	subs	r6, #1
 8000434:	2e06      	cmp	r6, #6
 8000436:	d90c      	bls.n	8000452 <HAL_ADC_ConfigChannel+0x5e>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000438:	688b      	ldr	r3, [r1, #8]
 800043a:	2107      	movs	r1, #7
 800043c:	6950      	ldr	r0, [r2, #20]
 800043e:	4008      	ands	r0, r1
 8000440:	4283      	cmp	r3, r0
 8000442:	d006      	beq.n	8000452 <HAL_ADC_ConfigChannel+0x5e>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000444:	6950      	ldr	r0, [r2, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000446:	400b      	ands	r3, r1
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000448:	4388      	bics	r0, r1
 800044a:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800044c:	6950      	ldr	r0, [r2, #20]
 800044e:	4303      	orrs	r3, r0
 8000450:	6153      	str	r3, [r2, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000452:	002b      	movs	r3, r5
 8000454:	3b10      	subs	r3, #16
 8000456:	2b01      	cmp	r3, #1
 8000458:	d903      	bls.n	8000462 <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800045a:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800045c:	2300      	movs	r3, #0
 800045e:	7023      	strb	r3, [r4, #0]
  
  /* Return function status */
  return tmp_hal_status;
}
 8000460:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000462:	4b1a      	ldr	r3, [pc, #104]	; (80004cc <HAL_ADC_ConfigChannel+0xd8>)
 8000464:	2280      	movs	r2, #128	; 0x80
 8000466:	6819      	ldr	r1, [r3, #0]
 8000468:	2d10      	cmp	r5, #16
 800046a:	d013      	beq.n	8000494 <HAL_ADC_ConfigChannel+0xa0>
 800046c:	03d2      	lsls	r2, r2, #15
 800046e:	430a      	orrs	r2, r1
 8000470:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000472:	2d10      	cmp	r5, #16
 8000474:	d1f1      	bne.n	800045a <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000476:	4b16      	ldr	r3, [pc, #88]	; (80004d0 <HAL_ADC_ConfigChannel+0xdc>)
 8000478:	4916      	ldr	r1, [pc, #88]	; (80004d4 <HAL_ADC_ConfigChannel+0xe0>)
 800047a:	6818      	ldr	r0, [r3, #0]
 800047c:	f7ff fe58 	bl	8000130 <__udivsi3>
 8000480:	230a      	movs	r3, #10
 8000482:	4358      	muls	r0, r3
 8000484:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 8000486:	9b01      	ldr	r3, [sp, #4]
 8000488:	2b00      	cmp	r3, #0
 800048a:	d0e6      	beq.n	800045a <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 800048c:	9b01      	ldr	r3, [sp, #4]
 800048e:	3b01      	subs	r3, #1
 8000490:	9301      	str	r3, [sp, #4]
 8000492:	e7f8      	b.n	8000486 <HAL_ADC_ConfigChannel+0x92>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000494:	0412      	lsls	r2, r2, #16
 8000496:	e7ea      	b.n	800046e <HAL_ADC_ConfigChannel+0x7a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000498:	40ab      	lsls	r3, r5
 800049a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800049c:	4399      	bics	r1, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800049e:	002b      	movs	r3, r5
 80004a0:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80004a2:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d8d8      	bhi.n	800045a <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80004a8:	4b08      	ldr	r3, [pc, #32]	; (80004cc <HAL_ADC_ConfigChannel+0xd8>)
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	2d10      	cmp	r5, #16
 80004ae:	d003      	beq.n	80004b8 <HAL_ADC_ConfigChannel+0xc4>
 80004b0:	4909      	ldr	r1, [pc, #36]	; (80004d8 <HAL_ADC_ConfigChannel+0xe4>)
 80004b2:	400a      	ands	r2, r1
 80004b4:	601a      	str	r2, [r3, #0]
 80004b6:	e7d0      	b.n	800045a <HAL_ADC_ConfigChannel+0x66>
 80004b8:	4908      	ldr	r1, [pc, #32]	; (80004dc <HAL_ADC_ConfigChannel+0xe8>)
 80004ba:	e7fa      	b.n	80004b2 <HAL_ADC_ConfigChannel+0xbe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80004bc:	2220      	movs	r2, #32
 80004be:	6c69      	ldr	r1, [r5, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80004c0:	0018      	movs	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80004c2:	430a      	orrs	r2, r1
 80004c4:	646a      	str	r2, [r5, #68]	; 0x44
 80004c6:	e7c9      	b.n	800045c <HAL_ADC_ConfigChannel+0x68>
 80004c8:	00001001 	.word	0x00001001
 80004cc:	40012708 	.word	0x40012708
 80004d0:	20000000 	.word	0x20000000
 80004d4:	000f4240 	.word	0x000f4240
 80004d8:	ffbfffff 	.word	0xffbfffff
 80004dc:	ff7fffff 	.word	0xff7fffff

080004e0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80004e0:	b570      	push	{r4, r5, r6, lr}
 80004e2:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80004e4:	2800      	cmp	r0, #0
 80004e6:	da14      	bge.n	8000512 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004e8:	230f      	movs	r3, #15
 80004ea:	b2c0      	uxtb	r0, r0
 80004ec:	4003      	ands	r3, r0
 80004ee:	3b08      	subs	r3, #8
 80004f0:	4a11      	ldr	r2, [pc, #68]	; (8000538 <HAL_NVIC_SetPriority+0x58>)
 80004f2:	089b      	lsrs	r3, r3, #2
 80004f4:	009b      	lsls	r3, r3, #2
 80004f6:	189b      	adds	r3, r3, r2
 80004f8:	2203      	movs	r2, #3
 80004fa:	4010      	ands	r0, r2
 80004fc:	4090      	lsls	r0, r2
 80004fe:	32fc      	adds	r2, #252	; 0xfc
 8000500:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000502:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000504:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000506:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000508:	69dc      	ldr	r4, [r3, #28]
 800050a:	43ac      	bics	r4, r5
 800050c:	4321      	orrs	r1, r4
 800050e:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000510:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000512:	2503      	movs	r5, #3
 8000514:	0883      	lsrs	r3, r0, #2
 8000516:	4028      	ands	r0, r5
 8000518:	40a8      	lsls	r0, r5
 800051a:	35fc      	adds	r5, #252	; 0xfc
 800051c:	002e      	movs	r6, r5
 800051e:	4a07      	ldr	r2, [pc, #28]	; (800053c <HAL_NVIC_SetPriority+0x5c>)
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	189b      	adds	r3, r3, r2
 8000524:	22c0      	movs	r2, #192	; 0xc0
 8000526:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000528:	4029      	ands	r1, r5
 800052a:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800052c:	0092      	lsls	r2, r2, #2
 800052e:	589c      	ldr	r4, [r3, r2]
 8000530:	43b4      	bics	r4, r6
 8000532:	4321      	orrs	r1, r4
 8000534:	5099      	str	r1, [r3, r2]
 8000536:	e7eb      	b.n	8000510 <HAL_NVIC_SetPriority+0x30>
 8000538:	e000ed00 	.word	0xe000ed00
 800053c:	e000e100 	.word	0xe000e100

08000540 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000540:	231f      	movs	r3, #31
 8000542:	4018      	ands	r0, r3
 8000544:	3b1e      	subs	r3, #30
 8000546:	4083      	lsls	r3, r0
 8000548:	4a01      	ldr	r2, [pc, #4]	; (8000550 <HAL_NVIC_EnableIRQ+0x10>)
 800054a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800054c:	4770      	bx	lr
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	e000e100 	.word	0xe000e100

08000554 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000554:	4a09      	ldr	r2, [pc, #36]	; (800057c <HAL_SYSTICK_Config+0x28>)
 8000556:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000558:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800055a:	4293      	cmp	r3, r2
 800055c:	d80d      	bhi.n	800057a <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800055e:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000560:	4a07      	ldr	r2, [pc, #28]	; (8000580 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000562:	4808      	ldr	r0, [pc, #32]	; (8000584 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000564:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000566:	6a03      	ldr	r3, [r0, #32]
 8000568:	0609      	lsls	r1, r1, #24
 800056a:	021b      	lsls	r3, r3, #8
 800056c:	0a1b      	lsrs	r3, r3, #8
 800056e:	430b      	orrs	r3, r1
 8000570:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000572:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000574:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000576:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000578:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800057a:	4770      	bx	lr
 800057c:	00ffffff 	.word	0x00ffffff
 8000580:	e000e010 	.word	0xe000e010
 8000584:	e000ed00 	.word	0xe000ed00

08000588 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 800058c:	2001      	movs	r0, #1
  if(NULL == hdma)
 800058e:	2c00      	cmp	r4, #0
 8000590:	d028      	beq.n	80005e4 <HAL_DMA_Init+0x5c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000592:	2302      	movs	r3, #2

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000594:	6820      	ldr	r0, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8000596:	1ca5      	adds	r5, r4, #2
 8000598:	77eb      	strb	r3, [r5, #31]
  tmp = hdma->Instance->CCR;
 800059a:	6802      	ldr	r2, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800059c:	4b12      	ldr	r3, [pc, #72]	; (80005e8 <HAL_DMA_Init+0x60>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800059e:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80005a0:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 80005a2:	6863      	ldr	r3, [r4, #4]
 80005a4:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80005a6:	68e1      	ldr	r1, [r4, #12]
 80005a8:	430b      	orrs	r3, r1
 80005aa:	6921      	ldr	r1, [r4, #16]
 80005ac:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80005ae:	6961      	ldr	r1, [r4, #20]
 80005b0:	430b      	orrs	r3, r1
 80005b2:	69a1      	ldr	r1, [r4, #24]
 80005b4:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80005b6:	69e1      	ldr	r1, [r4, #28]
 80005b8:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 80005ba:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80005bc:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80005be:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <HAL_DMA_Init+0x64>)
 80005c0:	2114      	movs	r1, #20
 80005c2:	18c0      	adds	r0, r0, r3
 80005c4:	f7ff fdb4 	bl	8000130 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 80005c8:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <HAL_DMA_Init+0x68>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80005ca:	0080      	lsls	r0, r0, #2
 80005cc:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80005ce:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 80005d0:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80005d2:	2301      	movs	r3, #1
  hdma->XferCpltCallback = NULL;
 80005d4:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80005d6:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80005d8:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80005da:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80005dc:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 80005de:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 80005e0:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 80005e2:	77e0      	strb	r0, [r4, #31]
}  
 80005e4:	bd70      	pop	{r4, r5, r6, pc}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	ffffc00f 	.word	0xffffc00f
 80005ec:	bffdfff8 	.word	0xbffdfff8
 80005f0:	40020000 	.word	0x40020000

080005f4 <HAL_DMA_IRQHandler>:
{
 80005f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80005f6:	2704      	movs	r7, #4
 80005f8:	003e      	movs	r6, r7
 80005fa:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80005fc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80005fe:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000600:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000602:	6803      	ldr	r3, [r0, #0]
 8000604:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000606:	422e      	tst	r6, r5
 8000608:	d00d      	beq.n	8000626 <HAL_DMA_IRQHandler+0x32>
 800060a:	423c      	tst	r4, r7
 800060c:	d00b      	beq.n	8000626 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800060e:	6819      	ldr	r1, [r3, #0]
 8000610:	0689      	lsls	r1, r1, #26
 8000612:	d402      	bmi.n	800061a <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000614:	6819      	ldr	r1, [r3, #0]
 8000616:	43b9      	bics	r1, r7
 8000618:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 800061a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800061c:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 800061e:	2b00      	cmp	r3, #0
 8000620:	d019      	beq.n	8000656 <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 8000622:	4798      	blx	r3
}  
 8000624:	e017      	b.n	8000656 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000626:	2702      	movs	r7, #2
 8000628:	003e      	movs	r6, r7
 800062a:	408e      	lsls	r6, r1
 800062c:	422e      	tst	r6, r5
 800062e:	d013      	beq.n	8000658 <HAL_DMA_IRQHandler+0x64>
 8000630:	423c      	tst	r4, r7
 8000632:	d011      	beq.n	8000658 <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000634:	6819      	ldr	r1, [r3, #0]
 8000636:	0689      	lsls	r1, r1, #26
 8000638:	d406      	bmi.n	8000648 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800063a:	240a      	movs	r4, #10
 800063c:	6819      	ldr	r1, [r3, #0]
 800063e:	43a1      	bics	r1, r4
 8000640:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8000642:	2101      	movs	r1, #1
 8000644:	19c3      	adds	r3, r0, r7
 8000646:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000648:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 800064a:	2200      	movs	r2, #0
 800064c:	1c43      	adds	r3, r0, #1
 800064e:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 8000650:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 8000652:	4293      	cmp	r3, r2
 8000654:	d1e5      	bne.n	8000622 <HAL_DMA_IRQHandler+0x2e>
}  
 8000656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000658:	2608      	movs	r6, #8
 800065a:	0037      	movs	r7, r6
 800065c:	408f      	lsls	r7, r1
 800065e:	423d      	tst	r5, r7
 8000660:	d0f9      	beq.n	8000656 <HAL_DMA_IRQHandler+0x62>
 8000662:	4234      	tst	r4, r6
 8000664:	d0f7      	beq.n	8000656 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000666:	250e      	movs	r5, #14
 8000668:	681c      	ldr	r4, [r3, #0]
 800066a:	43ac      	bics	r4, r5
 800066c:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800066e:	2301      	movs	r3, #1
 8000670:	001c      	movs	r4, r3
 8000672:	408c      	lsls	r4, r1
 8000674:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 8000676:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000678:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 800067a:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 800067c:	2200      	movs	r2, #0
 800067e:	18c3      	adds	r3, r0, r3
 8000680:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 8000682:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000684:	e7e5      	b.n	8000652 <HAL_DMA_IRQHandler+0x5e>
	...

08000688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000688:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800068a:	680b      	ldr	r3, [r1, #0]
{ 
 800068c:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 800068e:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8000690:	2300      	movs	r3, #0
{ 
 8000692:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000694:	9a02      	ldr	r2, [sp, #8]
 8000696:	40da      	lsrs	r2, r3
 8000698:	d101      	bne.n	800069e <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 800069a:	b007      	add	sp, #28
 800069c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800069e:	2201      	movs	r2, #1
 80006a0:	409a      	lsls	r2, r3
 80006a2:	9203      	str	r2, [sp, #12]
 80006a4:	9903      	ldr	r1, [sp, #12]
 80006a6:	9a02      	ldr	r2, [sp, #8]
 80006a8:	400a      	ands	r2, r1
 80006aa:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80006ac:	d100      	bne.n	80006b0 <HAL_GPIO_Init+0x28>
 80006ae:	e08c      	b.n	80007ca <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80006b0:	9a01      	ldr	r2, [sp, #4]
 80006b2:	2110      	movs	r1, #16
 80006b4:	6852      	ldr	r2, [r2, #4]
 80006b6:	0016      	movs	r6, r2
 80006b8:	438e      	bics	r6, r1
 80006ba:	2e02      	cmp	r6, #2
 80006bc:	d10e      	bne.n	80006dc <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80006be:	2507      	movs	r5, #7
 80006c0:	401d      	ands	r5, r3
 80006c2:	00ad      	lsls	r5, r5, #2
 80006c4:	3901      	subs	r1, #1
 80006c6:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 80006c8:	08dc      	lsrs	r4, r3, #3
 80006ca:	00a4      	lsls	r4, r4, #2
 80006cc:	1904      	adds	r4, r0, r4
 80006ce:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80006d0:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80006d2:	9901      	ldr	r1, [sp, #4]
 80006d4:	6909      	ldr	r1, [r1, #16]
 80006d6:	40a9      	lsls	r1, r5
 80006d8:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 80006da:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80006dc:	2403      	movs	r4, #3
 80006de:	005f      	lsls	r7, r3, #1
 80006e0:	40bc      	lsls	r4, r7
 80006e2:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80006e4:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006e6:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80006e8:	4025      	ands	r5, r4
 80006ea:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006ec:	2503      	movs	r5, #3
 80006ee:	4015      	ands	r5, r2
 80006f0:	40bd      	lsls	r5, r7
 80006f2:	4661      	mov	r1, ip
 80006f4:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80006f6:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006f8:	2e01      	cmp	r6, #1
 80006fa:	d80f      	bhi.n	800071c <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 80006fc:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 80006fe:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000700:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000702:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000704:	40bd      	lsls	r5, r7
 8000706:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8000708:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800070a:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800070c:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800070e:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000710:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000712:	2101      	movs	r1, #1
 8000714:	400d      	ands	r5, r1
 8000716:	409d      	lsls	r5, r3
 8000718:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800071a:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 800071c:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800071e:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000720:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000722:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000724:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000726:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000728:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 800072a:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 800072c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800072e:	420a      	tst	r2, r1
 8000730:	d04b      	beq.n	80007ca <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000732:	2101      	movs	r1, #1
 8000734:	4c26      	ldr	r4, [pc, #152]	; (80007d0 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000736:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000738:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800073a:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073c:	430d      	orrs	r5, r1
 800073e:	61a5      	str	r5, [r4, #24]
 8000740:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000742:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000744:	400c      	ands	r4, r1
 8000746:	9405      	str	r4, [sp, #20]
 8000748:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800074a:	240f      	movs	r4, #15
 800074c:	4921      	ldr	r1, [pc, #132]	; (80007d4 <HAL_GPIO_Init+0x14c>)
 800074e:	00ad      	lsls	r5, r5, #2
 8000750:	00b6      	lsls	r6, r6, #2
 8000752:	186d      	adds	r5, r5, r1
 8000754:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000756:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8000758:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800075a:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800075c:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800075e:	2400      	movs	r4, #0
 8000760:	4288      	cmp	r0, r1
 8000762:	d00c      	beq.n	800077e <HAL_GPIO_Init+0xf6>
 8000764:	491c      	ldr	r1, [pc, #112]	; (80007d8 <HAL_GPIO_Init+0x150>)
 8000766:	3401      	adds	r4, #1
 8000768:	4288      	cmp	r0, r1
 800076a:	d008      	beq.n	800077e <HAL_GPIO_Init+0xf6>
 800076c:	491b      	ldr	r1, [pc, #108]	; (80007dc <HAL_GPIO_Init+0x154>)
 800076e:	3401      	adds	r4, #1
 8000770:	4288      	cmp	r0, r1
 8000772:	d004      	beq.n	800077e <HAL_GPIO_Init+0xf6>
 8000774:	491a      	ldr	r1, [pc, #104]	; (80007e0 <HAL_GPIO_Init+0x158>)
 8000776:	3403      	adds	r4, #3
 8000778:	4288      	cmp	r0, r1
 800077a:	d100      	bne.n	800077e <HAL_GPIO_Init+0xf6>
 800077c:	3c02      	subs	r4, #2
 800077e:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000780:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000782:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8000784:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8000786:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8000788:	4c16      	ldr	r4, [pc, #88]	; (80007e4 <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800078a:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 800078c:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 800078e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000790:	03d1      	lsls	r1, r2, #15
 8000792:	d401      	bmi.n	8000798 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000794:	003e      	movs	r6, r7
 8000796:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8000798:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800079a:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 800079c:	9e00      	ldr	r6, [sp, #0]
 800079e:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007a0:	0391      	lsls	r1, r2, #14
 80007a2:	d401      	bmi.n	80007a8 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80007a4:	003e      	movs	r6, r7
 80007a6:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 80007a8:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80007aa:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 80007ac:	9e00      	ldr	r6, [sp, #0]
 80007ae:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007b0:	02d1      	lsls	r1, r2, #11
 80007b2:	d401      	bmi.n	80007b8 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80007b4:	003e      	movs	r6, r7
 80007b6:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80007b8:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80007ba:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 80007bc:	9f00      	ldr	r7, [sp, #0]
 80007be:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007c0:	0292      	lsls	r2, r2, #10
 80007c2:	d401      	bmi.n	80007c8 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80007c4:	402e      	ands	r6, r5
 80007c6:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80007c8:	60e7      	str	r7, [r4, #12]
    position++;
 80007ca:	3301      	adds	r3, #1
 80007cc:	e762      	b.n	8000694 <HAL_GPIO_Init+0xc>
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	40021000 	.word	0x40021000
 80007d4:	40010000 	.word	0x40010000
 80007d8:	48000400 	.word	0x48000400
 80007dc:	48000800 	.word	0x48000800
 80007e0:	48000c00 	.word	0x48000c00
 80007e4:	40010400 	.word	0x40010400

080007e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80007e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007ea:	6803      	ldr	r3, [r0, #0]
{
 80007ec:	b085      	sub	sp, #20
 80007ee:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80007f0:	07db      	lsls	r3, r3, #31
 80007f2:	d42f      	bmi.n	8000854 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007f4:	682b      	ldr	r3, [r5, #0]
 80007f6:	079b      	lsls	r3, r3, #30
 80007f8:	d500      	bpl.n	80007fc <HAL_RCC_OscConfig+0x14>
 80007fa:	e081      	b.n	8000900 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80007fc:	682b      	ldr	r3, [r5, #0]
 80007fe:	071b      	lsls	r3, r3, #28
 8000800:	d500      	bpl.n	8000804 <HAL_RCC_OscConfig+0x1c>
 8000802:	e0bc      	b.n	800097e <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000804:	682b      	ldr	r3, [r5, #0]
 8000806:	075b      	lsls	r3, r3, #29
 8000808:	d500      	bpl.n	800080c <HAL_RCC_OscConfig+0x24>
 800080a:	e0df      	b.n	80009cc <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800080c:	682b      	ldr	r3, [r5, #0]
 800080e:	06db      	lsls	r3, r3, #27
 8000810:	d51a      	bpl.n	8000848 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000812:	696a      	ldr	r2, [r5, #20]
 8000814:	4cb5      	ldr	r4, [pc, #724]	; (8000aec <HAL_RCC_OscConfig+0x304>)
 8000816:	2304      	movs	r3, #4
 8000818:	2a01      	cmp	r2, #1
 800081a:	d000      	beq.n	800081e <HAL_RCC_OscConfig+0x36>
 800081c:	e14b      	b.n	8000ab6 <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800081e:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000820:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000822:	430b      	orrs	r3, r1
 8000824:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000826:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000828:	431a      	orrs	r2, r3
 800082a:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 800082c:	f7ff fd36 	bl	800029c <HAL_GetTick>
 8000830:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000832:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000834:	4233      	tst	r3, r6
 8000836:	d100      	bne.n	800083a <HAL_RCC_OscConfig+0x52>
 8000838:	e136      	b.n	8000aa8 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800083a:	21f8      	movs	r1, #248	; 0xf8
 800083c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800083e:	69ab      	ldr	r3, [r5, #24]
 8000840:	438a      	bics	r2, r1
 8000842:	00db      	lsls	r3, r3, #3
 8000844:	4313      	orrs	r3, r2
 8000846:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000848:	6a29      	ldr	r1, [r5, #32]
 800084a:	2900      	cmp	r1, #0
 800084c:	d000      	beq.n	8000850 <HAL_RCC_OscConfig+0x68>
 800084e:	e159      	b.n	8000b04 <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000850:	2000      	movs	r0, #0
 8000852:	e013      	b.n	800087c <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000854:	210c      	movs	r1, #12
 8000856:	4ca5      	ldr	r4, [pc, #660]	; (8000aec <HAL_RCC_OscConfig+0x304>)
 8000858:	6862      	ldr	r2, [r4, #4]
 800085a:	400a      	ands	r2, r1
 800085c:	2a04      	cmp	r2, #4
 800085e:	d006      	beq.n	800086e <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000860:	6863      	ldr	r3, [r4, #4]
 8000862:	400b      	ands	r3, r1
 8000864:	2b08      	cmp	r3, #8
 8000866:	d10b      	bne.n	8000880 <HAL_RCC_OscConfig+0x98>
 8000868:	6863      	ldr	r3, [r4, #4]
 800086a:	03db      	lsls	r3, r3, #15
 800086c:	d508      	bpl.n	8000880 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	039b      	lsls	r3, r3, #14
 8000872:	d5bf      	bpl.n	80007f4 <HAL_RCC_OscConfig+0xc>
 8000874:	686b      	ldr	r3, [r5, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d1bc      	bne.n	80007f4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800087a:	2001      	movs	r0, #1
}
 800087c:	b005      	add	sp, #20
 800087e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000880:	686b      	ldr	r3, [r5, #4]
 8000882:	2b01      	cmp	r3, #1
 8000884:	d113      	bne.n	80008ae <HAL_RCC_OscConfig+0xc6>
 8000886:	2380      	movs	r3, #128	; 0x80
 8000888:	6822      	ldr	r2, [r4, #0]
 800088a:	025b      	lsls	r3, r3, #9
 800088c:	4313      	orrs	r3, r2
 800088e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000890:	f7ff fd04 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000894:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000896:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000898:	02b6      	lsls	r6, r6, #10
 800089a:	6823      	ldr	r3, [r4, #0]
 800089c:	4233      	tst	r3, r6
 800089e:	d1a9      	bne.n	80007f4 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008a0:	f7ff fcfc 	bl	800029c <HAL_GetTick>
 80008a4:	1bc0      	subs	r0, r0, r7
 80008a6:	2864      	cmp	r0, #100	; 0x64
 80008a8:	d9f7      	bls.n	800089a <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 80008aa:	2003      	movs	r0, #3
 80008ac:	e7e6      	b.n	800087c <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d116      	bne.n	80008e0 <HAL_RCC_OscConfig+0xf8>
 80008b2:	6823      	ldr	r3, [r4, #0]
 80008b4:	4a8e      	ldr	r2, [pc, #568]	; (8000af0 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008b6:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008b8:	4013      	ands	r3, r2
 80008ba:	6023      	str	r3, [r4, #0]
 80008bc:	6823      	ldr	r3, [r4, #0]
 80008be:	4a8d      	ldr	r2, [pc, #564]	; (8000af4 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008c0:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008c2:	4013      	ands	r3, r2
 80008c4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80008c6:	f7ff fce9 	bl	800029c <HAL_GetTick>
 80008ca:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008cc:	6823      	ldr	r3, [r4, #0]
 80008ce:	4233      	tst	r3, r6
 80008d0:	d100      	bne.n	80008d4 <HAL_RCC_OscConfig+0xec>
 80008d2:	e78f      	b.n	80007f4 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80008d4:	f7ff fce2 	bl	800029c <HAL_GetTick>
 80008d8:	1bc0      	subs	r0, r0, r7
 80008da:	2864      	cmp	r0, #100	; 0x64
 80008dc:	d9f6      	bls.n	80008cc <HAL_RCC_OscConfig+0xe4>
 80008de:	e7e4      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80008e0:	2b05      	cmp	r3, #5
 80008e2:	d105      	bne.n	80008f0 <HAL_RCC_OscConfig+0x108>
 80008e4:	2380      	movs	r3, #128	; 0x80
 80008e6:	6822      	ldr	r2, [r4, #0]
 80008e8:	02db      	lsls	r3, r3, #11
 80008ea:	4313      	orrs	r3, r2
 80008ec:	6023      	str	r3, [r4, #0]
 80008ee:	e7ca      	b.n	8000886 <HAL_RCC_OscConfig+0x9e>
 80008f0:	6823      	ldr	r3, [r4, #0]
 80008f2:	4a7f      	ldr	r2, [pc, #508]	; (8000af0 <HAL_RCC_OscConfig+0x308>)
 80008f4:	4013      	ands	r3, r2
 80008f6:	6023      	str	r3, [r4, #0]
 80008f8:	6823      	ldr	r3, [r4, #0]
 80008fa:	4a7e      	ldr	r2, [pc, #504]	; (8000af4 <HAL_RCC_OscConfig+0x30c>)
 80008fc:	4013      	ands	r3, r2
 80008fe:	e7c6      	b.n	800088e <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000900:	220c      	movs	r2, #12
 8000902:	4c7a      	ldr	r4, [pc, #488]	; (8000aec <HAL_RCC_OscConfig+0x304>)
 8000904:	6863      	ldr	r3, [r4, #4]
 8000906:	4213      	tst	r3, r2
 8000908:	d006      	beq.n	8000918 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800090a:	6863      	ldr	r3, [r4, #4]
 800090c:	4013      	ands	r3, r2
 800090e:	2b08      	cmp	r3, #8
 8000910:	d110      	bne.n	8000934 <HAL_RCC_OscConfig+0x14c>
 8000912:	6863      	ldr	r3, [r4, #4]
 8000914:	03db      	lsls	r3, r3, #15
 8000916:	d40d      	bmi.n	8000934 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000918:	6823      	ldr	r3, [r4, #0]
 800091a:	079b      	lsls	r3, r3, #30
 800091c:	d502      	bpl.n	8000924 <HAL_RCC_OscConfig+0x13c>
 800091e:	68eb      	ldr	r3, [r5, #12]
 8000920:	2b01      	cmp	r3, #1
 8000922:	d1aa      	bne.n	800087a <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000924:	21f8      	movs	r1, #248	; 0xf8
 8000926:	6822      	ldr	r2, [r4, #0]
 8000928:	692b      	ldr	r3, [r5, #16]
 800092a:	438a      	bics	r2, r1
 800092c:	00db      	lsls	r3, r3, #3
 800092e:	4313      	orrs	r3, r2
 8000930:	6023      	str	r3, [r4, #0]
 8000932:	e763      	b.n	80007fc <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000934:	68ea      	ldr	r2, [r5, #12]
 8000936:	2301      	movs	r3, #1
 8000938:	2a00      	cmp	r2, #0
 800093a:	d00f      	beq.n	800095c <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 800093c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800093e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8000940:	4313      	orrs	r3, r2
 8000942:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000944:	f7ff fcaa 	bl	800029c <HAL_GetTick>
 8000948:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800094a:	6823      	ldr	r3, [r4, #0]
 800094c:	4233      	tst	r3, r6
 800094e:	d1e9      	bne.n	8000924 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000950:	f7ff fca4 	bl	800029c <HAL_GetTick>
 8000954:	1bc0      	subs	r0, r0, r7
 8000956:	2802      	cmp	r0, #2
 8000958:	d9f7      	bls.n	800094a <HAL_RCC_OscConfig+0x162>
 800095a:	e7a6      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 800095c:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800095e:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8000960:	439a      	bics	r2, r3
 8000962:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8000964:	f7ff fc9a 	bl	800029c <HAL_GetTick>
 8000968:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800096a:	6823      	ldr	r3, [r4, #0]
 800096c:	4233      	tst	r3, r6
 800096e:	d100      	bne.n	8000972 <HAL_RCC_OscConfig+0x18a>
 8000970:	e744      	b.n	80007fc <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000972:	f7ff fc93 	bl	800029c <HAL_GetTick>
 8000976:	1bc0      	subs	r0, r0, r7
 8000978:	2802      	cmp	r0, #2
 800097a:	d9f6      	bls.n	800096a <HAL_RCC_OscConfig+0x182>
 800097c:	e795      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800097e:	69ea      	ldr	r2, [r5, #28]
 8000980:	2301      	movs	r3, #1
 8000982:	4c5a      	ldr	r4, [pc, #360]	; (8000aec <HAL_RCC_OscConfig+0x304>)
 8000984:	2a00      	cmp	r2, #0
 8000986:	d010      	beq.n	80009aa <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8000988:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800098a:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 800098c:	4313      	orrs	r3, r2
 800098e:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8000990:	f7ff fc84 	bl	800029c <HAL_GetTick>
 8000994:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000996:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000998:	4233      	tst	r3, r6
 800099a:	d000      	beq.n	800099e <HAL_RCC_OscConfig+0x1b6>
 800099c:	e732      	b.n	8000804 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800099e:	f7ff fc7d 	bl	800029c <HAL_GetTick>
 80009a2:	1bc0      	subs	r0, r0, r7
 80009a4:	2802      	cmp	r0, #2
 80009a6:	d9f6      	bls.n	8000996 <HAL_RCC_OscConfig+0x1ae>
 80009a8:	e77f      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 80009aa:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009ac:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80009ae:	439a      	bics	r2, r3
 80009b0:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 80009b2:	f7ff fc73 	bl	800029c <HAL_GetTick>
 80009b6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80009ba:	4233      	tst	r3, r6
 80009bc:	d100      	bne.n	80009c0 <HAL_RCC_OscConfig+0x1d8>
 80009be:	e721      	b.n	8000804 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009c0:	f7ff fc6c 	bl	800029c <HAL_GetTick>
 80009c4:	1bc0      	subs	r0, r0, r7
 80009c6:	2802      	cmp	r0, #2
 80009c8:	d9f6      	bls.n	80009b8 <HAL_RCC_OscConfig+0x1d0>
 80009ca:	e76e      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009cc:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80009ce:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009d0:	4c46      	ldr	r4, [pc, #280]	; (8000aec <HAL_RCC_OscConfig+0x304>)
 80009d2:	0552      	lsls	r2, r2, #21
 80009d4:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 80009d6:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009d8:	4213      	tst	r3, r2
 80009da:	d108      	bne.n	80009ee <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 80009dc:	69e3      	ldr	r3, [r4, #28]
 80009de:	4313      	orrs	r3, r2
 80009e0:	61e3      	str	r3, [r4, #28]
 80009e2:	69e3      	ldr	r3, [r4, #28]
 80009e4:	4013      	ands	r3, r2
 80009e6:	9303      	str	r3, [sp, #12]
 80009e8:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80009ea:	2301      	movs	r3, #1
 80009ec:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009ee:	2780      	movs	r7, #128	; 0x80
 80009f0:	4e41      	ldr	r6, [pc, #260]	; (8000af8 <HAL_RCC_OscConfig+0x310>)
 80009f2:	007f      	lsls	r7, r7, #1
 80009f4:	6833      	ldr	r3, [r6, #0]
 80009f6:	423b      	tst	r3, r7
 80009f8:	d006      	beq.n	8000a08 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009fa:	68ab      	ldr	r3, [r5, #8]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d113      	bne.n	8000a28 <HAL_RCC_OscConfig+0x240>
 8000a00:	6a22      	ldr	r2, [r4, #32]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	6223      	str	r3, [r4, #32]
 8000a06:	e030      	b.n	8000a6a <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a08:	6833      	ldr	r3, [r6, #0]
 8000a0a:	433b      	orrs	r3, r7
 8000a0c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000a0e:	f7ff fc45 	bl	800029c <HAL_GetTick>
 8000a12:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a14:	6833      	ldr	r3, [r6, #0]
 8000a16:	423b      	tst	r3, r7
 8000a18:	d1ef      	bne.n	80009fa <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a1a:	f7ff fc3f 	bl	800029c <HAL_GetTick>
 8000a1e:	9b01      	ldr	r3, [sp, #4]
 8000a20:	1ac0      	subs	r0, r0, r3
 8000a22:	2864      	cmp	r0, #100	; 0x64
 8000a24:	d9f6      	bls.n	8000a14 <HAL_RCC_OscConfig+0x22c>
 8000a26:	e740      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
 8000a28:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d114      	bne.n	8000a58 <HAL_RCC_OscConfig+0x270>
 8000a2e:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a30:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a32:	4393      	bics	r3, r2
 8000a34:	6223      	str	r3, [r4, #32]
 8000a36:	6a23      	ldr	r3, [r4, #32]
 8000a38:	3203      	adds	r2, #3
 8000a3a:	4393      	bics	r3, r2
 8000a3c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000a3e:	f7ff fc2d 	bl	800029c <HAL_GetTick>
 8000a42:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a44:	6a23      	ldr	r3, [r4, #32]
 8000a46:	423b      	tst	r3, r7
 8000a48:	d025      	beq.n	8000a96 <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a4a:	f7ff fc27 	bl	800029c <HAL_GetTick>
 8000a4e:	4b2b      	ldr	r3, [pc, #172]	; (8000afc <HAL_RCC_OscConfig+0x314>)
 8000a50:	1b80      	subs	r0, r0, r6
 8000a52:	4298      	cmp	r0, r3
 8000a54:	d9f6      	bls.n	8000a44 <HAL_RCC_OscConfig+0x25c>
 8000a56:	e728      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a58:	2b05      	cmp	r3, #5
 8000a5a:	d10b      	bne.n	8000a74 <HAL_RCC_OscConfig+0x28c>
 8000a5c:	6a21      	ldr	r1, [r4, #32]
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	430b      	orrs	r3, r1
 8000a62:	6223      	str	r3, [r4, #32]
 8000a64:	6a23      	ldr	r3, [r4, #32]
 8000a66:	431a      	orrs	r2, r3
 8000a68:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8000a6a:	f7ff fc17 	bl	800029c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a6e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000a70:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a72:	e00d      	b.n	8000a90 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a74:	6a23      	ldr	r3, [r4, #32]
 8000a76:	4393      	bics	r3, r2
 8000a78:	2204      	movs	r2, #4
 8000a7a:	6223      	str	r3, [r4, #32]
 8000a7c:	6a23      	ldr	r3, [r4, #32]
 8000a7e:	4393      	bics	r3, r2
 8000a80:	e7c0      	b.n	8000a04 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000a82:	f7ff fc0b 	bl	800029c <HAL_GetTick>
 8000a86:	4b1d      	ldr	r3, [pc, #116]	; (8000afc <HAL_RCC_OscConfig+0x314>)
 8000a88:	1b80      	subs	r0, r0, r6
 8000a8a:	4298      	cmp	r0, r3
 8000a8c:	d900      	bls.n	8000a90 <HAL_RCC_OscConfig+0x2a8>
 8000a8e:	e70c      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a90:	6a23      	ldr	r3, [r4, #32]
 8000a92:	423b      	tst	r3, r7
 8000a94:	d0f5      	beq.n	8000a82 <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8000a96:	9b00      	ldr	r3, [sp, #0]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d000      	beq.n	8000a9e <HAL_RCC_OscConfig+0x2b6>
 8000a9c:	e6b6      	b.n	800080c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000a9e:	69e3      	ldr	r3, [r4, #28]
 8000aa0:	4a17      	ldr	r2, [pc, #92]	; (8000b00 <HAL_RCC_OscConfig+0x318>)
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	61e3      	str	r3, [r4, #28]
 8000aa6:	e6b1      	b.n	800080c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000aa8:	f7ff fbf8 	bl	800029c <HAL_GetTick>
 8000aac:	1bc0      	subs	r0, r0, r7
 8000aae:	2802      	cmp	r0, #2
 8000ab0:	d800      	bhi.n	8000ab4 <HAL_RCC_OscConfig+0x2cc>
 8000ab2:	e6be      	b.n	8000832 <HAL_RCC_OscConfig+0x4a>
 8000ab4:	e6f9      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000ab6:	3205      	adds	r2, #5
 8000ab8:	d103      	bne.n	8000ac2 <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8000aba:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000abc:	439a      	bics	r2, r3
 8000abe:	6362      	str	r2, [r4, #52]	; 0x34
 8000ac0:	e6bb      	b.n	800083a <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ac2:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ac4:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ac6:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000ac8:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000aca:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000acc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000ace:	4393      	bics	r3, r2
 8000ad0:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8000ad2:	f7ff fbe3 	bl	800029c <HAL_GetTick>
 8000ad6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ad8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000ada:	4233      	tst	r3, r6
 8000adc:	d100      	bne.n	8000ae0 <HAL_RCC_OscConfig+0x2f8>
 8000ade:	e6b3      	b.n	8000848 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000ae0:	f7ff fbdc 	bl	800029c <HAL_GetTick>
 8000ae4:	1bc0      	subs	r0, r0, r7
 8000ae6:	2802      	cmp	r0, #2
 8000ae8:	d9f6      	bls.n	8000ad8 <HAL_RCC_OscConfig+0x2f0>
 8000aea:	e6de      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
 8000aec:	40021000 	.word	0x40021000
 8000af0:	fffeffff 	.word	0xfffeffff
 8000af4:	fffbffff 	.word	0xfffbffff
 8000af8:	40007000 	.word	0x40007000
 8000afc:	00001388 	.word	0x00001388
 8000b00:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b04:	220c      	movs	r2, #12
 8000b06:	4c26      	ldr	r4, [pc, #152]	; (8000ba0 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8000b08:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b0a:	6863      	ldr	r3, [r4, #4]
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	2b08      	cmp	r3, #8
 8000b10:	d100      	bne.n	8000b14 <HAL_RCC_OscConfig+0x32c>
 8000b12:	e6b3      	b.n	800087c <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8000b14:	6823      	ldr	r3, [r4, #0]
 8000b16:	4a23      	ldr	r2, [pc, #140]	; (8000ba4 <HAL_RCC_OscConfig+0x3bc>)
 8000b18:	4013      	ands	r3, r2
 8000b1a:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b1c:	2902      	cmp	r1, #2
 8000b1e:	d12f      	bne.n	8000b80 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8000b20:	f7ff fbbc 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b24:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8000b26:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b28:	04b6      	lsls	r6, r6, #18
 8000b2a:	6823      	ldr	r3, [r4, #0]
 8000b2c:	4233      	tst	r3, r6
 8000b2e:	d121      	bne.n	8000b74 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b30:	220f      	movs	r2, #15
 8000b32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000b34:	4393      	bics	r3, r2
 8000b36:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000b3c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000b3e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000b40:	6862      	ldr	r2, [r4, #4]
 8000b42:	430b      	orrs	r3, r1
 8000b44:	4918      	ldr	r1, [pc, #96]	; (8000ba8 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b46:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b48:	400a      	ands	r2, r1
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b4e:	2380      	movs	r3, #128	; 0x80
 8000b50:	6822      	ldr	r2, [r4, #0]
 8000b52:	045b      	lsls	r3, r3, #17
 8000b54:	4313      	orrs	r3, r2
 8000b56:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b58:	f7ff fba0 	bl	800029c <HAL_GetTick>
 8000b5c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b5e:	04ad      	lsls	r5, r5, #18
 8000b60:	6823      	ldr	r3, [r4, #0]
 8000b62:	422b      	tst	r3, r5
 8000b64:	d000      	beq.n	8000b68 <HAL_RCC_OscConfig+0x380>
 8000b66:	e673      	b.n	8000850 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b68:	f7ff fb98 	bl	800029c <HAL_GetTick>
 8000b6c:	1b80      	subs	r0, r0, r6
 8000b6e:	2802      	cmp	r0, #2
 8000b70:	d9f6      	bls.n	8000b60 <HAL_RCC_OscConfig+0x378>
 8000b72:	e69a      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b74:	f7ff fb92 	bl	800029c <HAL_GetTick>
 8000b78:	1bc0      	subs	r0, r0, r7
 8000b7a:	2802      	cmp	r0, #2
 8000b7c:	d9d5      	bls.n	8000b2a <HAL_RCC_OscConfig+0x342>
 8000b7e:	e694      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8000b80:	f7ff fb8c 	bl	800029c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b84:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8000b86:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b88:	04ad      	lsls	r5, r5, #18
 8000b8a:	6823      	ldr	r3, [r4, #0]
 8000b8c:	422b      	tst	r3, r5
 8000b8e:	d100      	bne.n	8000b92 <HAL_RCC_OscConfig+0x3aa>
 8000b90:	e65e      	b.n	8000850 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b92:	f7ff fb83 	bl	800029c <HAL_GetTick>
 8000b96:	1b80      	subs	r0, r0, r6
 8000b98:	2802      	cmp	r0, #2
 8000b9a:	d9f6      	bls.n	8000b8a <HAL_RCC_OscConfig+0x3a2>
 8000b9c:	e685      	b.n	80008aa <HAL_RCC_OscConfig+0xc2>
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	feffffff 	.word	0xfeffffff
 8000ba8:	ffc2ffff 	.word	0xffc2ffff

08000bac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000bac:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000bae:	4c14      	ldr	r4, [pc, #80]	; (8000c00 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000bb0:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000bb2:	2210      	movs	r2, #16
 8000bb4:	0021      	movs	r1, r4
 8000bb6:	4668      	mov	r0, sp
 8000bb8:	f001 f962 	bl	8001e80 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000bbc:	0021      	movs	r1, r4
 8000bbe:	ad04      	add	r5, sp, #16
 8000bc0:	2210      	movs	r2, #16
 8000bc2:	3110      	adds	r1, #16
 8000bc4:	0028      	movs	r0, r5
 8000bc6:	f001 f95b 	bl	8001e80 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000bca:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000bcc:	4e0d      	ldr	r6, [pc, #52]	; (8000c04 <HAL_RCC_GetSysClockFreq+0x58>)
 8000bce:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000bd0:	401a      	ands	r2, r3
 8000bd2:	2a08      	cmp	r2, #8
 8000bd4:	d111      	bne.n	8000bfa <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8000bd6:	200f      	movs	r0, #15
 8000bd8:	466a      	mov	r2, sp
 8000bda:	0c99      	lsrs	r1, r3, #18
 8000bdc:	4001      	ands	r1, r0
 8000bde:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000be0:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8000be2:	4002      	ands	r2, r0
 8000be4:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8000be6:	03db      	lsls	r3, r3, #15
 8000be8:	d505      	bpl.n	8000bf6 <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000bea:	4807      	ldr	r0, [pc, #28]	; (8000c08 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000bec:	f7ff faa0 	bl	8000130 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000bf0:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000bf2:	b008      	add	sp, #32
 8000bf4:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8000bf6:	4805      	ldr	r0, [pc, #20]	; (8000c0c <HAL_RCC_GetSysClockFreq+0x60>)
 8000bf8:	e7fa      	b.n	8000bf0 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000bfa:	4803      	ldr	r0, [pc, #12]	; (8000c08 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000bfc:	e7f9      	b.n	8000bf2 <HAL_RCC_GetSysClockFreq+0x46>
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	08001ebc 	.word	0x08001ebc
 8000c04:	40021000 	.word	0x40021000
 8000c08:	007a1200 	.word	0x007a1200
 8000c0c:	003d0900 	.word	0x003d0900

08000c10 <HAL_RCC_ClockConfig>:
{
 8000c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c12:	2201      	movs	r2, #1
 8000c14:	4c43      	ldr	r4, [pc, #268]	; (8000d24 <HAL_RCC_ClockConfig+0x114>)
{
 8000c16:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c18:	6823      	ldr	r3, [r4, #0]
{
 8000c1a:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	428b      	cmp	r3, r1
 8000c20:	d31c      	bcc.n	8000c5c <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c22:	6832      	ldr	r2, [r6, #0]
 8000c24:	0793      	lsls	r3, r2, #30
 8000c26:	d423      	bmi.n	8000c70 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c28:	07d3      	lsls	r3, r2, #31
 8000c2a:	d429      	bmi.n	8000c80 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	6822      	ldr	r2, [r4, #0]
 8000c30:	401a      	ands	r2, r3
 8000c32:	4297      	cmp	r7, r2
 8000c34:	d367      	bcc.n	8000d06 <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c36:	6833      	ldr	r3, [r6, #0]
 8000c38:	4c3b      	ldr	r4, [pc, #236]	; (8000d28 <HAL_RCC_ClockConfig+0x118>)
 8000c3a:	075b      	lsls	r3, r3, #29
 8000c3c:	d46a      	bmi.n	8000d14 <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000c3e:	f7ff ffb5 	bl	8000bac <HAL_RCC_GetSysClockFreq>
 8000c42:	6863      	ldr	r3, [r4, #4]
 8000c44:	4a39      	ldr	r2, [pc, #228]	; (8000d2c <HAL_RCC_ClockConfig+0x11c>)
 8000c46:	061b      	lsls	r3, r3, #24
 8000c48:	0f1b      	lsrs	r3, r3, #28
 8000c4a:	5cd3      	ldrb	r3, [r2, r3]
 8000c4c:	40d8      	lsrs	r0, r3
 8000c4e:	4b38      	ldr	r3, [pc, #224]	; (8000d30 <HAL_RCC_ClockConfig+0x120>)
 8000c50:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c52:	2000      	movs	r0, #0
 8000c54:	f7ff faf8 	bl	8000248 <HAL_InitTick>
  return HAL_OK;
 8000c58:	2000      	movs	r0, #0
 8000c5a:	e008      	b.n	8000c6e <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c5c:	6823      	ldr	r3, [r4, #0]
 8000c5e:	4393      	bics	r3, r2
 8000c60:	430b      	orrs	r3, r1
 8000c62:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c64:	6823      	ldr	r3, [r4, #0]
 8000c66:	4013      	ands	r3, r2
 8000c68:	4299      	cmp	r1, r3
 8000c6a:	d0da      	beq.n	8000c22 <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000c6c:	2001      	movs	r0, #1
}
 8000c6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c70:	20f0      	movs	r0, #240	; 0xf0
 8000c72:	492d      	ldr	r1, [pc, #180]	; (8000d28 <HAL_RCC_ClockConfig+0x118>)
 8000c74:	684b      	ldr	r3, [r1, #4]
 8000c76:	4383      	bics	r3, r0
 8000c78:	68b0      	ldr	r0, [r6, #8]
 8000c7a:	4303      	orrs	r3, r0
 8000c7c:	604b      	str	r3, [r1, #4]
 8000c7e:	e7d3      	b.n	8000c28 <HAL_RCC_ClockConfig+0x18>
 8000c80:	4d29      	ldr	r5, [pc, #164]	; (8000d28 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c82:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c84:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c86:	2a01      	cmp	r2, #1
 8000c88:	d11a      	bne.n	8000cc0 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c8a:	039b      	lsls	r3, r3, #14
 8000c8c:	d5ee      	bpl.n	8000c6c <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000c8e:	2103      	movs	r1, #3
 8000c90:	686b      	ldr	r3, [r5, #4]
 8000c92:	438b      	bics	r3, r1
 8000c94:	4313      	orrs	r3, r2
 8000c96:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000c98:	f7ff fb00 	bl	800029c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c9c:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000c9e:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d115      	bne.n	8000cd0 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ca4:	220c      	movs	r2, #12
 8000ca6:	686b      	ldr	r3, [r5, #4]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	2b04      	cmp	r3, #4
 8000cac:	d0be      	beq.n	8000c2c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cae:	f7ff faf5 	bl	800029c <HAL_GetTick>
 8000cb2:	9b01      	ldr	r3, [sp, #4]
 8000cb4:	1ac0      	subs	r0, r0, r3
 8000cb6:	4b1f      	ldr	r3, [pc, #124]	; (8000d34 <HAL_RCC_ClockConfig+0x124>)
 8000cb8:	4298      	cmp	r0, r3
 8000cba:	d9f3      	bls.n	8000ca4 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8000cbc:	2003      	movs	r0, #3
 8000cbe:	e7d6      	b.n	8000c6e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cc0:	2a02      	cmp	r2, #2
 8000cc2:	d102      	bne.n	8000cca <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cc4:	019b      	lsls	r3, r3, #6
 8000cc6:	d4e2      	bmi.n	8000c8e <HAL_RCC_ClockConfig+0x7e>
 8000cc8:	e7d0      	b.n	8000c6c <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cca:	079b      	lsls	r3, r3, #30
 8000ccc:	d4df      	bmi.n	8000c8e <HAL_RCC_ClockConfig+0x7e>
 8000cce:	e7cd      	b.n	8000c6c <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d012      	beq.n	8000cfa <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000cd4:	220c      	movs	r2, #12
 8000cd6:	686b      	ldr	r3, [r5, #4]
 8000cd8:	4213      	tst	r3, r2
 8000cda:	d0a7      	beq.n	8000c2c <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cdc:	f7ff fade 	bl	800029c <HAL_GetTick>
 8000ce0:	9b01      	ldr	r3, [sp, #4]
 8000ce2:	1ac0      	subs	r0, r0, r3
 8000ce4:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <HAL_RCC_ClockConfig+0x124>)
 8000ce6:	4298      	cmp	r0, r3
 8000ce8:	d9f4      	bls.n	8000cd4 <HAL_RCC_ClockConfig+0xc4>
 8000cea:	e7e7      	b.n	8000cbc <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cec:	f7ff fad6 	bl	800029c <HAL_GetTick>
 8000cf0:	9b01      	ldr	r3, [sp, #4]
 8000cf2:	1ac0      	subs	r0, r0, r3
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <HAL_RCC_ClockConfig+0x124>)
 8000cf6:	4298      	cmp	r0, r3
 8000cf8:	d8e0      	bhi.n	8000cbc <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000cfa:	220c      	movs	r2, #12
 8000cfc:	686b      	ldr	r3, [r5, #4]
 8000cfe:	4013      	ands	r3, r2
 8000d00:	2b08      	cmp	r3, #8
 8000d02:	d1f3      	bne.n	8000cec <HAL_RCC_ClockConfig+0xdc>
 8000d04:	e792      	b.n	8000c2c <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d06:	6822      	ldr	r2, [r4, #0]
 8000d08:	439a      	bics	r2, r3
 8000d0a:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d0c:	6822      	ldr	r2, [r4, #0]
 8000d0e:	421a      	tst	r2, r3
 8000d10:	d1ac      	bne.n	8000c6c <HAL_RCC_ClockConfig+0x5c>
 8000d12:	e790      	b.n	8000c36 <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000d14:	6863      	ldr	r3, [r4, #4]
 8000d16:	4a08      	ldr	r2, [pc, #32]	; (8000d38 <HAL_RCC_ClockConfig+0x128>)
 8000d18:	4013      	ands	r3, r2
 8000d1a:	68f2      	ldr	r2, [r6, #12]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	6063      	str	r3, [r4, #4]
 8000d20:	e78d      	b.n	8000c3e <HAL_RCC_ClockConfig+0x2e>
 8000d22:	46c0      	nop			; (mov r8, r8)
 8000d24:	40022000 	.word	0x40022000
 8000d28:	40021000 	.word	0x40021000
 8000d2c:	08001ee0 	.word	0x08001ee0
 8000d30:	20000000 	.word	0x20000000
 8000d34:	00001388 	.word	0x00001388
 8000d38:	fffff8ff 	.word	0xfffff8ff

08000d3c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8000d3c:	4b01      	ldr	r3, [pc, #4]	; (8000d44 <HAL_RCC_GetHCLKFreq+0x8>)
 8000d3e:	6818      	ldr	r0, [r3, #0]
}
 8000d40:	4770      	bx	lr
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	20000000 	.word	0x20000000

08000d48 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d4a:	4a05      	ldr	r2, [pc, #20]	; (8000d60 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	055b      	lsls	r3, r3, #21
 8000d50:	0f5b      	lsrs	r3, r3, #29
 8000d52:	5cd3      	ldrb	r3, [r2, r3]
 8000d54:	4a03      	ldr	r2, [pc, #12]	; (8000d64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000d56:	6810      	ldr	r0, [r2, #0]
 8000d58:	40d8      	lsrs	r0, r3
}    
 8000d5a:	4770      	bx	lr
 8000d5c:	40021000 	.word	0x40021000
 8000d60:	08001ef0 	.word	0x08001ef0
 8000d64:	20000000 	.word	0x20000000

08000d68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000d68:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000d6a:	6803      	ldr	r3, [r0, #0]
{
 8000d6c:	b085      	sub	sp, #20
 8000d6e:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8000d70:	03db      	lsls	r3, r3, #15
 8000d72:	d528      	bpl.n	8000dc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d74:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000d76:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d78:	4c37      	ldr	r4, [pc, #220]	; (8000e58 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000d7a:	0552      	lsls	r2, r2, #21
 8000d7c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000d7e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d80:	4213      	tst	r3, r2
 8000d82:	d108      	bne.n	8000d96 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8000d84:	69e3      	ldr	r3, [r4, #28]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	61e3      	str	r3, [r4, #28]
 8000d8a:	69e3      	ldr	r3, [r4, #28]
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	9303      	str	r3, [sp, #12]
 8000d90:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000d92:	2301      	movs	r3, #1
 8000d94:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d96:	2780      	movs	r7, #128	; 0x80
 8000d98:	4e30      	ldr	r6, [pc, #192]	; (8000e5c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8000d9a:	007f      	lsls	r7, r7, #1
 8000d9c:	6833      	ldr	r3, [r6, #0]
 8000d9e:	423b      	tst	r3, r7
 8000da0:	d026      	beq.n	8000df0 <HAL_RCCEx_PeriphCLKConfig+0x88>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8000da2:	22c0      	movs	r2, #192	; 0xc0
 8000da4:	6a23      	ldr	r3, [r4, #32]
 8000da6:	0092      	lsls	r2, r2, #2
 8000da8:	4013      	ands	r3, r2
 8000daa:	4e2d      	ldr	r6, [pc, #180]	; (8000e60 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000dac:	d132      	bne.n	8000e14 <HAL_RCCEx_PeriphCLKConfig+0xac>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000dae:	6a23      	ldr	r3, [r4, #32]
 8000db0:	401e      	ands	r6, r3
 8000db2:	686b      	ldr	r3, [r5, #4]
 8000db4:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000db6:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8000db8:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d103      	bne.n	8000dc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dbe:	69e3      	ldr	r3, [r4, #28]
 8000dc0:	4a28      	ldr	r2, [pc, #160]	; (8000e64 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8000dc6:	682a      	ldr	r2, [r5, #0]
 8000dc8:	07d3      	lsls	r3, r2, #31
 8000dca:	d506      	bpl.n	8000dda <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8000dcc:	2003      	movs	r0, #3
 8000dce:	4922      	ldr	r1, [pc, #136]	; (8000e58 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000dd0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000dd2:	4383      	bics	r3, r0
 8000dd4:	68a8      	ldr	r0, [r5, #8]
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8000dda:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8000ddc:	0693      	lsls	r3, r2, #26
 8000dde:	d517      	bpl.n	8000e10 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8000de0:	2110      	movs	r1, #16
 8000de2:	4a1d      	ldr	r2, [pc, #116]	; (8000e58 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8000de4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000de6:	438b      	bics	r3, r1
 8000de8:	68e9      	ldr	r1, [r5, #12]
 8000dea:	430b      	orrs	r3, r1
 8000dec:	6313      	str	r3, [r2, #48]	; 0x30
 8000dee:	e00f      	b.n	8000e10 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000df0:	6833      	ldr	r3, [r6, #0]
 8000df2:	433b      	orrs	r3, r7
 8000df4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000df6:	f7ff fa51 	bl	800029c <HAL_GetTick>
 8000dfa:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dfc:	6833      	ldr	r3, [r6, #0]
 8000dfe:	423b      	tst	r3, r7
 8000e00:	d1cf      	bne.n	8000da2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e02:	f7ff fa4b 	bl	800029c <HAL_GetTick>
 8000e06:	9b01      	ldr	r3, [sp, #4]
 8000e08:	1ac0      	subs	r0, r0, r3
 8000e0a:	2864      	cmp	r0, #100	; 0x64
 8000e0c:	d9f6      	bls.n	8000dfc <HAL_RCCEx_PeriphCLKConfig+0x94>
          return HAL_TIMEOUT;
 8000e0e:	2003      	movs	r0, #3
}
 8000e10:	b005      	add	sp, #20
 8000e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8000e14:	6869      	ldr	r1, [r5, #4]
 8000e16:	400a      	ands	r2, r1
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d0c8      	beq.n	8000dae <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 8000e1c:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000e1e:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8000e20:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000e22:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 8000e24:	025b      	lsls	r3, r3, #9
 8000e26:	4303      	orrs	r3, r0
 8000e28:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000e2a:	6a23      	ldr	r3, [r4, #32]
 8000e2c:	480e      	ldr	r0, [pc, #56]	; (8000e68 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8000e2e:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8000e30:	4003      	ands	r3, r0
 8000e32:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 8000e34:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8000e36:	07d3      	lsls	r3, r2, #31
 8000e38:	d5b9      	bpl.n	8000dae <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8000e3a:	f7ff fa2f 	bl	800029c <HAL_GetTick>
 8000e3e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e40:	2202      	movs	r2, #2
 8000e42:	6a23      	ldr	r3, [r4, #32]
 8000e44:	4213      	tst	r3, r2
 8000e46:	d1b2      	bne.n	8000dae <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e48:	f7ff fa28 	bl	800029c <HAL_GetTick>
 8000e4c:	4b07      	ldr	r3, [pc, #28]	; (8000e6c <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8000e4e:	1bc0      	subs	r0, r0, r7
 8000e50:	4298      	cmp	r0, r3
 8000e52:	d9f5      	bls.n	8000e40 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8000e54:	e7db      	b.n	8000e0e <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40007000 	.word	0x40007000
 8000e60:	fffffcff 	.word	0xfffffcff
 8000e64:	efffffff 	.word	0xefffffff
 8000e68:	fffeffff 	.word	0xfffeffff
 8000e6c:	00001388 	.word	0x00001388

08000e70 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000e70:	2201      	movs	r2, #1
 8000e72:	6a03      	ldr	r3, [r0, #32]
{
 8000e74:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000e76:	4393      	bics	r3, r2
 8000e78:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000e7a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000e7c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000e7e:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000e80:	3272      	adds	r2, #114	; 0x72
 8000e82:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000e84:	680a      	ldr	r2, [r1, #0]
 8000e86:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8000e88:	2202      	movs	r2, #2
 8000e8a:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000e8c:	688a      	ldr	r2, [r1, #8]
 8000e8e:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000e90:	4a14      	ldr	r2, [pc, #80]	; (8000ee4 <TIM_OC1_SetConfig+0x74>)
 8000e92:	4290      	cmp	r0, r2
 8000e94:	d008      	beq.n	8000ea8 <TIM_OC1_SetConfig+0x38>
 8000e96:	4e14      	ldr	r6, [pc, #80]	; (8000ee8 <TIM_OC1_SetConfig+0x78>)
 8000e98:	42b0      	cmp	r0, r6
 8000e9a:	d005      	beq.n	8000ea8 <TIM_OC1_SetConfig+0x38>
 8000e9c:	4e13      	ldr	r6, [pc, #76]	; (8000eec <TIM_OC1_SetConfig+0x7c>)
 8000e9e:	42b0      	cmp	r0, r6
 8000ea0:	d002      	beq.n	8000ea8 <TIM_OC1_SetConfig+0x38>
 8000ea2:	4e13      	ldr	r6, [pc, #76]	; (8000ef0 <TIM_OC1_SetConfig+0x80>)
 8000ea4:	42b0      	cmp	r0, r6
 8000ea6:	d116      	bne.n	8000ed6 <TIM_OC1_SetConfig+0x66>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8000ea8:	2608      	movs	r6, #8
 8000eaa:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000eac:	68ce      	ldr	r6, [r1, #12]
 8000eae:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8000eb0:	2604      	movs	r6, #4
 8000eb2:	43b3      	bics	r3, r6
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000eb4:	4290      	cmp	r0, r2
 8000eb6:	d008      	beq.n	8000eca <TIM_OC1_SetConfig+0x5a>
 8000eb8:	4a0b      	ldr	r2, [pc, #44]	; (8000ee8 <TIM_OC1_SetConfig+0x78>)
 8000eba:	4290      	cmp	r0, r2
 8000ebc:	d005      	beq.n	8000eca <TIM_OC1_SetConfig+0x5a>
 8000ebe:	4a0b      	ldr	r2, [pc, #44]	; (8000eec <TIM_OC1_SetConfig+0x7c>)
 8000ec0:	4290      	cmp	r0, r2
 8000ec2:	d002      	beq.n	8000eca <TIM_OC1_SetConfig+0x5a>
 8000ec4:	4a0a      	ldr	r2, [pc, #40]	; (8000ef0 <TIM_OC1_SetConfig+0x80>)
 8000ec6:	4290      	cmp	r0, r2
 8000ec8:	d105      	bne.n	8000ed6 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000eca:	4a0a      	ldr	r2, [pc, #40]	; (8000ef4 <TIM_OC1_SetConfig+0x84>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ecc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000ece:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000ed0:	694c      	ldr	r4, [r1, #20]
 8000ed2:	4334      	orrs	r4, r6
 8000ed4:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000ed6:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8000ed8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000eda:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8000edc:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000ede:	6203      	str	r3, [r0, #32]
}
 8000ee0:	bd70      	pop	{r4, r5, r6, pc}
 8000ee2:	46c0      	nop			; (mov r8, r8)
 8000ee4:	40012c00 	.word	0x40012c00
 8000ee8:	40014000 	.word	0x40014000
 8000eec:	40014400 	.word	0x40014400
 8000ef0:	40014800 	.word	0x40014800
 8000ef4:	fffffcff 	.word	0xfffffcff

08000ef8 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000ef8:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000efa:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000efc:	6a03      	ldr	r3, [r0, #32]
 8000efe:	4a17      	ldr	r2, [pc, #92]	; (8000f5c <TIM_OC3_SetConfig+0x64>)
 8000f00:	4013      	ands	r3, r2
 8000f02:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000f04:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000f06:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8000f08:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000f0a:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000f0c:	680d      	ldr	r5, [r1, #0]
 8000f0e:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8000f10:	4d13      	ldr	r5, [pc, #76]	; (8000f60 <TIM_OC3_SetConfig+0x68>)
 8000f12:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000f14:	688d      	ldr	r5, [r1, #8]
 8000f16:	022d      	lsls	r5, r5, #8
 8000f18:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000f1a:	4d12      	ldr	r5, [pc, #72]	; (8000f64 <TIM_OC3_SetConfig+0x6c>)
 8000f1c:	42a8      	cmp	r0, r5
 8000f1e:	d10e      	bne.n	8000f3e <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8000f20:	4d11      	ldr	r5, [pc, #68]	; (8000f68 <TIM_OC3_SetConfig+0x70>)
 8000f22:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000f24:	68cb      	ldr	r3, [r1, #12]
 8000f26:	021b      	lsls	r3, r3, #8
 8000f28:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8000f2a:	4d10      	ldr	r5, [pc, #64]	; (8000f6c <TIM_OC3_SetConfig+0x74>)
 8000f2c:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000f2e:	4d10      	ldr	r5, [pc, #64]	; (8000f70 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000f30:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000f32:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000f34:	698a      	ldr	r2, [r1, #24]
 8000f36:	4332      	orrs	r2, r6
 8000f38:	0112      	lsls	r2, r2, #4
 8000f3a:	432a      	orrs	r2, r5
 8000f3c:	e008      	b.n	8000f50 <TIM_OC3_SetConfig+0x58>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000f3e:	4d0d      	ldr	r5, [pc, #52]	; (8000f74 <TIM_OC3_SetConfig+0x7c>)
 8000f40:	42a8      	cmp	r0, r5
 8000f42:	d0f4      	beq.n	8000f2e <TIM_OC3_SetConfig+0x36>
 8000f44:	4d0c      	ldr	r5, [pc, #48]	; (8000f78 <TIM_OC3_SetConfig+0x80>)
 8000f46:	42a8      	cmp	r0, r5
 8000f48:	d0f1      	beq.n	8000f2e <TIM_OC3_SetConfig+0x36>
 8000f4a:	4d0c      	ldr	r5, [pc, #48]	; (8000f7c <TIM_OC3_SetConfig+0x84>)
 8000f4c:	42a8      	cmp	r0, r5
 8000f4e:	d0ee      	beq.n	8000f2e <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000f50:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000f52:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8000f54:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8000f56:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000f58:	6203      	str	r3, [r0, #32]
}
 8000f5a:	bd70      	pop	{r4, r5, r6, pc}
 8000f5c:	fffffeff 	.word	0xfffffeff
 8000f60:	fffffdff 	.word	0xfffffdff
 8000f64:	40012c00 	.word	0x40012c00
 8000f68:	fffff7ff 	.word	0xfffff7ff
 8000f6c:	fffffbff 	.word	0xfffffbff
 8000f70:	ffffcfff 	.word	0xffffcfff
 8000f74:	40014000 	.word	0x40014000
 8000f78:	40014400 	.word	0x40014400
 8000f7c:	40014800 	.word	0x40014800

08000f80 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000f80:	6a03      	ldr	r3, [r0, #32]
 8000f82:	4a14      	ldr	r2, [pc, #80]	; (8000fd4 <TIM_OC4_SetConfig+0x54>)
{
 8000f84:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000f86:	4013      	ands	r3, r2
 8000f88:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000f8a:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000f8c:	4c12      	ldr	r4, [pc, #72]	; (8000fd8 <TIM_OC4_SetConfig+0x58>)
  tmpcr2 =  TIMx->CR2;
 8000f8e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8000f90:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000f92:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000f94:	680c      	ldr	r4, [r1, #0]
 8000f96:	0224      	lsls	r4, r4, #8
 8000f98:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8000f9a:	4c10      	ldr	r4, [pc, #64]	; (8000fdc <TIM_OC4_SetConfig+0x5c>)
 8000f9c:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000f9e:	688c      	ldr	r4, [r1, #8]
 8000fa0:	0324      	lsls	r4, r4, #12
 8000fa2:	4322      	orrs	r2, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000fa4:	4c0e      	ldr	r4, [pc, #56]	; (8000fe0 <TIM_OC4_SetConfig+0x60>)
 8000fa6:	42a0      	cmp	r0, r4
 8000fa8:	d008      	beq.n	8000fbc <TIM_OC4_SetConfig+0x3c>
 8000faa:	4c0e      	ldr	r4, [pc, #56]	; (8000fe4 <TIM_OC4_SetConfig+0x64>)
 8000fac:	42a0      	cmp	r0, r4
 8000fae:	d005      	beq.n	8000fbc <TIM_OC4_SetConfig+0x3c>
 8000fb0:	4c0d      	ldr	r4, [pc, #52]	; (8000fe8 <TIM_OC4_SetConfig+0x68>)
 8000fb2:	42a0      	cmp	r0, r4
 8000fb4:	d002      	beq.n	8000fbc <TIM_OC4_SetConfig+0x3c>
 8000fb6:	4c0d      	ldr	r4, [pc, #52]	; (8000fec <TIM_OC4_SetConfig+0x6c>)
 8000fb8:	42a0      	cmp	r0, r4
 8000fba:	d104      	bne.n	8000fc6 <TIM_OC4_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000fbc:	4c0c      	ldr	r4, [pc, #48]	; (8000ff0 <TIM_OC4_SetConfig+0x70>)
 8000fbe:	4023      	ands	r3, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000fc0:	694c      	ldr	r4, [r1, #20]
 8000fc2:	01a4      	lsls	r4, r4, #6
 8000fc4:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000fc6:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000fc8:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8000fca:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8000fcc:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000fce:	6202      	str	r2, [r0, #32]
}
 8000fd0:	bd30      	pop	{r4, r5, pc}
 8000fd2:	46c0      	nop			; (mov r8, r8)
 8000fd4:	ffffefff 	.word	0xffffefff
 8000fd8:	ffff8cff 	.word	0xffff8cff
 8000fdc:	ffffdfff 	.word	0xffffdfff
 8000fe0:	40012c00 	.word	0x40012c00
 8000fe4:	40014000 	.word	0x40014000
 8000fe8:	40014400 	.word	0x40014400
 8000fec:	40014800 	.word	0x40014800
 8000ff0:	ffffbfff 	.word	0xffffbfff

08000ff4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ff4:	4a1c      	ldr	r2, [pc, #112]	; (8001068 <TIM_Base_SetConfig+0x74>)
{
 8000ff6:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000ff8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ffa:	4290      	cmp	r0, r2
 8000ffc:	d002      	beq.n	8001004 <TIM_Base_SetConfig+0x10>
 8000ffe:	4c1b      	ldr	r4, [pc, #108]	; (800106c <TIM_Base_SetConfig+0x78>)
 8001000:	42a0      	cmp	r0, r4
 8001002:	d108      	bne.n	8001016 <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001004:	2470      	movs	r4, #112	; 0x70
 8001006:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8001008:	684c      	ldr	r4, [r1, #4]
 800100a:	4323      	orrs	r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800100c:	4290      	cmp	r0, r2
 800100e:	d00e      	beq.n	800102e <TIM_Base_SetConfig+0x3a>
 8001010:	4c16      	ldr	r4, [pc, #88]	; (800106c <TIM_Base_SetConfig+0x78>)
 8001012:	42a0      	cmp	r0, r4
 8001014:	d00b      	beq.n	800102e <TIM_Base_SetConfig+0x3a>
 8001016:	4c16      	ldr	r4, [pc, #88]	; (8001070 <TIM_Base_SetConfig+0x7c>)
 8001018:	42a0      	cmp	r0, r4
 800101a:	d008      	beq.n	800102e <TIM_Base_SetConfig+0x3a>
 800101c:	4c15      	ldr	r4, [pc, #84]	; (8001074 <TIM_Base_SetConfig+0x80>)
 800101e:	42a0      	cmp	r0, r4
 8001020:	d005      	beq.n	800102e <TIM_Base_SetConfig+0x3a>
 8001022:	4c15      	ldr	r4, [pc, #84]	; (8001078 <TIM_Base_SetConfig+0x84>)
 8001024:	42a0      	cmp	r0, r4
 8001026:	d002      	beq.n	800102e <TIM_Base_SetConfig+0x3a>
 8001028:	4c14      	ldr	r4, [pc, #80]	; (800107c <TIM_Base_SetConfig+0x88>)
 800102a:	42a0      	cmp	r0, r4
 800102c:	d103      	bne.n	8001036 <TIM_Base_SetConfig+0x42>
    tmpcr1 &= ~TIM_CR1_CKD;
 800102e:	4c14      	ldr	r4, [pc, #80]	; (8001080 <TIM_Base_SetConfig+0x8c>)
 8001030:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001032:	68cc      	ldr	r4, [r1, #12]
 8001034:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001036:	2480      	movs	r4, #128	; 0x80
 8001038:	43a3      	bics	r3, r4
 800103a:	694c      	ldr	r4, [r1, #20]
 800103c:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 800103e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001040:	688b      	ldr	r3, [r1, #8]
 8001042:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001044:	680b      	ldr	r3, [r1, #0]
 8001046:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001048:	4290      	cmp	r0, r2
 800104a:	d008      	beq.n	800105e <TIM_Base_SetConfig+0x6a>
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <TIM_Base_SetConfig+0x80>)
 800104e:	4298      	cmp	r0, r3
 8001050:	d005      	beq.n	800105e <TIM_Base_SetConfig+0x6a>
 8001052:	4b09      	ldr	r3, [pc, #36]	; (8001078 <TIM_Base_SetConfig+0x84>)
 8001054:	4298      	cmp	r0, r3
 8001056:	d002      	beq.n	800105e <TIM_Base_SetConfig+0x6a>
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <TIM_Base_SetConfig+0x88>)
 800105a:	4298      	cmp	r0, r3
 800105c:	d101      	bne.n	8001062 <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 800105e:	690b      	ldr	r3, [r1, #16]
 8001060:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001062:	2301      	movs	r3, #1
 8001064:	6143      	str	r3, [r0, #20]
}
 8001066:	bd10      	pop	{r4, pc}
 8001068:	40012c00 	.word	0x40012c00
 800106c:	40000400 	.word	0x40000400
 8001070:	40002000 	.word	0x40002000
 8001074:	40014000 	.word	0x40014000
 8001078:	40014400 	.word	0x40014400
 800107c:	40014800 	.word	0x40014800
 8001080:	fffffcff 	.word	0xfffffcff

08001084 <HAL_TIM_PWM_Init>:
{
 8001084:	b570      	push	{r4, r5, r6, lr}
 8001086:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001088:	2001      	movs	r0, #1
  if(htim == NULL)
 800108a:	2c00      	cmp	r4, #0
 800108c:	d014      	beq.n	80010b8 <HAL_TIM_PWM_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 800108e:	0025      	movs	r5, r4
 8001090:	353d      	adds	r5, #61	; 0x3d
 8001092:	782b      	ldrb	r3, [r5, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b00      	cmp	r3, #0
 8001098:	d105      	bne.n	80010a6 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800109a:	0022      	movs	r2, r4
 800109c:	323c      	adds	r2, #60	; 0x3c
 800109e:	7013      	strb	r3, [r2, #0]
    HAL_TIM_PWM_MspInit(htim);
 80010a0:	0020      	movs	r0, r4
 80010a2:	f000 fc5b 	bl	800195c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80010a6:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80010a8:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80010aa:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80010ac:	1d21      	adds	r1, r4, #4
 80010ae:	f7ff ffa1 	bl	8000ff4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80010b2:	2301      	movs	r3, #1
  return HAL_OK;
 80010b4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80010b6:	702b      	strb	r3, [r5, #0]
}
 80010b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080010bc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80010bc:	2210      	movs	r2, #16
 80010be:	6a03      	ldr	r3, [r0, #32]
{
 80010c0:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80010c2:	4393      	bics	r3, r2
 80010c4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80010c6:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80010c8:	4d16      	ldr	r5, [pc, #88]	; (8001124 <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 80010ca:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80010cc:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80010ce:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80010d0:	680d      	ldr	r5, [r1, #0]
 80010d2:	022d      	lsls	r5, r5, #8
 80010d4:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC2P;
 80010d6:	2520      	movs	r5, #32
 80010d8:	43aa      	bics	r2, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80010da:	688d      	ldr	r5, [r1, #8]
 80010dc:	012d      	lsls	r5, r5, #4
 80010de:	432a      	orrs	r2, r5
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80010e0:	4d11      	ldr	r5, [pc, #68]	; (8001128 <TIM_OC2_SetConfig+0x6c>)
 80010e2:	42a8      	cmp	r0, r5
 80010e4:	d10f      	bne.n	8001106 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80010e6:	2580      	movs	r5, #128	; 0x80
 80010e8:	43aa      	bics	r2, r5
 80010ea:	0015      	movs	r5, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80010ec:	68ca      	ldr	r2, [r1, #12]
 80010ee:	0112      	lsls	r2, r2, #4
 80010f0:	432a      	orrs	r2, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 80010f2:	2540      	movs	r5, #64	; 0x40
 80010f4:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80010f6:	4d0d      	ldr	r5, [pc, #52]	; (800112c <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80010f8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80010fa:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80010fc:	698b      	ldr	r3, [r1, #24]
 80010fe:	4333      	orrs	r3, r6
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	432b      	orrs	r3, r5
 8001104:	e008      	b.n	8001118 <TIM_OC2_SetConfig+0x5c>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001106:	4d0a      	ldr	r5, [pc, #40]	; (8001130 <TIM_OC2_SetConfig+0x74>)
 8001108:	42a8      	cmp	r0, r5
 800110a:	d0f4      	beq.n	80010f6 <TIM_OC2_SetConfig+0x3a>
 800110c:	4d09      	ldr	r5, [pc, #36]	; (8001134 <TIM_OC2_SetConfig+0x78>)
 800110e:	42a8      	cmp	r0, r5
 8001110:	d0f1      	beq.n	80010f6 <TIM_OC2_SetConfig+0x3a>
 8001112:	4d09      	ldr	r5, [pc, #36]	; (8001138 <TIM_OC2_SetConfig+0x7c>)
 8001114:	42a8      	cmp	r0, r5
 8001116:	d0ee      	beq.n	80010f6 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8001118:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800111a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800111c:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800111e:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001120:	6202      	str	r2, [r0, #32]
}
 8001122:	bd70      	pop	{r4, r5, r6, pc}
 8001124:	ffff8cff 	.word	0xffff8cff
 8001128:	40012c00 	.word	0x40012c00
 800112c:	fffff3ff 	.word	0xfffff3ff
 8001130:	40014000 	.word	0x40014000
 8001134:	40014400 	.word	0x40014400
 8001138:	40014800 	.word	0x40014800

0800113c <HAL_TIM_PWM_ConfigChannel>:
{
 800113c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800113e:	0006      	movs	r6, r0
 8001140:	2302      	movs	r3, #2
 8001142:	363c      	adds	r6, #60	; 0x3c
{
 8001144:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8001146:	7831      	ldrb	r1, [r6, #0]
{
 8001148:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 800114a:	0018      	movs	r0, r3
 800114c:	2901      	cmp	r1, #1
 800114e:	d025      	beq.n	800119c <HAL_TIM_PWM_ConfigChannel+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 8001150:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 8001152:	2101      	movs	r1, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001154:	373d      	adds	r7, #61	; 0x3d
  __HAL_LOCK(htim);
 8001156:	7031      	strb	r1, [r6, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001158:	703b      	strb	r3, [r7, #0]
  switch (Channel)
 800115a:	2a0c      	cmp	r2, #12
 800115c:	d81a      	bhi.n	8001194 <HAL_TIM_PWM_ConfigChannel+0x58>
 800115e:	0010      	movs	r0, r2
 8001160:	f7fe ffdc 	bl	800011c <__gnu_thumb1_case_uqi>
 8001164:	18181807 	.word	0x18181807
 8001168:	1818181d 	.word	0x1818181d
 800116c:	1818182f 	.word	0x1818182f
 8001170:	41          	.byte	0x41
 8001171:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001172:	0029      	movs	r1, r5
 8001174:	6820      	ldr	r0, [r4, #0]
 8001176:	f7ff fe7b 	bl	8000e70 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800117a:	2208      	movs	r2, #8
 800117c:	6823      	ldr	r3, [r4, #0]
 800117e:	6999      	ldr	r1, [r3, #24]
 8001180:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001182:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001184:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001186:	699a      	ldr	r2, [r3, #24]
 8001188:	438a      	bics	r2, r1
 800118a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800118c:	699a      	ldr	r2, [r3, #24]
 800118e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001190:	430a      	orrs	r2, r1
 8001192:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001194:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001196:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001198:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(htim);
 800119a:	7030      	strb	r0, [r6, #0]
}
 800119c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800119e:	0029      	movs	r1, r5
 80011a0:	6820      	ldr	r0, [r4, #0]
 80011a2:	f7ff ff8b 	bl	80010bc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80011a6:	2280      	movs	r2, #128	; 0x80
 80011a8:	6823      	ldr	r3, [r4, #0]
 80011aa:	0112      	lsls	r2, r2, #4
 80011ac:	6999      	ldr	r1, [r3, #24]
 80011ae:	430a      	orrs	r2, r1
 80011b0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80011b2:	699a      	ldr	r2, [r3, #24]
 80011b4:	4915      	ldr	r1, [pc, #84]	; (800120c <HAL_TIM_PWM_ConfigChannel+0xd0>)
 80011b6:	400a      	ands	r2, r1
 80011b8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80011ba:	692a      	ldr	r2, [r5, #16]
 80011bc:	6999      	ldr	r1, [r3, #24]
 80011be:	0212      	lsls	r2, r2, #8
 80011c0:	e7e6      	b.n	8001190 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80011c2:	0029      	movs	r1, r5
 80011c4:	6820      	ldr	r0, [r4, #0]
 80011c6:	f7ff fe97 	bl	8000ef8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80011ca:	2208      	movs	r2, #8
 80011cc:	6823      	ldr	r3, [r4, #0]
 80011ce:	69d9      	ldr	r1, [r3, #28]
 80011d0:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80011d2:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80011d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80011d6:	69da      	ldr	r2, [r3, #28]
 80011d8:	438a      	bics	r2, r1
 80011da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80011dc:	69da      	ldr	r2, [r3, #28]
 80011de:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80011e0:	430a      	orrs	r2, r1
 80011e2:	61da      	str	r2, [r3, #28]
    break;
 80011e4:	e7d6      	b.n	8001194 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80011e6:	0029      	movs	r1, r5
 80011e8:	6820      	ldr	r0, [r4, #0]
 80011ea:	f7ff fec9 	bl	8000f80 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80011ee:	2280      	movs	r2, #128	; 0x80
 80011f0:	6823      	ldr	r3, [r4, #0]
 80011f2:	0112      	lsls	r2, r2, #4
 80011f4:	69d9      	ldr	r1, [r3, #28]
 80011f6:	430a      	orrs	r2, r1
 80011f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80011fa:	69da      	ldr	r2, [r3, #28]
 80011fc:	4903      	ldr	r1, [pc, #12]	; (800120c <HAL_TIM_PWM_ConfigChannel+0xd0>)
 80011fe:	400a      	ands	r2, r1
 8001200:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001202:	692a      	ldr	r2, [r5, #16]
 8001204:	69d9      	ldr	r1, [r3, #28]
 8001206:	0212      	lsls	r2, r2, #8
 8001208:	e7ea      	b.n	80011e0 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	fffffbff 	.word	0xfffffbff

08001210 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001210:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001212:	2401      	movs	r4, #1
 8001214:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001216:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8001218:	6a03      	ldr	r3, [r0, #32]
 800121a:	43a3      	bics	r3, r4
 800121c:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800121e:	6a03      	ldr	r3, [r0, #32]
 8001220:	431a      	orrs	r2, r3
 8001222:	6202      	str	r2, [r0, #32]
}
 8001224:	bd10      	pop	{r4, pc}
	...

08001228 <HAL_TIM_PWM_Start_IT>:
{
 8001228:	b510      	push	{r4, lr}
 800122a:	0004      	movs	r4, r0
  switch (Channel)
 800122c:	290c      	cmp	r1, #12
 800122e:	d80e      	bhi.n	800124e <HAL_TIM_PWM_Start_IT+0x26>
 8001230:	0008      	movs	r0, r1
 8001232:	f7fe ff73 	bl	800011c <__gnu_thumb1_case_uqi>
 8001236:	0c07      	.short	0x0c07
 8001238:	0c280c0c 	.word	0x0c280c0c
 800123c:	0c2c0c0c 	.word	0x0c2c0c0c
 8001240:	0c0c      	.short	0x0c0c
 8001242:	30          	.byte	0x30
 8001243:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001244:	2302      	movs	r3, #2
 8001246:	6822      	ldr	r2, [r4, #0]
 8001248:	68d0      	ldr	r0, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800124a:	4303      	orrs	r3, r0
 800124c:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800124e:	2201      	movs	r2, #1
 8001250:	6820      	ldr	r0, [r4, #0]
 8001252:	f7ff ffdd 	bl	8001210 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001256:	6823      	ldr	r3, [r4, #0]
 8001258:	4a11      	ldr	r2, [pc, #68]	; (80012a0 <HAL_TIM_PWM_Start_IT+0x78>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d008      	beq.n	8001270 <HAL_TIM_PWM_Start_IT+0x48>
 800125e:	4a11      	ldr	r2, [pc, #68]	; (80012a4 <HAL_TIM_PWM_Start_IT+0x7c>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d005      	beq.n	8001270 <HAL_TIM_PWM_Start_IT+0x48>
 8001264:	4a10      	ldr	r2, [pc, #64]	; (80012a8 <HAL_TIM_PWM_Start_IT+0x80>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d002      	beq.n	8001270 <HAL_TIM_PWM_Start_IT+0x48>
 800126a:	4a10      	ldr	r2, [pc, #64]	; (80012ac <HAL_TIM_PWM_Start_IT+0x84>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d104      	bne.n	800127a <HAL_TIM_PWM_Start_IT+0x52>
    __HAL_TIM_MOE_ENABLE(htim);
 8001270:	2280      	movs	r2, #128	; 0x80
 8001272:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001274:	0212      	lsls	r2, r2, #8
 8001276:	430a      	orrs	r2, r1
 8001278:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 800127a:	2201      	movs	r2, #1
 800127c:	6819      	ldr	r1, [r3, #0]
}
 800127e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001280:	430a      	orrs	r2, r1
 8001282:	601a      	str	r2, [r3, #0]
}
 8001284:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001286:	6822      	ldr	r2, [r4, #0]
 8001288:	2304      	movs	r3, #4
 800128a:	68d0      	ldr	r0, [r2, #12]
 800128c:	e7dd      	b.n	800124a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800128e:	6822      	ldr	r2, [r4, #0]
 8001290:	2308      	movs	r3, #8
 8001292:	68d0      	ldr	r0, [r2, #12]
 8001294:	e7d9      	b.n	800124a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001296:	6822      	ldr	r2, [r4, #0]
 8001298:	2310      	movs	r3, #16
 800129a:	68d0      	ldr	r0, [r2, #12]
 800129c:	e7d5      	b.n	800124a <HAL_TIM_PWM_Start_IT+0x22>
 800129e:	46c0      	nop			; (mov r8, r8)
 80012a0:	40012c00 	.word	0x40012c00
 80012a4:	40014000 	.word	0x40014000
 80012a8:	40014400 	.word	0x40014400
 80012ac:	40014800 	.word	0x40014800

080012b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80012b0:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80012b2:	0004      	movs	r4, r0
 80012b4:	343c      	adds	r4, #60	; 0x3c
 80012b6:	7822      	ldrb	r2, [r4, #0]
{
 80012b8:	0003      	movs	r3, r0
 80012ba:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 80012bc:	2a01      	cmp	r2, #1
 80012be:	d017      	beq.n	80012f0 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80012c0:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80012c2:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80012c4:	353d      	adds	r5, #61	; 0x3d
 80012c6:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80012c8:	685a      	ldr	r2, [r3, #4]
 80012ca:	306e      	adds	r0, #110	; 0x6e
 80012cc:	4382      	bics	r2, r0
 80012ce:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80012d4:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80012d6:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80012d8:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80012da:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80012dc:	689a      	ldr	r2, [r3, #8]
 80012de:	4382      	bics	r2, r0
 80012e0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80012e2:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80012e4:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80012e6:	430a      	orrs	r2, r1
 80012e8:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80012ea:	2301      	movs	r3, #1
 80012ec:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80012ee:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80012f0:	bd30      	pop	{r4, r5, pc}
	...

080012f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */    
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80012f4:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 80012f6:	0004      	movs	r4, r0
 80012f8:	343c      	adds	r4, #60	; 0x3c
 80012fa:	7823      	ldrb	r3, [r4, #0]
{
 80012fc:	0002      	movs	r2, r0
 80012fe:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8001300:	2b01      	cmp	r3, #1
 8001302:	d024      	beq.n	800134e <HAL_TIMEx_ConfigBreakDeadTime+0x5a>

  htim->State = HAL_TIM_STATE_BUSY;
 8001304:	0015      	movs	r5, r2
 8001306:	353d      	adds	r5, #61	; 0x3d
 8001308:	7028      	strb	r0, [r5, #0]
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800130a:	4b11      	ldr	r3, [pc, #68]	; (8001350 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 800130c:	68c8      	ldr	r0, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800130e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001310:	4003      	ands	r3, r0
 8001312:	6888      	ldr	r0, [r1, #8]
 8001314:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001316:	480f      	ldr	r0, [pc, #60]	; (8001354 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 8001318:	4003      	ands	r3, r0
 800131a:	6848      	ldr	r0, [r1, #4]
 800131c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800131e:	480e      	ldr	r0, [pc, #56]	; (8001358 <HAL_TIMEx_ConfigBreakDeadTime+0x64>)
 8001320:	4003      	ands	r3, r0
 8001322:	6808      	ldr	r0, [r1, #0]
 8001324:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001326:	480d      	ldr	r0, [pc, #52]	; (800135c <HAL_TIMEx_ConfigBreakDeadTime+0x68>)
 8001328:	4003      	ands	r3, r0
 800132a:	6908      	ldr	r0, [r1, #16]
 800132c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800132e:	480c      	ldr	r0, [pc, #48]	; (8001360 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>)
 8001330:	4003      	ands	r3, r0
 8001332:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001334:	6989      	ldr	r1, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001336:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001338:	480a      	ldr	r0, [pc, #40]	; (8001364 <HAL_TIMEx_ConfigBreakDeadTime+0x70>)
 800133a:	4003      	ands	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800133c:	480a      	ldr	r0, [pc, #40]	; (8001368 <HAL_TIMEx_ConfigBreakDeadTime+0x74>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800133e:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001340:	4003      	ands	r3, r0
 8001342:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8001344:	6453      	str	r3, [r2, #68]	; 0x44
  
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8001346:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001348:	2301      	movs	r3, #1
 800134a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800134c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800134e:	bd30      	pop	{r4, r5, pc}
 8001350:	fffffcff 	.word	0xfffffcff
 8001354:	fffffbff 	.word	0xfffffbff
 8001358:	fffff7ff 	.word	0xfffff7ff
 800135c:	ffffefff 	.word	0xffffefff
 8001360:	ffffdfff 	.word	0xffffdfff
 8001364:	ffffbfff 	.word	0xffffbfff
 8001368:	ffff7fff 	.word	0xffff7fff

0800136c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800136c:	b570      	push	{r4, r5, r6, lr}
 800136e:	0004      	movs	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001370:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001372:	69c2      	ldr	r2, [r0, #28]
 8001374:	6883      	ldr	r3, [r0, #8]
 8001376:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001378:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800137a:	4303      	orrs	r3, r0
 800137c:	6960      	ldr	r0, [r4, #20]
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800137e:	4e3f      	ldr	r6, [pc, #252]	; (800147c <UART_SetConfig+0x110>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001380:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001382:	483f      	ldr	r0, [pc, #252]	; (8001480 <UART_SetConfig+0x114>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001384:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001386:	4001      	ands	r1, r0
 8001388:	430b      	orrs	r3, r1
 800138a:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800138c:	686b      	ldr	r3, [r5, #4]
 800138e:	493d      	ldr	r1, [pc, #244]	; (8001484 <UART_SetConfig+0x118>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001390:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001392:	400b      	ands	r3, r1
 8001394:	68e1      	ldr	r1, [r4, #12]
 8001396:	430b      	orrs	r3, r1
 8001398:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800139a:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800139c:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800139e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80013a0:	4839      	ldr	r0, [pc, #228]	; (8001488 <UART_SetConfig+0x11c>)
 80013a2:	4001      	ands	r1, r0
 80013a4:	430b      	orrs	r3, r1
 80013a6:	60ab      	str	r3, [r5, #8]
 80013a8:	2380      	movs	r3, #128	; 0x80
 80013aa:	021b      	lsls	r3, r3, #8
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013ac:	42b5      	cmp	r5, r6
 80013ae:	d110      	bne.n	80013d2 <UART_SetConfig+0x66>
 80013b0:	2003      	movs	r0, #3
 80013b2:	4936      	ldr	r1, [pc, #216]	; (800148c <UART_SetConfig+0x120>)
 80013b4:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80013b6:	4001      	ands	r1, r0
 80013b8:	4835      	ldr	r0, [pc, #212]	; (8001490 <UART_SetConfig+0x124>)
 80013ba:	5c40      	ldrb	r0, [r0, r1]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013bc:	429a      	cmp	r2, r3
 80013be:	d013      	beq.n	80013e8 <UART_SetConfig+0x7c>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 80013c0:	2808      	cmp	r0, #8
 80013c2:	d858      	bhi.n	8001476 <UART_SetConfig+0x10a>
 80013c4:	f7fe feaa 	bl	800011c <__gnu_thumb1_case_uqi>
 80013c8:	57425737 	.word	0x57425737
 80013cc:	5757574b 	.word	0x5757574b
 80013d0:	50          	.byte	0x50
 80013d1:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80013d2:	4930      	ldr	r1, [pc, #192]	; (8001494 <UART_SetConfig+0x128>)
 80013d4:	428d      	cmp	r5, r1
 80013d6:	d14c      	bne.n	8001472 <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013d8:	429a      	cmp	r2, r3
 80013da:	d12c      	bne.n	8001436 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80013dc:	f7ff fcb4 	bl	8000d48 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80013e0:	6863      	ldr	r3, [r4, #4]
 80013e2:	0040      	lsls	r0, r0, #1
 80013e4:	085b      	lsrs	r3, r3, #1
 80013e6:	e00b      	b.n	8001400 <UART_SetConfig+0x94>
    switch (clocksource)
 80013e8:	2808      	cmp	r0, #8
 80013ea:	d821      	bhi.n	8001430 <UART_SetConfig+0xc4>
 80013ec:	f7fe fe8c 	bl	8000108 <__gnu_thumb1_case_sqi>
 80013f0:	200520f6 	.word	0x200520f6
 80013f4:	20202018 	.word	0x20202018
 80013f8:	1b          	.byte	0x1b
 80013f9:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80013fa:	6863      	ldr	r3, [r4, #4]
 80013fc:	0858      	lsrs	r0, r3, #1
 80013fe:	4b26      	ldr	r3, [pc, #152]	; (8001498 <UART_SetConfig+0x12c>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001400:	18c0      	adds	r0, r0, r3
 8001402:	6861      	ldr	r1, [r4, #4]
 8001404:	f7fe fe94 	bl	8000130 <__udivsi3>
 8001408:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 800140a:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 800140c:	220f      	movs	r2, #15
 800140e:	0019      	movs	r1, r3
 8001410:	4391      	bics	r1, r2
 8001412:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001414:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8001416:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001418:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 800141a:	4313      	orrs	r3, r2
 800141c:	60cb      	str	r3, [r1, #12]
    }
  }

  return ret;

}
 800141e:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001420:	f7ff fbc4 	bl	8000bac <HAL_RCC_GetSysClockFreq>
 8001424:	e7dc      	b.n	80013e0 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001426:	6863      	ldr	r3, [r4, #4]
 8001428:	0858      	lsrs	r0, r3, #1
 800142a:	2380      	movs	r3, #128	; 0x80
 800142c:	025b      	lsls	r3, r3, #9
 800142e:	e7e7      	b.n	8001400 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 8001430:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001432:	2300      	movs	r3, #0
 8001434:	e7ea      	b.n	800140c <UART_SetConfig+0xa0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001436:	f7ff fc87 	bl	8000d48 <HAL_RCC_GetPCLK1Freq>
 800143a:	6861      	ldr	r1, [r4, #4]
 800143c:	084b      	lsrs	r3, r1, #1
 800143e:	1818      	adds	r0, r3, r0
 8001440:	f7fe fe76 	bl	8000130 <__udivsi3>
 8001444:	b280      	uxth	r0, r0
 8001446:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001448:	2000      	movs	r0, #0
        break;
 800144a:	e7e8      	b.n	800141e <UART_SetConfig+0xb2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800144c:	6861      	ldr	r1, [r4, #4]
 800144e:	4b13      	ldr	r3, [pc, #76]	; (800149c <UART_SetConfig+0x130>)
 8001450:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001452:	18c0      	adds	r0, r0, r3
 8001454:	f7fe fe6c 	bl	8000130 <__udivsi3>
 8001458:	b280      	uxth	r0, r0
 800145a:	60f0      	str	r0, [r6, #12]
 800145c:	e7f4      	b.n	8001448 <UART_SetConfig+0xdc>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800145e:	f7ff fba5 	bl	8000bac <HAL_RCC_GetSysClockFreq>
 8001462:	6861      	ldr	r1, [r4, #4]
 8001464:	084b      	lsrs	r3, r1, #1
 8001466:	e7f4      	b.n	8001452 <UART_SetConfig+0xe6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001468:	2380      	movs	r3, #128	; 0x80
 800146a:	6861      	ldr	r1, [r4, #4]
 800146c:	021b      	lsls	r3, r3, #8
 800146e:	0848      	lsrs	r0, r1, #1
 8001470:	e7ef      	b.n	8001452 <UART_SetConfig+0xe6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001472:	429a      	cmp	r2, r3
 8001474:	d0dc      	beq.n	8001430 <UART_SetConfig+0xc4>
        ret = HAL_ERROR;
 8001476:	2001      	movs	r0, #1
  return ret;
 8001478:	e7d1      	b.n	800141e <UART_SetConfig+0xb2>
 800147a:	46c0      	nop			; (mov r8, r8)
 800147c:	40013800 	.word	0x40013800
 8001480:	ffff69f3 	.word	0xffff69f3
 8001484:	ffffcfff 	.word	0xffffcfff
 8001488:	fffff4ff 	.word	0xfffff4ff
 800148c:	40021000 	.word	0x40021000
 8001490:	08001edc 	.word	0x08001edc
 8001494:	40004400 	.word	0x40004400
 8001498:	00f42400 	.word	0x00f42400
 800149c:	007a1200 	.word	0x007a1200

080014a0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80014a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80014a2:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80014a4:	07da      	lsls	r2, r3, #31
 80014a6:	d506      	bpl.n	80014b6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80014a8:	6801      	ldr	r1, [r0, #0]
 80014aa:	4c28      	ldr	r4, [pc, #160]	; (800154c <UART_AdvFeatureConfig+0xac>)
 80014ac:	684a      	ldr	r2, [r1, #4]
 80014ae:	4022      	ands	r2, r4
 80014b0:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80014b2:	4322      	orrs	r2, r4
 80014b4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80014b6:	079a      	lsls	r2, r3, #30
 80014b8:	d506      	bpl.n	80014c8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80014ba:	6801      	ldr	r1, [r0, #0]
 80014bc:	4c24      	ldr	r4, [pc, #144]	; (8001550 <UART_AdvFeatureConfig+0xb0>)
 80014be:	684a      	ldr	r2, [r1, #4]
 80014c0:	4022      	ands	r2, r4
 80014c2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80014c4:	4322      	orrs	r2, r4
 80014c6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80014c8:	075a      	lsls	r2, r3, #29
 80014ca:	d506      	bpl.n	80014da <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80014cc:	6801      	ldr	r1, [r0, #0]
 80014ce:	4c21      	ldr	r4, [pc, #132]	; (8001554 <UART_AdvFeatureConfig+0xb4>)
 80014d0:	684a      	ldr	r2, [r1, #4]
 80014d2:	4022      	ands	r2, r4
 80014d4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80014d6:	4322      	orrs	r2, r4
 80014d8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80014da:	071a      	lsls	r2, r3, #28
 80014dc:	d506      	bpl.n	80014ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80014de:	6801      	ldr	r1, [r0, #0]
 80014e0:	4c1d      	ldr	r4, [pc, #116]	; (8001558 <UART_AdvFeatureConfig+0xb8>)
 80014e2:	684a      	ldr	r2, [r1, #4]
 80014e4:	4022      	ands	r2, r4
 80014e6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80014e8:	4322      	orrs	r2, r4
 80014ea:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80014ec:	06da      	lsls	r2, r3, #27
 80014ee:	d506      	bpl.n	80014fe <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80014f0:	6801      	ldr	r1, [r0, #0]
 80014f2:	4c1a      	ldr	r4, [pc, #104]	; (800155c <UART_AdvFeatureConfig+0xbc>)
 80014f4:	688a      	ldr	r2, [r1, #8]
 80014f6:	4022      	ands	r2, r4
 80014f8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80014fa:	4322      	orrs	r2, r4
 80014fc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80014fe:	069a      	lsls	r2, r3, #26
 8001500:	d506      	bpl.n	8001510 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001502:	6801      	ldr	r1, [r0, #0]
 8001504:	4c16      	ldr	r4, [pc, #88]	; (8001560 <UART_AdvFeatureConfig+0xc0>)
 8001506:	688a      	ldr	r2, [r1, #8]
 8001508:	4022      	ands	r2, r4
 800150a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800150c:	4322      	orrs	r2, r4
 800150e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001510:	065a      	lsls	r2, r3, #25
 8001512:	d510      	bpl.n	8001536 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001514:	6801      	ldr	r1, [r0, #0]
 8001516:	4d13      	ldr	r5, [pc, #76]	; (8001564 <UART_AdvFeatureConfig+0xc4>)
 8001518:	684a      	ldr	r2, [r1, #4]
 800151a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800151c:	402a      	ands	r2, r5
 800151e:	4322      	orrs	r2, r4
 8001520:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001522:	2280      	movs	r2, #128	; 0x80
 8001524:	0352      	lsls	r2, r2, #13
 8001526:	4294      	cmp	r4, r2
 8001528:	d105      	bne.n	8001536 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800152a:	684a      	ldr	r2, [r1, #4]
 800152c:	4c0e      	ldr	r4, [pc, #56]	; (8001568 <UART_AdvFeatureConfig+0xc8>)
 800152e:	4022      	ands	r2, r4
 8001530:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001532:	4322      	orrs	r2, r4
 8001534:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001536:	061b      	lsls	r3, r3, #24
 8001538:	d506      	bpl.n	8001548 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800153a:	6802      	ldr	r2, [r0, #0]
 800153c:	490b      	ldr	r1, [pc, #44]	; (800156c <UART_AdvFeatureConfig+0xcc>)
 800153e:	6853      	ldr	r3, [r2, #4]
 8001540:	400b      	ands	r3, r1
 8001542:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001544:	430b      	orrs	r3, r1
 8001546:	6053      	str	r3, [r2, #4]
  }
}
 8001548:	bd30      	pop	{r4, r5, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	fffdffff 	.word	0xfffdffff
 8001550:	fffeffff 	.word	0xfffeffff
 8001554:	fffbffff 	.word	0xfffbffff
 8001558:	ffff7fff 	.word	0xffff7fff
 800155c:	ffffefff 	.word	0xffffefff
 8001560:	ffffdfff 	.word	0xffffdfff
 8001564:	ffefffff 	.word	0xffefffff
 8001568:	ff9fffff 	.word	0xff9fffff
 800156c:	fff7ffff 	.word	0xfff7ffff

08001570 <HAL_UART_Init>:
{
 8001570:	b570      	push	{r4, r5, r6, lr}
 8001572:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8001574:	d101      	bne.n	800157a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8001576:	2001      	movs	r0, #1
}
 8001578:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 800157a:	0005      	movs	r5, r0
 800157c:	3569      	adds	r5, #105	; 0x69
 800157e:	782b      	ldrb	r3, [r5, #0]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b00      	cmp	r3, #0
 8001584:	d104      	bne.n	8001590 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8001586:	0002      	movs	r2, r0
 8001588:	3268      	adds	r2, #104	; 0x68
 800158a:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 800158c:	f000 fbe0 	bl	8001d50 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001590:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8001592:	2101      	movs	r1, #1
 8001594:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001596:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8001598:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800159a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 800159c:	438b      	bics	r3, r1
 800159e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80015a0:	f7ff fee4 	bl	800136c <UART_SetConfig>
 80015a4:	2801      	cmp	r0, #1
 80015a6:	d0e6      	beq.n	8001576 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80015a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d002      	beq.n	80015b4 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 80015ae:	0020      	movs	r0, r4
 80015b0:	f7ff ff76 	bl	80014a0 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80015b4:	6823      	ldr	r3, [r4, #0]
 80015b6:	490b      	ldr	r1, [pc, #44]	; (80015e4 <HAL_UART_Init+0x74>)
 80015b8:	685a      	ldr	r2, [r3, #4]
#if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC)
  uint32_t tickstart = 0U;
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015ba:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80015bc:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80015be:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80015c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80015c2:	689a      	ldr	r2, [r3, #8]
 80015c4:	438a      	bics	r2, r1
 80015c6:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80015c8:	2201      	movs	r2, #1
 80015ca:	6819      	ldr	r1, [r3, #0]
 80015cc:	430a      	orrs	r2, r1
 80015ce:	601a      	str	r2, [r3, #0]
  }
#endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&& !defined(STM32F030xC) */

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
 80015d0:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 80015d2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015d4:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 80015d6:	326a      	adds	r2, #106	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80015d8:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 80015da:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 80015dc:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 80015de:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 80015e0:	e7ca      	b.n	8001578 <HAL_UART_Init+0x8>
 80015e2:	46c0      	nop			; (mov r8, r8)
 80015e4:	fffff7ff 	.word	0xfffff7ff

080015e8 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80015e8:	b530      	push	{r4, r5, lr}
 80015ea:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 80015ec:	220c      	movs	r2, #12
 80015ee:	2100      	movs	r1, #0
 80015f0:	a801      	add	r0, sp, #4
 80015f2:	f000 fc4e 	bl	8001e92 <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015f6:	2204      	movs	r2, #4
  hadc.Instance = ADC1;
 80015f8:	4c34      	ldr	r4, [pc, #208]	; (80016cc <MX_ADC_Init+0xe4>)
 80015fa:	4b35      	ldr	r3, [pc, #212]	; (80016d0 <MX_ADC_Init+0xe8>)
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015fc:	6162      	str	r2, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 80015fe:	32fc      	adds	r2, #252	; 0xfc
 8001600:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001602:	2280      	movs	r2, #128	; 0x80
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001604:	2500      	movs	r5, #0
  hadc.Instance = ADC1;
 8001606:	6023      	str	r3, [r4, #0]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001608:	2301      	movs	r3, #1
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800160a:	00d2      	lsls	r2, r2, #3
  hadc.Init.DMAContinuousRequests = DISABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800160c:	0020      	movs	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800160e:	6065      	str	r5, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001610:	60a5      	str	r5, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001612:	60e5      	str	r5, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001614:	6123      	str	r3, [r4, #16]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001616:	61a5      	str	r5, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001618:	61e5      	str	r5, [r4, #28]
  hadc.Init.ContinuousConvMode = ENABLE;
 800161a:	6223      	str	r3, [r4, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800161c:	6265      	str	r5, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800161e:	62e2      	str	r2, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001620:	6325      	str	r5, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001622:	6363      	str	r3, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001624:	f7fe fe40 	bl	80002a8 <HAL_ADC_Init>
 8001628:	42a8      	cmp	r0, r5
 800162a:	d001      	beq.n	8001630 <MX_ADC_Init+0x48>
  {
    Error_Handler();
 800162c:	f000 f93c 	bl	80018a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001630:	2380      	movs	r3, #128	; 0x80
 8001632:	015b      	lsls	r3, r3, #5
 8001634:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001636:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001638:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800163a:	055b      	lsls	r3, r3, #21
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800163c:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 800163e:	9501      	str	r5, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001640:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001642:	f7fe fed7 	bl	80003f4 <HAL_ADC_ConfigChannel>
 8001646:	2800      	cmp	r0, #0
 8001648:	d001      	beq.n	800164e <MX_ADC_Init+0x66>
  {
    Error_Handler();
 800164a:	f000 f92d 	bl	80018a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800164e:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001650:	a901      	add	r1, sp, #4
 8001652:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8001654:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001656:	f7fe fecd 	bl	80003f4 <HAL_ADC_ConfigChannel>
 800165a:	2800      	cmp	r0, #0
 800165c:	d001      	beq.n	8001662 <MX_ADC_Init+0x7a>
  {
    Error_Handler();
 800165e:	f000 f923 	bl	80018a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001662:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001664:	a901      	add	r1, sp, #4
 8001666:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 8001668:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800166a:	f7fe fec3 	bl	80003f4 <HAL_ADC_ConfigChannel>
 800166e:	2800      	cmp	r0, #0
 8001670:	d001      	beq.n	8001676 <MX_ADC_Init+0x8e>
  {
    Error_Handler();
 8001672:	f000 f919 	bl	80018a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001676:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001678:	a901      	add	r1, sp, #4
 800167a:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 800167c:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800167e:	f7fe feb9 	bl	80003f4 <HAL_ADC_ConfigChannel>
 8001682:	2800      	cmp	r0, #0
 8001684:	d001      	beq.n	800168a <MX_ADC_Init+0xa2>
  {
    Error_Handler();
 8001686:	f000 f90f 	bl	80018a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800168a:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800168c:	a901      	add	r1, sp, #4
 800168e:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8001690:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001692:	f7fe feaf 	bl	80003f4 <HAL_ADC_ConfigChannel>
 8001696:	2800      	cmp	r0, #0
 8001698:	d001      	beq.n	800169e <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800169a:	f000 f905 	bl	80018a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800169e:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016a0:	a901      	add	r1, sp, #4
 80016a2:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_5;
 80016a4:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016a6:	f7fe fea5 	bl	80003f4 <HAL_ADC_ConfigChannel>
 80016aa:	2800      	cmp	r0, #0
 80016ac:	d001      	beq.n	80016b2 <MX_ADC_Init+0xca>
  {
    Error_Handler();
 80016ae:	f000 f8fb 	bl	80018a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80016b2:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016b4:	a901      	add	r1, sp, #4
 80016b6:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_6;
 80016b8:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80016ba:	f7fe fe9b 	bl	80003f4 <HAL_ADC_ConfigChannel>
 80016be:	2800      	cmp	r0, #0
 80016c0:	d001      	beq.n	80016c6 <MX_ADC_Init+0xde>
  {
    Error_Handler();
 80016c2:	f000 f8f1 	bl	80018a8 <Error_Handler>
  }

}
 80016c6:	b005      	add	sp, #20
 80016c8:	bd30      	pop	{r4, r5, pc}
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	20000128 	.word	0x20000128
 80016d0:	40012400 	.word	0x40012400

080016d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016d4:	b530      	push	{r4, r5, lr}
 80016d6:	0005      	movs	r5, r0
 80016d8:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016da:	2214      	movs	r2, #20
 80016dc:	2100      	movs	r1, #0
 80016de:	a803      	add	r0, sp, #12
 80016e0:	f000 fbd7 	bl	8001e92 <memset>
  if(adcHandle->Instance==ADC1)
 80016e4:	4b1e      	ldr	r3, [pc, #120]	; (8001760 <HAL_ADC_MspInit+0x8c>)
 80016e6:	682a      	ldr	r2, [r5, #0]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d136      	bne.n	800175a <HAL_ADC_MspInit+0x86>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016ec:	2080      	movs	r0, #128	; 0x80
 80016ee:	4b1d      	ldr	r3, [pc, #116]	; (8001764 <HAL_ADC_MspInit+0x90>)
 80016f0:	0080      	lsls	r0, r0, #2
 80016f2:	6999      	ldr	r1, [r3, #24]
 80016f4:	4301      	orrs	r1, r0
 80016f6:	6199      	str	r1, [r3, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f8:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016fa:	699a      	ldr	r2, [r3, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fc:	0289      	lsls	r1, r1, #10
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016fe:	4002      	ands	r2, r0
 8001700:	9201      	str	r2, [sp, #4]
 8001702:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001704:	695a      	ldr	r2, [r3, #20]
    */
    GPIO_InitStruct.Pin = VOLTAGE_PHASE_U_PIN|VOLTAGE_PHASE_V_PIN|VOLTAGE_PHASE_W_PIN|CURRENT_PHASE_U_PIN 
                          |CURRENT_PHASE_V_PIN|CURRENT_PHASE_W_PIN|THROTTLE_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001706:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001708:	430a      	orrs	r2, r1
 800170a:	615a      	str	r2, [r3, #20]
 800170c:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170e:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001710:	400b      	ands	r3, r1
 8001712:	9302      	str	r3, [sp, #8]
 8001714:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VOLTAGE_PHASE_U_PIN|VOLTAGE_PHASE_V_PIN|VOLTAGE_PHASE_W_PIN|CURRENT_PHASE_U_PIN 
 8001716:	237f      	movs	r3, #127	; 0x7f
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001718:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VOLTAGE_PHASE_U_PIN|VOLTAGE_PHASE_V_PIN|VOLTAGE_PHASE_W_PIN|CURRENT_PHASE_U_PIN 
 800171a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800171c:	3b7c      	subs	r3, #124	; 0x7c
 800171e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001720:	f7fe ffb2 	bl	8000688 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001724:	4c10      	ldr	r4, [pc, #64]	; (8001768 <HAL_ADC_MspInit+0x94>)
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <HAL_ADC_MspInit+0x98>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001728:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 800172a:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800172c:	2300      	movs	r3, #0
 800172e:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001730:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001732:	3380      	adds	r3, #128	; 0x80
 8001734:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001736:	3380      	adds	r3, #128	; 0x80
 8001738:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001740:	2320      	movs	r3, #32
 8001742:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	019b      	lsls	r3, r3, #6
 8001748:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800174a:	f7fe ff1d 	bl	8000588 <HAL_DMA_Init>
 800174e:	2800      	cmp	r0, #0
 8001750:	d001      	beq.n	8001756 <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 8001752:	f000 f8a9 	bl	80018a8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 8001756:	63ec      	str	r4, [r5, #60]	; 0x3c
 8001758:	6265      	str	r5, [r4, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800175a:	b009      	add	sp, #36	; 0x24
 800175c:	bd30      	pop	{r4, r5, pc}
 800175e:	46c0      	nop			; (mov r8, r8)
 8001760:	40012400 	.word	0x40012400
 8001764:	40021000 	.word	0x40021000
 8001768:	200000e4 	.word	0x200000e4
 800176c:	40020008 	.word	0x40020008

08001770 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001770:	b507      	push	{r0, r1, r2, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001772:	2001      	movs	r0, #1
 8001774:	4a08      	ldr	r2, [pc, #32]	; (8001798 <MX_DMA_Init+0x28>)
 8001776:	6951      	ldr	r1, [r2, #20]
 8001778:	4301      	orrs	r1, r0
 800177a:	6151      	str	r1, [r2, #20]
 800177c:	6953      	ldr	r3, [r2, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800177e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001780:	4003      	ands	r3, r0
 8001782:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001784:	0011      	movs	r1, r2
 8001786:	3008      	adds	r0, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001788:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800178a:	f7fe fea9 	bl	80004e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800178e:	2009      	movs	r0, #9
 8001790:	f7fe fed6 	bl	8000540 <HAL_NVIC_EnableIRQ>

}
 8001794:	bd07      	pop	{r0, r1, r2, pc}
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	40021000 	.word	0x40021000

0800179c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800179c:	b500      	push	{lr}
 800179e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	2214      	movs	r2, #20
 80017a2:	2100      	movs	r1, #0
 80017a4:	a803      	add	r0, sp, #12
 80017a6:	f000 fb74 	bl	8001e92 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	2080      	movs	r0, #128	; 0x80
 80017ac:	4b17      	ldr	r3, [pc, #92]	; (800180c <MX_GPIO_Init+0x70>)
 80017ae:	0300      	lsls	r0, r0, #12
 80017b0:	6959      	ldr	r1, [r3, #20]
 80017b2:	4301      	orrs	r1, r0
 80017b4:	6159      	str	r1, [r3, #20]
 80017b6:	695a      	ldr	r2, [r3, #20]
 80017b8:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017bc:	9200      	str	r2, [sp, #0]
 80017be:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c0:	6959      	ldr	r1, [r3, #20]
 80017c2:	0280      	lsls	r0, r0, #10
 80017c4:	4301      	orrs	r1, r0
 80017c6:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017c8:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017cc:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ce:	4002      	ands	r2, r0
 80017d0:	9201      	str	r2, [sp, #4]
 80017d2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(BUTTON_PORT, &GPIO_InitStruct);
 80017d6:	480e      	ldr	r0, [pc, #56]	; (8001810 <MX_GPIO_Init+0x74>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d8:	430a      	orrs	r2, r1
 80017da:	615a      	str	r2, [r3, #20]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	400b      	ands	r3, r1
 80017e0:	9302      	str	r3, [sp, #8]
 80017e2:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = BUTTON_PIN;
 80017e4:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(BUTTON_PORT, &GPIO_InitStruct);
 80017e6:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = BUTTON_PIN;
 80017e8:	019b      	lsls	r3, r3, #6
 80017ea:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(BUTTON_PORT, &GPIO_InitStruct);
 80017ec:	f7fe ff4c 	bl	8000688 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = HALL_C_PIN|HALL_A_PIN|HALL_B_PIN;
 80017f0:	23e0      	movs	r3, #224	; 0xe0
 80017f2:	019b      	lsls	r3, r3, #6
 80017f4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017f6:	4b07      	ldr	r3, [pc, #28]	; (8001814 <MX_GPIO_Init+0x78>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f8:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017fa:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017fc:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017fe:	4806      	ldr	r0, [pc, #24]	; (8001818 <MX_GPIO_Init+0x7c>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001800:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001802:	f7fe ff41 	bl	8000688 <HAL_GPIO_Init>

}
 8001806:	b009      	add	sp, #36	; 0x24
 8001808:	bd00      	pop	{pc}
 800180a:	46c0      	nop			; (mov r8, r8)
 800180c:	40021000 	.word	0x40021000
 8001810:	48000800 	.word	0x48000800
 8001814:	10110000 	.word	0x10110000
 8001818:	48000400 	.word	0x48000400

0800181c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800181c:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800181e:	2510      	movs	r5, #16
{
 8001820:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001822:	2230      	movs	r2, #48	; 0x30
 8001824:	2100      	movs	r1, #0
 8001826:	a808      	add	r0, sp, #32
 8001828:	f000 fb33 	bl	8001e92 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800182c:	002a      	movs	r2, r5
 800182e:	2100      	movs	r1, #0
 8001830:	4668      	mov	r0, sp
 8001832:	f000 fb2e 	bl	8001e92 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001836:	002a      	movs	r2, r5
 8001838:	2100      	movs	r1, #0
 800183a:	a804      	add	r0, sp, #16
 800183c:	f000 fb29 	bl	8001e92 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8001840:	2312      	movs	r3, #18
 8001842:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL10;
 8001844:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001846:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001848:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800184a:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL10;
 800184c:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800184e:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001850:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001852:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL10;
 8001854:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001856:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001858:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800185a:	f7fe ffc5 	bl	80007e8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800185e:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001860:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001862:	2500      	movs	r5, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001864:	0021      	movs	r1, r4
 8001866:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001868:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800186a:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800186c:	9503      	str	r5, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800186e:	f7ff f9cf 	bl	8000c10 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001872:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001874:	9404      	str	r4, [sp, #16]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001876:	9506      	str	r5, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001878:	f7ff fa76 	bl	8000d68 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800187c:	b015      	add	sp, #84	; 0x54
 800187e:	bd30      	pop	{r4, r5, pc}

08001880 <main>:
{
 8001880:	b510      	push	{r4, lr}
  HAL_Init();
 8001882:	f7fe fcf3 	bl	800026c <HAL_Init>
  SystemClock_Config();
 8001886:	f7ff ffc9 	bl	800181c <SystemClock_Config>
  MX_GPIO_Init();
 800188a:	f7ff ff87 	bl	800179c <MX_GPIO_Init>
  MX_DMA_Init();
 800188e:	f7ff ff6f 	bl	8001770 <MX_DMA_Init>
  MX_ADC_Init();
 8001892:	f7ff fea9 	bl	80015e8 <MX_ADC_Init>
  MX_TIM1_Init();
 8001896:	f000 f8fd 	bl	8001a94 <MX_TIM1_Init>
  MX_TIM3_Init();
 800189a:	f000 f96d 	bl	8001b78 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800189e:	f000 fa3b 	bl	8001d18 <MX_USART1_UART_Init>
  MX_TIM15_Init();
 80018a2:	f000 f9c7 	bl	8001c34 <MX_TIM15_Init>
 80018a6:	e7fe      	b.n	80018a6 <main+0x26>

080018a8 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018a8:	4770      	bx	lr
	...

080018ac <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ac:	2001      	movs	r0, #1
 80018ae:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <HAL_MspInit+0x2c>)
{
 80018b0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b2:	6999      	ldr	r1, [r3, #24]
 80018b4:	4301      	orrs	r1, r0
 80018b6:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b8:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ba:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018bc:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	4002      	ands	r2, r0
 80018c0:	9200      	str	r2, [sp, #0]
 80018c2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018c4:	69da      	ldr	r2, [r3, #28]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	61da      	str	r2, [r3, #28]
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	400b      	ands	r3, r1
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d2:	b002      	add	sp, #8
 80018d4:	4770      	bx	lr
 80018d6:	46c0      	nop			; (mov r8, r8)
 80018d8:	40021000 	.word	0x40021000

080018dc <NMI_Handler>:
 80018dc:	4770      	bx	lr

080018de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018de:	e7fe      	b.n	80018de <HardFault_Handler>

080018e0 <SVC_Handler>:
 80018e0:	4770      	bx	lr

080018e2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018e2:	4770      	bx	lr

080018e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018e6:	f7fe fcd1 	bl	800028c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ea:	bd10      	pop	{r4, pc}

080018ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80018ee:	4802      	ldr	r0, [pc, #8]	; (80018f8 <DMA1_Channel1_IRQHandler+0xc>)
 80018f0:	f7fe fe80 	bl	80005f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018f4:	bd10      	pop	{r4, pc}
 80018f6:	46c0      	nop			; (mov r8, r8)
 80018f8:	200000e4 	.word	0x200000e4

080018fc <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 80018fc:	2101      	movs	r1, #1
 80018fe:	4b11      	ldr	r3, [pc, #68]	; (8001944 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001900:	4811      	ldr	r0, [pc, #68]	; (8001948 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	430a      	orrs	r2, r1
 8001906:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	4002      	ands	r2, r0
 800190c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	480e      	ldr	r0, [pc, #56]	; (800194c <SystemInit+0x50>)
 8001912:	4002      	ands	r2, r0
 8001914:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	480d      	ldr	r0, [pc, #52]	; (8001950 <SystemInit+0x54>)
 800191a:	4002      	ands	r2, r0
 800191c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	480c      	ldr	r0, [pc, #48]	; (8001954 <SystemInit+0x58>)
 8001922:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001924:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001926:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800192a:	4382      	bics	r2, r0
 800192c:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 800192e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001930:	4809      	ldr	r0, [pc, #36]	; (8001958 <SystemInit+0x5c>)
 8001932:	4002      	ands	r2, r0
 8001934:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8001936:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001938:	438a      	bics	r2, r1
 800193a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]

}
 8001940:	4770      	bx	lr
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	40021000 	.word	0x40021000
 8001948:	08ffb80c 	.word	0x08ffb80c
 800194c:	fef6ffff 	.word	0xfef6ffff
 8001950:	fffbffff 	.word	0xfffbffff
 8001954:	ffc0ffff 	.word	0xffc0ffff
 8001958:	fffffeec 	.word	0xfffffeec

0800195c <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 800195c:	6803      	ldr	r3, [r0, #0]
 800195e:	4a15      	ldr	r2, [pc, #84]	; (80019b4 <HAL_TIM_PWM_MspInit+0x58>)
{
 8001960:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 8001962:	4293      	cmp	r3, r2
 8001964:	d10b      	bne.n	800197e <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001966:	2080      	movs	r0, #128	; 0x80
 8001968:	4a13      	ldr	r2, [pc, #76]	; (80019b8 <HAL_TIM_PWM_MspInit+0x5c>)
 800196a:	0100      	lsls	r0, r0, #4
 800196c:	6991      	ldr	r1, [r2, #24]
 800196e:	4301      	orrs	r1, r0
 8001970:	6191      	str	r1, [r2, #24]
 8001972:	6993      	ldr	r3, [r2, #24]
 8001974:	4003      	ands	r3, r0
 8001976:	9301      	str	r3, [sp, #4]
 8001978:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800197a:	b004      	add	sp, #16
 800197c:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM3)
 800197e:	4a0f      	ldr	r2, [pc, #60]	; (80019bc <HAL_TIM_PWM_MspInit+0x60>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d109      	bne.n	8001998 <HAL_TIM_PWM_MspInit+0x3c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001984:	2002      	movs	r0, #2
 8001986:	4a0c      	ldr	r2, [pc, #48]	; (80019b8 <HAL_TIM_PWM_MspInit+0x5c>)
 8001988:	69d1      	ldr	r1, [r2, #28]
 800198a:	4301      	orrs	r1, r0
 800198c:	61d1      	str	r1, [r2, #28]
 800198e:	69d3      	ldr	r3, [r2, #28]
 8001990:	4003      	ands	r3, r0
 8001992:	9302      	str	r3, [sp, #8]
 8001994:	9b02      	ldr	r3, [sp, #8]
 8001996:	e7f0      	b.n	800197a <HAL_TIM_PWM_MspInit+0x1e>
  else if(tim_pwmHandle->Instance==TIM15)
 8001998:	4a09      	ldr	r2, [pc, #36]	; (80019c0 <HAL_TIM_PWM_MspInit+0x64>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d1ed      	bne.n	800197a <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800199e:	2080      	movs	r0, #128	; 0x80
 80019a0:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <HAL_TIM_PWM_MspInit+0x5c>)
 80019a2:	0240      	lsls	r0, r0, #9
 80019a4:	6991      	ldr	r1, [r2, #24]
 80019a6:	4301      	orrs	r1, r0
 80019a8:	6191      	str	r1, [r2, #24]
 80019aa:	6993      	ldr	r3, [r2, #24]
 80019ac:	4003      	ands	r3, r0
 80019ae:	9303      	str	r3, [sp, #12]
 80019b0:	9b03      	ldr	r3, [sp, #12]
}
 80019b2:	e7e2      	b.n	800197a <HAL_TIM_PWM_MspInit+0x1e>
 80019b4:	40012c00 	.word	0x40012c00
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40000400 	.word	0x40000400
 80019c0:	40014000 	.word	0x40014000

080019c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80019c4:	b510      	push	{r4, lr}
 80019c6:	0004      	movs	r4, r0
 80019c8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ca:	2214      	movs	r2, #20
 80019cc:	2100      	movs	r1, #0
 80019ce:	a803      	add	r0, sp, #12
 80019d0:	f000 fa5f 	bl	8001e92 <memset>
  if(timHandle->Instance==TIM1)
 80019d4:	6823      	ldr	r3, [r4, #0]
 80019d6:	4a29      	ldr	r2, [pc, #164]	; (8001a7c <HAL_TIM_MspPostInit+0xb8>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d117      	bne.n	8001a0c <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019dc:	2080      	movs	r0, #128	; 0x80
 80019de:	4a28      	ldr	r2, [pc, #160]	; (8001a80 <HAL_TIM_MspPostInit+0xbc>)
 80019e0:	0280      	lsls	r0, r0, #10
 80019e2:	6951      	ldr	r1, [r2, #20]
 80019e4:	4301      	orrs	r1, r0
 80019e6:	6151      	str	r1, [r2, #20]
 80019e8:	6953      	ldr	r3, [r2, #20]
    GPIO_InitStruct.Pin = PWM_PHASE_U_LOW_PIN|PWM_PHASE_U_HIGH_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ea:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ec:	4003      	ands	r3, r0
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = PWM_PHASE_U_LOW_PIN|PWM_PHASE_U_HIGH_PIN;
 80019f2:	23c0      	movs	r3, #192	; 0xc0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f4:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = PWM_PHASE_U_LOW_PIN|PWM_PHASE_U_HIGH_PIN;
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fa:	3b7f      	subs	r3, #127	; 0x7f
 80019fc:	3bff      	subs	r3, #255	; 0xff
 80019fe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001a00:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a02:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = PWM_PHASE_W_LOW_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
    HAL_GPIO_Init(PWM_PHASE_W_LOW_PORT, &GPIO_InitStruct);
 8001a04:	f7fe fe40 	bl	8000688 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8001a08:	b008      	add	sp, #32
 8001a0a:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM3)
 8001a0c:	4a1d      	ldr	r2, [pc, #116]	; (8001a84 <HAL_TIM_MspPostInit+0xc0>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d110      	bne.n	8001a34 <HAL_TIM_MspPostInit+0x70>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a12:	2080      	movs	r0, #128	; 0x80
 8001a14:	4a1a      	ldr	r2, [pc, #104]	; (8001a80 <HAL_TIM_MspPostInit+0xbc>)
 8001a16:	0300      	lsls	r0, r0, #12
 8001a18:	6951      	ldr	r1, [r2, #20]
 8001a1a:	4301      	orrs	r1, r0
 8001a1c:	6151      	str	r1, [r2, #20]
 8001a1e:	6953      	ldr	r3, [r2, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a20:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a22:	4003      	ands	r3, r0
 8001a24:	9301      	str	r3, [sp, #4]
 8001a26:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWM_PHASE_V_LOW_PIN|PWM_PHASE_V_HIGH_PIN;
 8001a28:	23c0      	movs	r3, #192	; 0xc0
 8001a2a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	3bbe      	subs	r3, #190	; 0xbe
 8001a2e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a30:	4815      	ldr	r0, [pc, #84]	; (8001a88 <HAL_TIM_MspPostInit+0xc4>)
 8001a32:	e7e7      	b.n	8001a04 <HAL_TIM_MspPostInit+0x40>
  else if(timHandle->Instance==TIM15)
 8001a34:	4a15      	ldr	r2, [pc, #84]	; (8001a8c <HAL_TIM_MspPostInit+0xc8>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d1e6      	bne.n	8001a08 <HAL_TIM_MspPostInit+0x44>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3a:	2080      	movs	r0, #128	; 0x80
 8001a3c:	4a10      	ldr	r2, [pc, #64]	; (8001a80 <HAL_TIM_MspPostInit+0xbc>)
 8001a3e:	02c0      	lsls	r0, r0, #11
 8001a40:	6951      	ldr	r1, [r2, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a44:	4301      	orrs	r1, r0
 8001a46:	6151      	str	r1, [r2, #20]
 8001a48:	6953      	ldr	r3, [r2, #20]
    HAL_GPIO_Init(PWM_PHASE_W_HIGH_PORT, &GPIO_InitStruct);
 8001a4a:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a4c:	4003      	ands	r3, r0
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PWM_PHASE_W_HIGH_PIN;
 8001a52:	2380      	movs	r3, #128	; 0x80
 8001a54:	01db      	lsls	r3, r3, #7
 8001a56:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8001a58:	2301      	movs	r3, #1
    HAL_GPIO_Init(PWM_PHASE_W_HIGH_PORT, &GPIO_InitStruct);
 8001a5a:	480d      	ldr	r0, [pc, #52]	; (8001a90 <HAL_TIM_MspPostInit+0xcc>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8001a5c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a5e:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(PWM_PHASE_W_HIGH_PORT, &GPIO_InitStruct);
 8001a60:	f7fe fe12 	bl	8000688 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_PHASE_W_LOW_PIN;
 8001a64:	2380      	movs	r3, #128	; 0x80
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8001a70:	3303      	adds	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8001a74:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(PWM_PHASE_W_LOW_PORT, &GPIO_InitStruct);
 8001a76:	a903      	add	r1, sp, #12
 8001a78:	4805      	ldr	r0, [pc, #20]	; (8001a90 <HAL_TIM_MspPostInit+0xcc>)
 8001a7a:	e7c3      	b.n	8001a04 <HAL_TIM_MspPostInit+0x40>
 8001a7c:	40012c00 	.word	0x40012c00
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40000400 	.word	0x40000400
 8001a88:	48000800 	.word	0x48000800
 8001a8c:	40014000 	.word	0x40014000
 8001a90:	48000400 	.word	0x48000400

08001a94 <MX_TIM1_Init>:
{
 8001a94:	b530      	push	{r4, r5, lr}
 8001a96:	b093      	sub	sp, #76	; 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a98:	2208      	movs	r2, #8
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	a802      	add	r0, sp, #8
 8001a9e:	f000 f9f8 	bl	8001e92 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa2:	221c      	movs	r2, #28
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	a804      	add	r0, sp, #16
 8001aa8:	f000 f9f3 	bl	8001e92 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001aac:	221c      	movs	r2, #28
 8001aae:	2100      	movs	r1, #0
 8001ab0:	a80b      	add	r0, sp, #44	; 0x2c
 8001ab2:	f000 f9ee 	bl	8001e92 <memset>
  htim1.Instance = TIM1;
 8001ab6:	4c2d      	ldr	r4, [pc, #180]	; (8001b6c <MX_TIM1_Init+0xd8>)
 8001ab8:	4b2d      	ldr	r3, [pc, #180]	; (8001b70 <MX_TIM1_Init+0xdc>)
  htim1.Init.Prescaler = 0;
 8001aba:	2500      	movs	r5, #0
  htim1.Instance = TIM1;
 8001abc:	6023      	str	r3, [r4, #0]
  htim1.Init.Period = TIM_PERIOD;
 8001abe:	23fa      	movs	r3, #250	; 0xfa
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	60e3      	str	r3, [r4, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ac4:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ac6:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 8001ac8:	6065      	str	r5, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	60a5      	str	r5, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001acc:	6125      	str	r5, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ace:	6165      	str	r5, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ad0:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ad2:	f7ff fad7 	bl	8001084 <HAL_TIM_PWM_Init>
 8001ad6:	42a8      	cmp	r0, r5
 8001ad8:	d001      	beq.n	8001ade <MX_TIM1_Init+0x4a>
    Error_Handler();
 8001ada:	f7ff fee5 	bl	80018a8 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ade:	a902      	add	r1, sp, #8
 8001ae0:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ae2:	9502      	str	r5, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae4:	9503      	str	r5, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ae6:	f7ff fbe3 	bl	80012b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001aea:	2800      	cmp	r0, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM1_Init+0x5e>
    Error_Handler();
 8001aee:	f7ff fedb 	bl	80018a8 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af2:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af4:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af6:	9304      	str	r3, [sp, #16]
  sConfigOC.Pulse = 400;
 8001af8:	3331      	adds	r3, #49	; 0x31
 8001afa:	33ff      	adds	r3, #255	; 0xff
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001afc:	002a      	movs	r2, r5
 8001afe:	a904      	add	r1, sp, #16
 8001b00:	0020      	movs	r0, r4
  sConfigOC.Pulse = 400;
 8001b02:	9305      	str	r3, [sp, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b04:	9506      	str	r5, [sp, #24]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b06:	9507      	str	r5, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b08:	9508      	str	r5, [sp, #32]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b0a:	9509      	str	r5, [sp, #36]	; 0x24
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b0c:	950a      	str	r5, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b0e:	f7ff fb15 	bl	800113c <HAL_TIM_PWM_ConfigChannel>
 8001b12:	42a8      	cmp	r0, r5
 8001b14:	d001      	beq.n	8001b1a <MX_TIM1_Init+0x86>
    Error_Handler();
 8001b16:	f7ff fec7 	bl	80018a8 <Error_Handler>
  sBreakDeadTimeConfig.DeadTime = TIM_DEADTIME;
 8001b1a:	230a      	movs	r3, #10
 8001b1c:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b1e:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b20:	a90b      	add	r1, sp, #44	; 0x2c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b22:	019b      	lsls	r3, r3, #6
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b24:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b26:	950b      	str	r5, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b28:	950c      	str	r5, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b2a:	950d      	str	r5, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b2c:	950f      	str	r5, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b2e:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b30:	9511      	str	r5, [sp, #68]	; 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b32:	f7ff fbdf 	bl	80012f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b36:	2800      	cmp	r0, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM1_Init+0xaa>
    Error_Handler();
 8001b3a:	f7ff feb5 	bl	80018a8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8001b3e:	0020      	movs	r0, r4
 8001b40:	f7ff ff40 	bl	80019c4 <HAL_TIM_MspPostInit>
	__HAL_RCC_TIM1_CLK_ENABLE();
 8001b44:	2080      	movs	r0, #128	; 0x80
 8001b46:	4a0b      	ldr	r2, [pc, #44]	; (8001b74 <MX_TIM1_Init+0xe0>)
 8001b48:	0100      	lsls	r0, r0, #4
 8001b4a:	6991      	ldr	r1, [r2, #24]
 8001b4c:	4301      	orrs	r1, r0
 8001b4e:	6191      	str	r1, [r2, #24]
 8001b50:	6993      	ldr	r3, [r2, #24]
	if(HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8001b52:	2100      	movs	r1, #0
	__HAL_RCC_TIM1_CLK_ENABLE();
 8001b54:	4003      	ands	r3, r0
 8001b56:	9301      	str	r3, [sp, #4]
	if(HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8001b58:	0020      	movs	r0, r4
	__HAL_RCC_TIM1_CLK_ENABLE();
 8001b5a:	9b01      	ldr	r3, [sp, #4]
	if(HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8001b5c:	f7ff fb64 	bl	8001228 <HAL_TIM_PWM_Start_IT>
 8001b60:	2800      	cmp	r0, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM1_Init+0xd4>
		Error_Handler();
 8001b64:	f7ff fea0 	bl	80018a8 <Error_Handler>
}
 8001b68:	b013      	add	sp, #76	; 0x4c
 8001b6a:	bd30      	pop	{r4, r5, pc}
 8001b6c:	200000a4 	.word	0x200000a4
 8001b70:	40012c00 	.word	0x40012c00
 8001b74:	40021000 	.word	0x40021000

08001b78 <MX_TIM3_Init>:
{
 8001b78:	b530      	push	{r4, r5, lr}
 8001b7a:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b7c:	2208      	movs	r2, #8
 8001b7e:	2100      	movs	r1, #0
 8001b80:	a801      	add	r0, sp, #4
 8001b82:	f000 f986 	bl	8001e92 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b86:	221c      	movs	r2, #28
 8001b88:	2100      	movs	r1, #0
 8001b8a:	a803      	add	r0, sp, #12
 8001b8c:	f000 f981 	bl	8001e92 <memset>
  htim3.Instance = TIM3;
 8001b90:	4c25      	ldr	r4, [pc, #148]	; (8001c28 <MX_TIM3_Init+0xb0>)
 8001b92:	4b26      	ldr	r3, [pc, #152]	; (8001c2c <MX_TIM3_Init+0xb4>)
  htim3.Init.Prescaler = 0;
 8001b94:	2500      	movs	r5, #0
  htim3.Instance = TIM3;
 8001b96:	6023      	str	r3, [r4, #0]
  htim3.Init.Period = TIM_PERIOD;
 8001b98:	23fa      	movs	r3, #250	; 0xfa
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b9a:	0020      	movs	r0, r4
  htim3.Init.Period = TIM_PERIOD;
 8001b9c:	011b      	lsls	r3, r3, #4
  htim3.Init.Prescaler = 0;
 8001b9e:	6065      	str	r5, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba0:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = TIM_PERIOD;
 8001ba2:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba4:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba6:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ba8:	f7ff fa6c 	bl	8001084 <HAL_TIM_PWM_Init>
 8001bac:	42a8      	cmp	r0, r5
 8001bae:	d001      	beq.n	8001bb4 <MX_TIM3_Init+0x3c>
    Error_Handler();
 8001bb0:	f7ff fe7a 	bl	80018a8 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bb4:	a901      	add	r1, sp, #4
 8001bb6:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb8:	9501      	str	r5, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bba:	9502      	str	r5, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bbc:	f7ff fb78 	bl	80012b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bc0:	2800      	cmp	r0, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM3_Init+0x50>
    Error_Handler();
 8001bc4:	f7ff fe70 	bl	80018a8 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bc8:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bca:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bcc:	9303      	str	r3, [sp, #12]
  sConfigOC.Pulse = 400;
 8001bce:	3331      	adds	r3, #49	; 0x31
 8001bd0:	33ff      	adds	r3, #255	; 0xff
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bd2:	a903      	add	r1, sp, #12
 8001bd4:	0020      	movs	r0, r4
  sConfigOC.Pulse = 400;
 8001bd6:	9304      	str	r3, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bd8:	9205      	str	r2, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bda:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bdc:	f7ff faae 	bl	800113c <HAL_TIM_PWM_ConfigChannel>
 8001be0:	2800      	cmp	r0, #0
 8001be2:	d001      	beq.n	8001be8 <MX_TIM3_Init+0x70>
    Error_Handler();
 8001be4:	f7ff fe60 	bl	80018a8 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001be8:	2204      	movs	r2, #4
 8001bea:	a903      	add	r1, sp, #12
 8001bec:	0020      	movs	r0, r4
 8001bee:	f7ff faa5 	bl	800113c <HAL_TIM_PWM_ConfigChannel>
 8001bf2:	2800      	cmp	r0, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM3_Init+0x82>
    Error_Handler();
 8001bf6:	f7ff fe57 	bl	80018a8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8001bfa:	0020      	movs	r0, r4
 8001bfc:	f7ff fee2 	bl	80019c4 <HAL_TIM_MspPostInit>
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001c00:	2002      	movs	r0, #2
 8001c02:	4a0b      	ldr	r2, [pc, #44]	; (8001c30 <MX_TIM3_Init+0xb8>)
 8001c04:	69d1      	ldr	r1, [r2, #28]
 8001c06:	4301      	orrs	r1, r0
 8001c08:	61d1      	str	r1, [r2, #28]
 8001c0a:	69d3      	ldr	r3, [r2, #28]
	if(HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8001c0c:	2100      	movs	r1, #0
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001c0e:	4003      	ands	r3, r0
 8001c10:	9300      	str	r3, [sp, #0]
	if(HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8001c12:	0020      	movs	r0, r4
	__HAL_RCC_TIM3_CLK_ENABLE();
 8001c14:	9b00      	ldr	r3, [sp, #0]
	if(HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1) != HAL_OK)
 8001c16:	f7ff fb07 	bl	8001228 <HAL_TIM_PWM_Start_IT>
 8001c1a:	2800      	cmp	r0, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM3_Init+0xaa>
		Error_Handler();
 8001c1e:	f7ff fe43 	bl	80018a8 <Error_Handler>
}
 8001c22:	b00b      	add	sp, #44	; 0x2c
 8001c24:	bd30      	pop	{r4, r5, pc}
 8001c26:	46c0      	nop			; (mov r8, r8)
 8001c28:	20000064 	.word	0x20000064
 8001c2c:	40000400 	.word	0x40000400
 8001c30:	40021000 	.word	0x40021000

08001c34 <MX_TIM15_Init>:
{
 8001c34:	b530      	push	{r4, r5, lr}
 8001c36:	b093      	sub	sp, #76	; 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c38:	2208      	movs	r2, #8
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	a802      	add	r0, sp, #8
 8001c3e:	f000 f928 	bl	8001e92 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c42:	221c      	movs	r2, #28
 8001c44:	2100      	movs	r1, #0
 8001c46:	a804      	add	r0, sp, #16
 8001c48:	f000 f923 	bl	8001e92 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c4c:	221c      	movs	r2, #28
 8001c4e:	2100      	movs	r1, #0
 8001c50:	a80b      	add	r0, sp, #44	; 0x2c
 8001c52:	f000 f91e 	bl	8001e92 <memset>
  htim15.Instance = TIM15;
 8001c56:	4c2d      	ldr	r4, [pc, #180]	; (8001d0c <MX_TIM15_Init+0xd8>)
 8001c58:	4b2d      	ldr	r3, [pc, #180]	; (8001d10 <MX_TIM15_Init+0xdc>)
  htim15.Init.Prescaler = 0;
 8001c5a:	2500      	movs	r5, #0
  htim15.Instance = TIM15;
 8001c5c:	6023      	str	r3, [r4, #0]
  htim15.Init.Period = TIM_PERIOD;
 8001c5e:	23fa      	movs	r3, #250	; 0xfa
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001c60:	0020      	movs	r0, r4
  htim15.Init.Period = TIM_PERIOD;
 8001c62:	011b      	lsls	r3, r3, #4
  htim15.Init.Prescaler = 0;
 8001c64:	6065      	str	r5, [r4, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c66:	60a5      	str	r5, [r4, #8]
  htim15.Init.Period = TIM_PERIOD;
 8001c68:	60e3      	str	r3, [r4, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6a:	6125      	str	r5, [r4, #16]
  htim15.Init.RepetitionCounter = 0;
 8001c6c:	6165      	str	r5, [r4, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6e:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001c70:	f7ff fa08 	bl	8001084 <HAL_TIM_PWM_Init>
 8001c74:	42a8      	cmp	r0, r5
 8001c76:	d001      	beq.n	8001c7c <MX_TIM15_Init+0x48>
    Error_Handler();
 8001c78:	f7ff fe16 	bl	80018a8 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001c7c:	a902      	add	r1, sp, #8
 8001c7e:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c80:	9502      	str	r5, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c82:	9503      	str	r5, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001c84:	f7ff fb14 	bl	80012b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c88:	2800      	cmp	r0, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM15_Init+0x5c>
    Error_Handler();
 8001c8c:	f7ff fe0c 	bl	80018a8 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c90:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c92:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c94:	9304      	str	r3, [sp, #16]
  sConfigOC.Pulse = 400;
 8001c96:	3331      	adds	r3, #49	; 0x31
 8001c98:	33ff      	adds	r3, #255	; 0xff
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c9a:	002a      	movs	r2, r5
 8001c9c:	a904      	add	r1, sp, #16
 8001c9e:	0020      	movs	r0, r4
  sConfigOC.Pulse = 400;
 8001ca0:	9305      	str	r3, [sp, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ca2:	9506      	str	r5, [sp, #24]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ca4:	9507      	str	r5, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ca6:	9508      	str	r5, [sp, #32]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ca8:	9509      	str	r5, [sp, #36]	; 0x24
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001caa:	950a      	str	r5, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cac:	f7ff fa46 	bl	800113c <HAL_TIM_PWM_ConfigChannel>
 8001cb0:	42a8      	cmp	r0, r5
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM15_Init+0x84>
    Error_Handler();
 8001cb4:	f7ff fdf8 	bl	80018a8 <Error_Handler>
  sBreakDeadTimeConfig.DeadTime = TIM_DEADTIME;
 8001cb8:	230a      	movs	r3, #10
 8001cba:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cbc:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001cbe:	a90b      	add	r1, sp, #44	; 0x2c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cc0:	019b      	lsls	r3, r3, #6
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001cc2:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cc4:	950b      	str	r5, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cc6:	950c      	str	r5, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cc8:	950d      	str	r5, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cca:	950f      	str	r5, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ccc:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cce:	9511      	str	r5, [sp, #68]	; 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001cd0:	f7ff fb10 	bl	80012f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM15_Init+0xa8>
    Error_Handler();
 8001cd8:	f7ff fde6 	bl	80018a8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim15);
 8001cdc:	0020      	movs	r0, r4
 8001cde:	f7ff fe71 	bl	80019c4 <HAL_TIM_MspPostInit>
	__HAL_RCC_TIM15_CLK_ENABLE();
 8001ce2:	2080      	movs	r0, #128	; 0x80
 8001ce4:	4a0b      	ldr	r2, [pc, #44]	; (8001d14 <MX_TIM15_Init+0xe0>)
 8001ce6:	0240      	lsls	r0, r0, #9
 8001ce8:	6991      	ldr	r1, [r2, #24]
 8001cea:	4301      	orrs	r1, r0
 8001cec:	6191      	str	r1, [r2, #24]
 8001cee:	6993      	ldr	r3, [r2, #24]
	if(HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_1) != HAL_OK)
 8001cf0:	2100      	movs	r1, #0
	__HAL_RCC_TIM15_CLK_ENABLE();
 8001cf2:	4003      	ands	r3, r0
 8001cf4:	9301      	str	r3, [sp, #4]
	if(HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_1) != HAL_OK)
 8001cf6:	0020      	movs	r0, r4
	__HAL_RCC_TIM15_CLK_ENABLE();
 8001cf8:	9b01      	ldr	r3, [sp, #4]
	if(HAL_TIM_PWM_Start_IT(&htim15, TIM_CHANNEL_1) != HAL_OK)
 8001cfa:	f7ff fa95 	bl	8001228 <HAL_TIM_PWM_Start_IT>
 8001cfe:	2800      	cmp	r0, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM15_Init+0xd2>
		Error_Handler();
 8001d02:	f7ff fdd1 	bl	80018a8 <Error_Handler>
}
 8001d06:	b013      	add	sp, #76	; 0x4c
 8001d08:	bd30      	pop	{r4, r5, pc}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	20000024 	.word	0x20000024
 8001d10:	40014000 	.word	0x40014000
 8001d14:	40021000 	.word	0x40021000

08001d18 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8001d18:	480b      	ldr	r0, [pc, #44]	; (8001d48 <MX_USART1_UART_Init+0x30>)
 8001d1a:	4b0c      	ldr	r3, [pc, #48]	; (8001d4c <MX_USART1_UART_Init+0x34>)
{
 8001d1c:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8001d1e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 8001d20:	2396      	movs	r3, #150	; 0x96
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d26:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d28:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d2a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d2c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d2e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d30:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d32:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d36:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d38:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d3a:	f7ff fc19 	bl	8001570 <HAL_UART_Init>
 8001d3e:	2800      	cmp	r0, #0
 8001d40:	d001      	beq.n	8001d46 <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8001d42:	f7ff fdb1 	bl	80018a8 <Error_Handler>
  }

}
 8001d46:	bd10      	pop	{r4, pc}
 8001d48:	20000174 	.word	0x20000174
 8001d4c:	40013800 	.word	0x40013800

08001d50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d50:	b530      	push	{r4, r5, lr}
 8001d52:	0004      	movs	r4, r0
 8001d54:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d56:	2214      	movs	r2, #20
 8001d58:	2100      	movs	r1, #0
 8001d5a:	a803      	add	r0, sp, #12
 8001d5c:	f000 f899 	bl	8001e92 <memset>
  if(uartHandle->Instance==USART1)
 8001d60:	4b1d      	ldr	r3, [pc, #116]	; (8001dd8 <HAL_UART_MspInit+0x88>)
 8001d62:	6822      	ldr	r2, [r4, #0]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d134      	bne.n	8001dd2 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d68:	2080      	movs	r0, #128	; 0x80
 8001d6a:	4b1c      	ldr	r3, [pc, #112]	; (8001ddc <HAL_UART_MspInit+0x8c>)
 8001d6c:	01c0      	lsls	r0, r0, #7
 8001d6e:	6999      	ldr	r1, [r3, #24]
    /**USART1 GPIO Configuration    
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2502      	movs	r5, #2
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d72:	4301      	orrs	r1, r0
 8001d74:	6199      	str	r1, [r3, #24]
 8001d76:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d78:	2403      	movs	r4, #3
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d7a:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7c:	2080      	movs	r0, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d7e:	9200      	str	r2, [sp, #0]
 8001d80:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d82:	6959      	ldr	r1, [r3, #20]
 8001d84:	0280      	lsls	r0, r0, #10
 8001d86:	4301      	orrs	r1, r0
 8001d88:	6159      	str	r1, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8a:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8c:	695a      	ldr	r2, [r3, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8e:	02c9      	lsls	r1, r1, #11
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d90:	4002      	ands	r2, r0
 8001d92:	9201      	str	r2, [sp, #4]
 8001d94:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d96:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d98:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	430a      	orrs	r2, r1
 8001d9c:	615a      	str	r2, [r3, #20]
 8001d9e:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001da0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	400b      	ands	r3, r1
 8001da4:	9302      	str	r3, [sp, #8]
 8001da6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001dae:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001db2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001db6:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db8:	f7fe fc66 	bl	8000688 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dbc:	2340      	movs	r3, #64	; 0x40
 8001dbe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc2:	a903      	add	r1, sp, #12
 8001dc4:	4806      	ldr	r0, [pc, #24]	; (8001de0 <HAL_UART_MspInit+0x90>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc6:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dca:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8001dcc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dce:	f7fe fc5b 	bl	8000688 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001dd2:	b009      	add	sp, #36	; 0x24
 8001dd4:	bd30      	pop	{r4, r5, pc}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	40013800 	.word	0x40013800
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	48000400 	.word	0x48000400

08001de4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001de4:	480d      	ldr	r0, [pc, #52]	; (8001e1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001de6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001de8:	480d      	ldr	r0, [pc, #52]	; (8001e20 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dea:	490e      	ldr	r1, [pc, #56]	; (8001e24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dec:	4a0e      	ldr	r2, [pc, #56]	; (8001e28 <LoopForever+0xe>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df0:	e002      	b.n	8001df8 <LoopCopyDataInit>

08001df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001df6:	3304      	adds	r3, #4

08001df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dfc:	d3f9      	bcc.n	8001df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dfe:	4a0b      	ldr	r2, [pc, #44]	; (8001e2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e00:	4c0b      	ldr	r4, [pc, #44]	; (8001e30 <LoopForever+0x16>)
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e04:	e001      	b.n	8001e0a <LoopFillZerobss>

08001e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e08:	3204      	adds	r2, #4

08001e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e0c:	d3fb      	bcc.n	8001e06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001e0e:	f7ff fd75 	bl	80018fc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001e12:	f000 f811 	bl	8001e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e16:	f7ff fd33 	bl	8001880 <main>

08001e1a <LoopForever>:

LoopForever:
    b LoopForever
 8001e1a:	e7fe      	b.n	8001e1a <LoopForever>
  ldr   r0, =_estack
 8001e1c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001e20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e24:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001e28:	08001f00 	.word	0x08001f00
  ldr r2, =_sbss
 8001e2c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001e30:	200001e4 	.word	0x200001e4

08001e34 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e34:	e7fe      	b.n	8001e34 <ADC1_IRQHandler>
	...

08001e38 <__libc_init_array>:
 8001e38:	b570      	push	{r4, r5, r6, lr}
 8001e3a:	2600      	movs	r6, #0
 8001e3c:	4d0c      	ldr	r5, [pc, #48]	; (8001e70 <__libc_init_array+0x38>)
 8001e3e:	4c0d      	ldr	r4, [pc, #52]	; (8001e74 <__libc_init_array+0x3c>)
 8001e40:	1b64      	subs	r4, r4, r5
 8001e42:	10a4      	asrs	r4, r4, #2
 8001e44:	42a6      	cmp	r6, r4
 8001e46:	d109      	bne.n	8001e5c <__libc_init_array+0x24>
 8001e48:	2600      	movs	r6, #0
 8001e4a:	f000 f82b 	bl	8001ea4 <_init>
 8001e4e:	4d0a      	ldr	r5, [pc, #40]	; (8001e78 <__libc_init_array+0x40>)
 8001e50:	4c0a      	ldr	r4, [pc, #40]	; (8001e7c <__libc_init_array+0x44>)
 8001e52:	1b64      	subs	r4, r4, r5
 8001e54:	10a4      	asrs	r4, r4, #2
 8001e56:	42a6      	cmp	r6, r4
 8001e58:	d105      	bne.n	8001e66 <__libc_init_array+0x2e>
 8001e5a:	bd70      	pop	{r4, r5, r6, pc}
 8001e5c:	00b3      	lsls	r3, r6, #2
 8001e5e:	58eb      	ldr	r3, [r5, r3]
 8001e60:	4798      	blx	r3
 8001e62:	3601      	adds	r6, #1
 8001e64:	e7ee      	b.n	8001e44 <__libc_init_array+0xc>
 8001e66:	00b3      	lsls	r3, r6, #2
 8001e68:	58eb      	ldr	r3, [r5, r3]
 8001e6a:	4798      	blx	r3
 8001e6c:	3601      	adds	r6, #1
 8001e6e:	e7f2      	b.n	8001e56 <__libc_init_array+0x1e>
 8001e70:	08001ef8 	.word	0x08001ef8
 8001e74:	08001ef8 	.word	0x08001ef8
 8001e78:	08001ef8 	.word	0x08001ef8
 8001e7c:	08001efc 	.word	0x08001efc

08001e80 <memcpy>:
 8001e80:	2300      	movs	r3, #0
 8001e82:	b510      	push	{r4, lr}
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d100      	bne.n	8001e8a <memcpy+0xa>
 8001e88:	bd10      	pop	{r4, pc}
 8001e8a:	5ccc      	ldrb	r4, [r1, r3]
 8001e8c:	54c4      	strb	r4, [r0, r3]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	e7f8      	b.n	8001e84 <memcpy+0x4>

08001e92 <memset>:
 8001e92:	0003      	movs	r3, r0
 8001e94:	1882      	adds	r2, r0, r2
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d100      	bne.n	8001e9c <memset+0xa>
 8001e9a:	4770      	bx	lr
 8001e9c:	7019      	strb	r1, [r3, #0]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	e7f9      	b.n	8001e96 <memset+0x4>
	...

08001ea4 <_init>:
 8001ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ea6:	46c0      	nop			; (mov r8, r8)
 8001ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eaa:	bc08      	pop	{r3}
 8001eac:	469e      	mov	lr, r3
 8001eae:	4770      	bx	lr

08001eb0 <_fini>:
 8001eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eb6:	bc08      	pop	{r3}
 8001eb8:	469e      	mov	lr, r3
 8001eba:	4770      	bx	lr
