<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="95102100fs"></ZoomStartTime>
      <ZoomEndTime time="106402101fs"></ZoomEndTime>
      <Cursor1Time time="175000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="155"></NameColumnWidth>
      <ValueColumnWidth column_width="99"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="33" />
   <wvobject fp_name="/sim/RST" type="logic">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/ins_mem/dataOut" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">dataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">dataOut[31:0]</obj_property>
      <obj_property name="label">ins_Out[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/curPC/PCout" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PCout[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCout[31:0]</obj_property>
      <obj_property name="label">curPC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/curPC/PCin" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PCin[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCin[31:0]</obj_property>
      <obj_property name="label">nextPC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/pc_add_4/PCout" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PCout[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCout[31:0]</obj_property>
      <obj_property name="label">PC_add_4[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/pc4_add_imm/PC4_imm" type="array">
      <obj_property name="ElementShortName">PC4_imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC4_imm[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/jump_address/out" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
      <obj_property name="label">jump_address[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/InsMemRW" type="logic">
      <obj_property name="ElementShortName">InsMemRW</obj_property>
      <obj_property name="ObjectShortName">InsMemRW</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/DBDataSrc" type="logic">
      <obj_property name="ElementShortName">DBDataSrc</obj_property>
      <obj_property name="ObjectShortName">DBDataSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/WR" type="logic">
      <obj_property name="ElementShortName">WR</obj_property>
      <obj_property name="ObjectShortName">WR</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/RD" type="logic">
      <obj_property name="ElementShortName">RD</obj_property>
      <obj_property name="ObjectShortName">RD</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/control_unit/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/regfile/WriteReg" type="array">
      <obj_property name="ElementShortName">WriteReg[4:0]</obj_property>
      <obj_property name="ObjectShortName">WriteReg[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/mux32_dbdatasrc/DB" type="array">
      <obj_property name="ElementShortName">DB[31:0]</obj_property>
      <obj_property name="ObjectShortName">DB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/signzeroextend/out" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
      <obj_property name="label">extend_out[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/alu32/ALUopcode" type="array">
      <obj_property name="ElementShortName">ALUopcode[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUopcode[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/mux32_alusrca/ALUA" type="array">
      <obj_property name="ElementShortName">ALUA[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUA[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/mux32_alusrcb/ALUB" type="array">
      <obj_property name="ElementShortName">ALUB[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUB[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/alu32/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/alu32/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/alu32/sign" type="logic">
      <obj_property name="ElementShortName">sign</obj_property>
      <obj_property name="ObjectShortName">sign</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/data_mem/address" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
      <obj_property name="label">ROM_address[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/data_mem/writeData" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">writeData[31:0]</obj_property>
      <obj_property name="ObjectShortName">writeData[31:0]</obj_property>
      <obj_property name="label">ROM_writeData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim/singlecyclecpu/data_mem/Dataout" type="array">
      <obj_property name="ElementShortName">Dataout[31:0]</obj_property>
      <obj_property name="ObjectShortName">Dataout[31:0]</obj_property>
   </wvobject>
</wave_config>
