// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [14:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
output  [8:0] ap_return_0;
output  [8:0] ap_return_1;
output  [8:0] ap_return_2;
output  [8:0] ap_return_3;
output  [8:0] ap_return_4;
output  [8:0] ap_return_5;
output  [8:0] ap_return_6;
output  [8:0] ap_return_7;
output  [8:0] ap_return_8;
output  [8:0] ap_return_9;
output  [8:0] ap_return_10;
output  [8:0] ap_return_11;
output  [8:0] ap_return_12;
output  [8:0] ap_return_13;
output  [8:0] ap_return_14;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[8:0] ap_return_0;
reg[8:0] ap_return_1;
reg[8:0] ap_return_2;
reg[8:0] ap_return_3;
reg[8:0] ap_return_4;
reg[8:0] ap_return_5;
reg[8:0] ap_return_6;
reg[8:0] ap_return_7;
reg[8:0] ap_return_8;
reg[8:0] ap_return_9;
reg[8:0] ap_return_10;
reg[8:0] ap_return_11;
reg[8:0] ap_return_12;
reg[8:0] ap_return_13;
reg[8:0] ap_return_14;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1649_fu_208_p2;
reg   [0:0] icmp_ln1649_reg_1768;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] select_ln302_fu_292_p3;
reg   [8:0] select_ln302_reg_1773;
wire   [0:0] icmp_ln1649_231_fu_300_p2;
reg   [0:0] icmp_ln1649_231_reg_1778;
wire   [8:0] select_ln302_231_fu_384_p3;
reg   [8:0] select_ln302_231_reg_1783;
wire   [0:0] icmp_ln1649_232_fu_392_p2;
reg   [0:0] icmp_ln1649_232_reg_1788;
wire   [8:0] select_ln302_232_fu_476_p3;
reg   [8:0] select_ln302_232_reg_1793;
wire   [0:0] icmp_ln1649_233_fu_484_p2;
reg   [0:0] icmp_ln1649_233_reg_1798;
wire   [8:0] select_ln302_233_fu_568_p3;
reg   [8:0] select_ln302_233_reg_1803;
wire   [0:0] icmp_ln1649_234_fu_576_p2;
reg   [0:0] icmp_ln1649_234_reg_1808;
wire   [8:0] select_ln302_234_fu_660_p3;
reg   [8:0] select_ln302_234_reg_1813;
wire   [0:0] icmp_ln1649_235_fu_668_p2;
reg   [0:0] icmp_ln1649_235_reg_1818;
wire   [8:0] select_ln302_235_fu_752_p3;
reg   [8:0] select_ln302_235_reg_1823;
wire   [0:0] icmp_ln1649_236_fu_760_p2;
reg   [0:0] icmp_ln1649_236_reg_1828;
wire   [8:0] select_ln302_236_fu_844_p3;
reg   [8:0] select_ln302_236_reg_1833;
wire   [0:0] icmp_ln1649_237_fu_852_p2;
reg   [0:0] icmp_ln1649_237_reg_1838;
wire   [8:0] select_ln302_237_fu_936_p3;
reg   [8:0] select_ln302_237_reg_1843;
wire   [0:0] icmp_ln1649_238_fu_944_p2;
reg   [0:0] icmp_ln1649_238_reg_1848;
wire   [8:0] select_ln302_238_fu_1028_p3;
reg   [8:0] select_ln302_238_reg_1853;
wire   [0:0] icmp_ln1649_239_fu_1036_p2;
reg   [0:0] icmp_ln1649_239_reg_1858;
wire   [8:0] select_ln302_239_fu_1120_p3;
reg   [8:0] select_ln302_239_reg_1863;
wire   [0:0] icmp_ln1649_240_fu_1128_p2;
reg   [0:0] icmp_ln1649_240_reg_1868;
wire   [8:0] select_ln302_240_fu_1212_p3;
reg   [8:0] select_ln302_240_reg_1873;
wire   [0:0] icmp_ln1649_241_fu_1220_p2;
reg   [0:0] icmp_ln1649_241_reg_1878;
wire   [8:0] select_ln302_241_fu_1304_p3;
reg   [8:0] select_ln302_241_reg_1883;
wire   [0:0] icmp_ln1649_242_fu_1312_p2;
reg   [0:0] icmp_ln1649_242_reg_1888;
wire   [8:0] select_ln302_242_fu_1396_p3;
reg   [8:0] select_ln302_242_reg_1893;
wire   [0:0] icmp_ln1649_243_fu_1404_p2;
reg   [0:0] icmp_ln1649_243_reg_1898;
wire   [8:0] select_ln302_243_fu_1488_p3;
reg   [8:0] select_ln302_243_reg_1903;
wire   [0:0] icmp_ln1649_244_fu_1496_p2;
reg   [0:0] icmp_ln1649_244_reg_1908;
wire   [8:0] select_ln302_244_fu_1580_p3;
reg   [8:0] select_ln302_244_reg_1913;
wire    ap_block_pp0_stage0;
wire   [0:0] trunc_ln823_fu_224_p1;
wire   [8:0] p_Val2_s_fu_214_p4;
wire   [8:0] zext_ln377_fu_236_p1;
wire   [5:0] tmp49_fu_246_p4;
wire   [8:0] p_Val2_464_fu_240_p2;
wire   [0:0] tmp_fu_268_p3;
wire   [0:0] Range1_all_zeros_fu_262_p2;
wire   [0:0] Range1_all_ones_fu_256_p2;
wire   [0:0] p_Result_s_fu_228_p3;
wire   [0:0] select_ln888_fu_276_p3;
wire   [0:0] deleted_zeros_fu_284_p3;
wire   [0:0] trunc_ln823_231_fu_316_p1;
wire   [8:0] p_Val2_465_fu_306_p4;
wire   [8:0] zext_ln377_231_fu_328_p1;
wire   [5:0] tmp_s_fu_338_p4;
wire   [8:0] p_Val2_466_fu_332_p2;
wire   [0:0] tmp_495_fu_360_p3;
wire   [0:0] Range1_all_zeros_231_fu_354_p2;
wire   [0:0] Range1_all_ones_231_fu_348_p2;
wire   [0:0] p_Result_231_fu_320_p3;
wire   [0:0] select_ln888_231_fu_368_p3;
wire   [0:0] deleted_zeros_231_fu_376_p3;
wire   [0:0] trunc_ln823_232_fu_408_p1;
wire   [8:0] p_Val2_467_fu_398_p4;
wire   [8:0] zext_ln377_232_fu_420_p1;
wire   [5:0] tmp_357_fu_430_p4;
wire   [8:0] p_Val2_468_fu_424_p2;
wire   [0:0] tmp_497_fu_452_p3;
wire   [0:0] Range1_all_zeros_232_fu_446_p2;
wire   [0:0] Range1_all_ones_232_fu_440_p2;
wire   [0:0] p_Result_232_fu_412_p3;
wire   [0:0] select_ln888_232_fu_460_p3;
wire   [0:0] deleted_zeros_232_fu_468_p3;
wire   [0:0] trunc_ln823_233_fu_500_p1;
wire   [8:0] p_Val2_469_fu_490_p4;
wire   [8:0] zext_ln377_233_fu_512_p1;
wire   [5:0] tmp_358_fu_522_p4;
wire   [8:0] p_Val2_470_fu_516_p2;
wire   [0:0] tmp_499_fu_544_p3;
wire   [0:0] Range1_all_zeros_233_fu_538_p2;
wire   [0:0] Range1_all_ones_233_fu_532_p2;
wire   [0:0] p_Result_233_fu_504_p3;
wire   [0:0] select_ln888_233_fu_552_p3;
wire   [0:0] deleted_zeros_233_fu_560_p3;
wire   [0:0] trunc_ln823_234_fu_592_p1;
wire   [8:0] p_Val2_471_fu_582_p4;
wire   [8:0] zext_ln377_234_fu_604_p1;
wire   [5:0] tmp_359_fu_614_p4;
wire   [8:0] p_Val2_472_fu_608_p2;
wire   [0:0] tmp_501_fu_636_p3;
wire   [0:0] Range1_all_zeros_234_fu_630_p2;
wire   [0:0] Range1_all_ones_234_fu_624_p2;
wire   [0:0] p_Result_234_fu_596_p3;
wire   [0:0] select_ln888_234_fu_644_p3;
wire   [0:0] deleted_zeros_234_fu_652_p3;
wire   [0:0] trunc_ln823_235_fu_684_p1;
wire   [8:0] p_Val2_473_fu_674_p4;
wire   [8:0] zext_ln377_235_fu_696_p1;
wire   [5:0] tmp_360_fu_706_p4;
wire   [8:0] p_Val2_474_fu_700_p2;
wire   [0:0] tmp_503_fu_728_p3;
wire   [0:0] Range1_all_zeros_235_fu_722_p2;
wire   [0:0] Range1_all_ones_235_fu_716_p2;
wire   [0:0] p_Result_235_fu_688_p3;
wire   [0:0] select_ln888_235_fu_736_p3;
wire   [0:0] deleted_zeros_235_fu_744_p3;
wire   [0:0] trunc_ln823_236_fu_776_p1;
wire   [8:0] p_Val2_475_fu_766_p4;
wire   [8:0] zext_ln377_236_fu_788_p1;
wire   [5:0] tmp_361_fu_798_p4;
wire   [8:0] p_Val2_476_fu_792_p2;
wire   [0:0] tmp_505_fu_820_p3;
wire   [0:0] Range1_all_zeros_236_fu_814_p2;
wire   [0:0] Range1_all_ones_236_fu_808_p2;
wire   [0:0] p_Result_236_fu_780_p3;
wire   [0:0] select_ln888_236_fu_828_p3;
wire   [0:0] deleted_zeros_236_fu_836_p3;
wire   [0:0] trunc_ln823_237_fu_868_p1;
wire   [8:0] p_Val2_477_fu_858_p4;
wire   [8:0] zext_ln377_237_fu_880_p1;
wire   [5:0] tmp_362_fu_890_p4;
wire   [8:0] p_Val2_478_fu_884_p2;
wire   [0:0] tmp_507_fu_912_p3;
wire   [0:0] Range1_all_zeros_237_fu_906_p2;
wire   [0:0] Range1_all_ones_237_fu_900_p2;
wire   [0:0] p_Result_237_fu_872_p3;
wire   [0:0] select_ln888_237_fu_920_p3;
wire   [0:0] deleted_zeros_237_fu_928_p3;
wire   [0:0] trunc_ln823_238_fu_960_p1;
wire   [8:0] p_Val2_479_fu_950_p4;
wire   [8:0] zext_ln377_238_fu_972_p1;
wire   [5:0] tmp_363_fu_982_p4;
wire   [8:0] p_Val2_480_fu_976_p2;
wire   [0:0] tmp_509_fu_1004_p3;
wire   [0:0] Range1_all_zeros_238_fu_998_p2;
wire   [0:0] Range1_all_ones_238_fu_992_p2;
wire   [0:0] p_Result_238_fu_964_p3;
wire   [0:0] select_ln888_238_fu_1012_p3;
wire   [0:0] deleted_zeros_238_fu_1020_p3;
wire   [0:0] trunc_ln823_239_fu_1052_p1;
wire   [8:0] p_Val2_481_fu_1042_p4;
wire   [8:0] zext_ln377_239_fu_1064_p1;
wire   [5:0] tmp_364_fu_1074_p4;
wire   [8:0] p_Val2_482_fu_1068_p2;
wire   [0:0] tmp_511_fu_1096_p3;
wire   [0:0] Range1_all_zeros_239_fu_1090_p2;
wire   [0:0] Range1_all_ones_239_fu_1084_p2;
wire   [0:0] p_Result_239_fu_1056_p3;
wire   [0:0] select_ln888_239_fu_1104_p3;
wire   [0:0] deleted_zeros_239_fu_1112_p3;
wire   [0:0] trunc_ln823_240_fu_1144_p1;
wire   [8:0] p_Val2_483_fu_1134_p4;
wire   [8:0] zext_ln377_240_fu_1156_p1;
wire   [5:0] tmp_365_fu_1166_p4;
wire   [8:0] p_Val2_484_fu_1160_p2;
wire   [0:0] tmp_513_fu_1188_p3;
wire   [0:0] Range1_all_zeros_240_fu_1182_p2;
wire   [0:0] Range1_all_ones_240_fu_1176_p2;
wire   [0:0] p_Result_240_fu_1148_p3;
wire   [0:0] select_ln888_240_fu_1196_p3;
wire   [0:0] deleted_zeros_240_fu_1204_p3;
wire   [0:0] trunc_ln823_241_fu_1236_p1;
wire   [8:0] p_Val2_485_fu_1226_p4;
wire   [8:0] zext_ln377_241_fu_1248_p1;
wire   [4:0] tmp_50_fu_1258_p4;
wire   [8:0] p_Val2_486_fu_1252_p2;
wire   [0:0] tmp_515_fu_1280_p3;
wire   [0:0] Range1_all_zeros_241_fu_1274_p2;
wire   [0:0] Range1_all_ones_241_fu_1268_p2;
wire   [0:0] p_Result_241_fu_1240_p3;
wire   [0:0] select_ln888_241_fu_1288_p3;
wire   [0:0] deleted_zeros_241_fu_1296_p3;
wire   [0:0] trunc_ln823_242_fu_1328_p1;
wire   [8:0] p_Val2_487_fu_1318_p4;
wire   [8:0] zext_ln377_242_fu_1340_p1;
wire   [5:0] tmp_366_fu_1350_p4;
wire   [8:0] p_Val2_488_fu_1344_p2;
wire   [0:0] tmp_517_fu_1372_p3;
wire   [0:0] Range1_all_zeros_242_fu_1366_p2;
wire   [0:0] Range1_all_ones_242_fu_1360_p2;
wire   [0:0] p_Result_242_fu_1332_p3;
wire   [0:0] select_ln888_242_fu_1380_p3;
wire   [0:0] deleted_zeros_242_fu_1388_p3;
wire   [0:0] trunc_ln823_243_fu_1420_p1;
wire   [8:0] p_Val2_489_fu_1410_p4;
wire   [8:0] zext_ln377_243_fu_1432_p1;
wire   [5:0] tmp_367_fu_1442_p4;
wire   [8:0] p_Val2_490_fu_1436_p2;
wire   [0:0] tmp_519_fu_1464_p3;
wire   [0:0] Range1_all_zeros_243_fu_1458_p2;
wire   [0:0] Range1_all_ones_243_fu_1452_p2;
wire   [0:0] p_Result_243_fu_1424_p3;
wire   [0:0] select_ln888_243_fu_1472_p3;
wire   [0:0] deleted_zeros_243_fu_1480_p3;
wire   [0:0] trunc_ln823_244_fu_1512_p1;
wire   [8:0] p_Val2_491_fu_1502_p4;
wire   [8:0] zext_ln377_244_fu_1524_p1;
wire   [5:0] tmp_368_fu_1534_p4;
wire   [8:0] p_Val2_492_fu_1528_p2;
wire   [0:0] tmp_521_fu_1556_p3;
wire   [0:0] Range1_all_zeros_244_fu_1550_p2;
wire   [0:0] Range1_all_ones_244_fu_1544_p2;
wire   [0:0] p_Result_244_fu_1516_p3;
wire   [0:0] select_ln888_244_fu_1564_p3;
wire   [0:0] deleted_zeros_244_fu_1572_p3;
wire   [8:0] select_ln1649_fu_1588_p3;
wire   [8:0] select_ln1649_231_fu_1594_p3;
wire   [8:0] select_ln1649_232_fu_1600_p3;
wire   [8:0] select_ln1649_233_fu_1606_p3;
wire   [8:0] select_ln1649_234_fu_1612_p3;
wire   [8:0] select_ln1649_235_fu_1618_p3;
wire   [8:0] select_ln1649_236_fu_1624_p3;
wire   [8:0] select_ln1649_237_fu_1630_p3;
wire   [8:0] select_ln1649_238_fu_1636_p3;
wire   [8:0] select_ln1649_239_fu_1642_p3;
wire   [8:0] select_ln1649_240_fu_1648_p3;
wire   [8:0] select_ln1649_241_fu_1654_p3;
wire   [8:0] select_ln1649_242_fu_1660_p3;
wire   [8:0] select_ln1649_243_fu_1666_p3;
wire   [8:0] select_ln1649_244_fu_1672_p3;
reg   [8:0] ap_return_0_preg;
reg   [8:0] ap_return_1_preg;
reg   [8:0] ap_return_2_preg;
reg   [8:0] ap_return_3_preg;
reg   [8:0] ap_return_4_preg;
reg   [8:0] ap_return_5_preg;
reg   [8:0] ap_return_6_preg;
reg   [8:0] ap_return_7_preg;
reg   [8:0] ap_return_8_preg;
reg   [8:0] ap_return_9_preg;
reg   [8:0] ap_return_10_preg;
reg   [8:0] ap_return_11_preg;
reg   [8:0] ap_return_12_preg;
reg   [8:0] ap_return_13_preg;
reg   [8:0] ap_return_14_preg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_return_0_preg = 9'd0;
#0 ap_return_1_preg = 9'd0;
#0 ap_return_2_preg = 9'd0;
#0 ap_return_3_preg = 9'd0;
#0 ap_return_4_preg = 9'd0;
#0 ap_return_5_preg = 9'd0;
#0 ap_return_6_preg = 9'd0;
#0 ap_return_7_preg = 9'd0;
#0 ap_return_8_preg = 9'd0;
#0 ap_return_9_preg = 9'd0;
#0 ap_return_10_preg = 9'd0;
#0 ap_return_11_preg = 9'd0;
#0 ap_return_12_preg = 9'd0;
#0 ap_return_13_preg = 9'd0;
#0 ap_return_14_preg = 9'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_0_preg <= select_ln1649_fu_1588_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_10_preg <= select_ln1649_240_fu_1648_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_11_preg <= select_ln1649_241_fu_1654_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_12_preg <= select_ln1649_242_fu_1660_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_13_preg <= select_ln1649_243_fu_1666_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_14_preg <= select_ln1649_244_fu_1672_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_1_preg <= select_ln1649_231_fu_1594_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_2_preg <= select_ln1649_232_fu_1600_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_3_preg <= select_ln1649_233_fu_1606_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_4_preg <= select_ln1649_234_fu_1612_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_5_preg <= select_ln1649_235_fu_1618_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_6_preg <= select_ln1649_236_fu_1624_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_7_preg <= select_ln1649_237_fu_1630_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_8_preg <= select_ln1649_238_fu_1636_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 9'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_return_9_preg <= select_ln1649_239_fu_1642_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1649_231_reg_1778 <= icmp_ln1649_231_fu_300_p2;
        icmp_ln1649_232_reg_1788 <= icmp_ln1649_232_fu_392_p2;
        icmp_ln1649_233_reg_1798 <= icmp_ln1649_233_fu_484_p2;
        icmp_ln1649_234_reg_1808 <= icmp_ln1649_234_fu_576_p2;
        icmp_ln1649_235_reg_1818 <= icmp_ln1649_235_fu_668_p2;
        icmp_ln1649_236_reg_1828 <= icmp_ln1649_236_fu_760_p2;
        icmp_ln1649_237_reg_1838 <= icmp_ln1649_237_fu_852_p2;
        icmp_ln1649_238_reg_1848 <= icmp_ln1649_238_fu_944_p2;
        icmp_ln1649_239_reg_1858 <= icmp_ln1649_239_fu_1036_p2;
        icmp_ln1649_240_reg_1868 <= icmp_ln1649_240_fu_1128_p2;
        icmp_ln1649_241_reg_1878 <= icmp_ln1649_241_fu_1220_p2;
        icmp_ln1649_242_reg_1888 <= icmp_ln1649_242_fu_1312_p2;
        icmp_ln1649_243_reg_1898 <= icmp_ln1649_243_fu_1404_p2;
        icmp_ln1649_244_reg_1908 <= icmp_ln1649_244_fu_1496_p2;
        icmp_ln1649_reg_1768 <= icmp_ln1649_fu_208_p2;
        select_ln302_231_reg_1783 <= select_ln302_231_fu_384_p3;
        select_ln302_232_reg_1793 <= select_ln302_232_fu_476_p3;
        select_ln302_233_reg_1803 <= select_ln302_233_fu_568_p3;
        select_ln302_234_reg_1813 <= select_ln302_234_fu_660_p3;
        select_ln302_235_reg_1823 <= select_ln302_235_fu_752_p3;
        select_ln302_236_reg_1833 <= select_ln302_236_fu_844_p3;
        select_ln302_237_reg_1843 <= select_ln302_237_fu_936_p3;
        select_ln302_238_reg_1853 <= select_ln302_238_fu_1028_p3;
        select_ln302_239_reg_1863 <= select_ln302_239_fu_1120_p3;
        select_ln302_240_reg_1873 <= select_ln302_240_fu_1212_p3;
        select_ln302_241_reg_1883 <= select_ln302_241_fu_1304_p3;
        select_ln302_242_reg_1893 <= select_ln302_242_fu_1396_p3;
        select_ln302_243_reg_1903 <= select_ln302_243_fu_1488_p3;
        select_ln302_244_reg_1913 <= select_ln302_244_fu_1580_p3;
        select_ln302_reg_1773 <= select_ln302_fu_292_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_0 = select_ln1649_fu_1588_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_1 = select_ln1649_231_fu_1594_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_10 = select_ln1649_240_fu_1648_p3;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_11 = select_ln1649_241_fu_1654_p3;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_12 = select_ln1649_242_fu_1660_p3;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_13 = select_ln1649_243_fu_1666_p3;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_14 = select_ln1649_244_fu_1672_p3;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_2 = select_ln1649_232_fu_1600_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_3 = select_ln1649_233_fu_1606_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_4 = select_ln1649_234_fu_1612_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_5 = select_ln1649_235_fu_1618_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_6 = select_ln1649_236_fu_1624_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_7 = select_ln1649_237_fu_1630_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_8 = select_ln1649_238_fu_1636_p3;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_return_9 = select_ln1649_239_fu_1642_p3;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_231_fu_348_p2 = ((tmp_s_fu_338_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_232_fu_440_p2 = ((tmp_357_fu_430_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_233_fu_532_p2 = ((tmp_358_fu_522_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_234_fu_624_p2 = ((tmp_359_fu_614_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_235_fu_716_p2 = ((tmp_360_fu_706_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_236_fu_808_p2 = ((tmp_361_fu_798_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_237_fu_900_p2 = ((tmp_362_fu_890_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_238_fu_992_p2 = ((tmp_363_fu_982_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_239_fu_1084_p2 = ((tmp_364_fu_1074_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_240_fu_1176_p2 = ((tmp_365_fu_1166_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_241_fu_1268_p2 = ((tmp_50_fu_1258_p4 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_242_fu_1360_p2 = ((tmp_366_fu_1350_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_243_fu_1452_p2 = ((tmp_367_fu_1442_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_244_fu_1544_p2 = ((tmp_368_fu_1534_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_256_p2 = ((tmp49_fu_246_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_zeros_231_fu_354_p2 = ((tmp_s_fu_338_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_232_fu_446_p2 = ((tmp_357_fu_430_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_233_fu_538_p2 = ((tmp_358_fu_522_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_234_fu_630_p2 = ((tmp_359_fu_614_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_235_fu_722_p2 = ((tmp_360_fu_706_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_236_fu_814_p2 = ((tmp_361_fu_798_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_237_fu_906_p2 = ((tmp_362_fu_890_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_238_fu_998_p2 = ((tmp_363_fu_982_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_239_fu_1090_p2 = ((tmp_364_fu_1074_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_240_fu_1182_p2 = ((tmp_365_fu_1166_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_241_fu_1274_p2 = ((tmp_50_fu_1258_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_242_fu_1366_p2 = ((tmp_366_fu_1350_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_243_fu_1458_p2 = ((tmp_367_fu_1442_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_244_fu_1550_p2 = ((tmp_368_fu_1534_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_262_p2 = ((tmp49_fu_246_p4 == 6'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign deleted_zeros_231_fu_376_p3 = ((p_Result_231_fu_320_p3[0:0] == 1'b1) ? select_ln888_231_fu_368_p3 : Range1_all_zeros_231_fu_354_p2);

assign deleted_zeros_232_fu_468_p3 = ((p_Result_232_fu_412_p3[0:0] == 1'b1) ? select_ln888_232_fu_460_p3 : Range1_all_zeros_232_fu_446_p2);

assign deleted_zeros_233_fu_560_p3 = ((p_Result_233_fu_504_p3[0:0] == 1'b1) ? select_ln888_233_fu_552_p3 : Range1_all_zeros_233_fu_538_p2);

assign deleted_zeros_234_fu_652_p3 = ((p_Result_234_fu_596_p3[0:0] == 1'b1) ? select_ln888_234_fu_644_p3 : Range1_all_zeros_234_fu_630_p2);

assign deleted_zeros_235_fu_744_p3 = ((p_Result_235_fu_688_p3[0:0] == 1'b1) ? select_ln888_235_fu_736_p3 : Range1_all_zeros_235_fu_722_p2);

assign deleted_zeros_236_fu_836_p3 = ((p_Result_236_fu_780_p3[0:0] == 1'b1) ? select_ln888_236_fu_828_p3 : Range1_all_zeros_236_fu_814_p2);

assign deleted_zeros_237_fu_928_p3 = ((p_Result_237_fu_872_p3[0:0] == 1'b1) ? select_ln888_237_fu_920_p3 : Range1_all_zeros_237_fu_906_p2);

assign deleted_zeros_238_fu_1020_p3 = ((p_Result_238_fu_964_p3[0:0] == 1'b1) ? select_ln888_238_fu_1012_p3 : Range1_all_zeros_238_fu_998_p2);

assign deleted_zeros_239_fu_1112_p3 = ((p_Result_239_fu_1056_p3[0:0] == 1'b1) ? select_ln888_239_fu_1104_p3 : Range1_all_zeros_239_fu_1090_p2);

assign deleted_zeros_240_fu_1204_p3 = ((p_Result_240_fu_1148_p3[0:0] == 1'b1) ? select_ln888_240_fu_1196_p3 : Range1_all_zeros_240_fu_1182_p2);

assign deleted_zeros_241_fu_1296_p3 = ((p_Result_241_fu_1240_p3[0:0] == 1'b1) ? select_ln888_241_fu_1288_p3 : Range1_all_zeros_241_fu_1274_p2);

assign deleted_zeros_242_fu_1388_p3 = ((p_Result_242_fu_1332_p3[0:0] == 1'b1) ? select_ln888_242_fu_1380_p3 : Range1_all_zeros_242_fu_1366_p2);

assign deleted_zeros_243_fu_1480_p3 = ((p_Result_243_fu_1424_p3[0:0] == 1'b1) ? select_ln888_243_fu_1472_p3 : Range1_all_zeros_243_fu_1458_p2);

assign deleted_zeros_244_fu_1572_p3 = ((p_Result_244_fu_1516_p3[0:0] == 1'b1) ? select_ln888_244_fu_1564_p3 : Range1_all_zeros_244_fu_1550_p2);

assign deleted_zeros_fu_284_p3 = ((p_Result_s_fu_228_p3[0:0] == 1'b1) ? select_ln888_fu_276_p3 : Range1_all_zeros_fu_262_p2);

assign icmp_ln1649_231_fu_300_p2 = (($signed(p_read2) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_232_fu_392_p2 = (($signed(p_read3) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_233_fu_484_p2 = (($signed(p_read4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_234_fu_576_p2 = (($signed(p_read5) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_235_fu_668_p2 = (($signed(p_read6) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_236_fu_760_p2 = (($signed(p_read8) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_237_fu_852_p2 = (($signed(p_read9) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_238_fu_944_p2 = (($signed(p_read10) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_239_fu_1036_p2 = (($signed(p_read13) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_240_fu_1128_p2 = (($signed(p_read14) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_241_fu_1220_p2 = (($signed(p_read15) > $signed(15'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_242_fu_1312_p2 = (($signed(p_read16) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_243_fu_1404_p2 = (($signed(p_read17) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_244_fu_1496_p2 = (($signed(p_read18) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_208_p2 = (($signed(p_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign p_Result_231_fu_320_p3 = p_read2[32'd9];

assign p_Result_232_fu_412_p3 = p_read3[32'd9];

assign p_Result_233_fu_504_p3 = p_read4[32'd9];

assign p_Result_234_fu_596_p3 = p_read5[32'd9];

assign p_Result_235_fu_688_p3 = p_read6[32'd9];

assign p_Result_236_fu_780_p3 = p_read8[32'd9];

assign p_Result_237_fu_872_p3 = p_read9[32'd9];

assign p_Result_238_fu_964_p3 = p_read10[32'd9];

assign p_Result_239_fu_1056_p3 = p_read13[32'd9];

assign p_Result_240_fu_1148_p3 = p_read14[32'd9];

assign p_Result_241_fu_1240_p3 = p_read15[32'd9];

assign p_Result_242_fu_1332_p3 = p_read16[32'd9];

assign p_Result_243_fu_1424_p3 = p_read17[32'd9];

assign p_Result_244_fu_1516_p3 = p_read18[32'd9];

assign p_Result_s_fu_228_p3 = p_read[32'd9];

assign p_Val2_464_fu_240_p2 = (p_Val2_s_fu_214_p4 + zext_ln377_fu_236_p1);

assign p_Val2_465_fu_306_p4 = {{p_read2[9:1]}};

assign p_Val2_466_fu_332_p2 = (p_Val2_465_fu_306_p4 + zext_ln377_231_fu_328_p1);

assign p_Val2_467_fu_398_p4 = {{p_read3[9:1]}};

assign p_Val2_468_fu_424_p2 = (p_Val2_467_fu_398_p4 + zext_ln377_232_fu_420_p1);

assign p_Val2_469_fu_490_p4 = {{p_read4[9:1]}};

assign p_Val2_470_fu_516_p2 = (p_Val2_469_fu_490_p4 + zext_ln377_233_fu_512_p1);

assign p_Val2_471_fu_582_p4 = {{p_read5[9:1]}};

assign p_Val2_472_fu_608_p2 = (p_Val2_471_fu_582_p4 + zext_ln377_234_fu_604_p1);

assign p_Val2_473_fu_674_p4 = {{p_read6[9:1]}};

assign p_Val2_474_fu_700_p2 = (p_Val2_473_fu_674_p4 + zext_ln377_235_fu_696_p1);

assign p_Val2_475_fu_766_p4 = {{p_read8[9:1]}};

assign p_Val2_476_fu_792_p2 = (p_Val2_475_fu_766_p4 + zext_ln377_236_fu_788_p1);

assign p_Val2_477_fu_858_p4 = {{p_read9[9:1]}};

assign p_Val2_478_fu_884_p2 = (p_Val2_477_fu_858_p4 + zext_ln377_237_fu_880_p1);

assign p_Val2_479_fu_950_p4 = {{p_read10[9:1]}};

assign p_Val2_480_fu_976_p2 = (p_Val2_479_fu_950_p4 + zext_ln377_238_fu_972_p1);

assign p_Val2_481_fu_1042_p4 = {{p_read13[9:1]}};

assign p_Val2_482_fu_1068_p2 = (p_Val2_481_fu_1042_p4 + zext_ln377_239_fu_1064_p1);

assign p_Val2_483_fu_1134_p4 = {{p_read14[9:1]}};

assign p_Val2_484_fu_1160_p2 = (p_Val2_483_fu_1134_p4 + zext_ln377_240_fu_1156_p1);

assign p_Val2_485_fu_1226_p4 = {{p_read15[9:1]}};

assign p_Val2_486_fu_1252_p2 = (p_Val2_485_fu_1226_p4 + zext_ln377_241_fu_1248_p1);

assign p_Val2_487_fu_1318_p4 = {{p_read16[9:1]}};

assign p_Val2_488_fu_1344_p2 = (p_Val2_487_fu_1318_p4 + zext_ln377_242_fu_1340_p1);

assign p_Val2_489_fu_1410_p4 = {{p_read17[9:1]}};

assign p_Val2_490_fu_1436_p2 = (p_Val2_489_fu_1410_p4 + zext_ln377_243_fu_1432_p1);

assign p_Val2_491_fu_1502_p4 = {{p_read18[9:1]}};

assign p_Val2_492_fu_1528_p2 = (p_Val2_491_fu_1502_p4 + zext_ln377_244_fu_1524_p1);

assign p_Val2_s_fu_214_p4 = {{p_read[9:1]}};

assign select_ln1649_231_fu_1594_p3 = ((icmp_ln1649_231_reg_1778[0:0] == 1'b1) ? select_ln302_231_reg_1783 : 9'd0);

assign select_ln1649_232_fu_1600_p3 = ((icmp_ln1649_232_reg_1788[0:0] == 1'b1) ? select_ln302_232_reg_1793 : 9'd0);

assign select_ln1649_233_fu_1606_p3 = ((icmp_ln1649_233_reg_1798[0:0] == 1'b1) ? select_ln302_233_reg_1803 : 9'd0);

assign select_ln1649_234_fu_1612_p3 = ((icmp_ln1649_234_reg_1808[0:0] == 1'b1) ? select_ln302_234_reg_1813 : 9'd0);

assign select_ln1649_235_fu_1618_p3 = ((icmp_ln1649_235_reg_1818[0:0] == 1'b1) ? select_ln302_235_reg_1823 : 9'd0);

assign select_ln1649_236_fu_1624_p3 = ((icmp_ln1649_236_reg_1828[0:0] == 1'b1) ? select_ln302_236_reg_1833 : 9'd0);

assign select_ln1649_237_fu_1630_p3 = ((icmp_ln1649_237_reg_1838[0:0] == 1'b1) ? select_ln302_237_reg_1843 : 9'd0);

assign select_ln1649_238_fu_1636_p3 = ((icmp_ln1649_238_reg_1848[0:0] == 1'b1) ? select_ln302_238_reg_1853 : 9'd0);

assign select_ln1649_239_fu_1642_p3 = ((icmp_ln1649_239_reg_1858[0:0] == 1'b1) ? select_ln302_239_reg_1863 : 9'd0);

assign select_ln1649_240_fu_1648_p3 = ((icmp_ln1649_240_reg_1868[0:0] == 1'b1) ? select_ln302_240_reg_1873 : 9'd0);

assign select_ln1649_241_fu_1654_p3 = ((icmp_ln1649_241_reg_1878[0:0] == 1'b1) ? select_ln302_241_reg_1883 : 9'd0);

assign select_ln1649_242_fu_1660_p3 = ((icmp_ln1649_242_reg_1888[0:0] == 1'b1) ? select_ln302_242_reg_1893 : 9'd0);

assign select_ln1649_243_fu_1666_p3 = ((icmp_ln1649_243_reg_1898[0:0] == 1'b1) ? select_ln302_243_reg_1903 : 9'd0);

assign select_ln1649_244_fu_1672_p3 = ((icmp_ln1649_244_reg_1908[0:0] == 1'b1) ? select_ln302_244_reg_1913 : 9'd0);

assign select_ln1649_fu_1588_p3 = ((icmp_ln1649_reg_1768[0:0] == 1'b1) ? select_ln302_reg_1773 : 9'd0);

assign select_ln302_231_fu_384_p3 = ((deleted_zeros_231_fu_376_p3[0:0] == 1'b1) ? p_Val2_466_fu_332_p2 : 9'd511);

assign select_ln302_232_fu_476_p3 = ((deleted_zeros_232_fu_468_p3[0:0] == 1'b1) ? p_Val2_468_fu_424_p2 : 9'd511);

assign select_ln302_233_fu_568_p3 = ((deleted_zeros_233_fu_560_p3[0:0] == 1'b1) ? p_Val2_470_fu_516_p2 : 9'd511);

assign select_ln302_234_fu_660_p3 = ((deleted_zeros_234_fu_652_p3[0:0] == 1'b1) ? p_Val2_472_fu_608_p2 : 9'd511);

assign select_ln302_235_fu_752_p3 = ((deleted_zeros_235_fu_744_p3[0:0] == 1'b1) ? p_Val2_474_fu_700_p2 : 9'd511);

assign select_ln302_236_fu_844_p3 = ((deleted_zeros_236_fu_836_p3[0:0] == 1'b1) ? p_Val2_476_fu_792_p2 : 9'd511);

assign select_ln302_237_fu_936_p3 = ((deleted_zeros_237_fu_928_p3[0:0] == 1'b1) ? p_Val2_478_fu_884_p2 : 9'd511);

assign select_ln302_238_fu_1028_p3 = ((deleted_zeros_238_fu_1020_p3[0:0] == 1'b1) ? p_Val2_480_fu_976_p2 : 9'd511);

assign select_ln302_239_fu_1120_p3 = ((deleted_zeros_239_fu_1112_p3[0:0] == 1'b1) ? p_Val2_482_fu_1068_p2 : 9'd511);

assign select_ln302_240_fu_1212_p3 = ((deleted_zeros_240_fu_1204_p3[0:0] == 1'b1) ? p_Val2_484_fu_1160_p2 : 9'd511);

assign select_ln302_241_fu_1304_p3 = ((deleted_zeros_241_fu_1296_p3[0:0] == 1'b1) ? p_Val2_486_fu_1252_p2 : 9'd511);

assign select_ln302_242_fu_1396_p3 = ((deleted_zeros_242_fu_1388_p3[0:0] == 1'b1) ? p_Val2_488_fu_1344_p2 : 9'd511);

assign select_ln302_243_fu_1488_p3 = ((deleted_zeros_243_fu_1480_p3[0:0] == 1'b1) ? p_Val2_490_fu_1436_p2 : 9'd511);

assign select_ln302_244_fu_1580_p3 = ((deleted_zeros_244_fu_1572_p3[0:0] == 1'b1) ? p_Val2_492_fu_1528_p2 : 9'd511);

assign select_ln302_fu_292_p3 = ((deleted_zeros_fu_284_p3[0:0] == 1'b1) ? p_Val2_464_fu_240_p2 : 9'd511);

assign select_ln888_231_fu_368_p3 = ((tmp_495_fu_360_p3[0:0] == 1'b1) ? Range1_all_zeros_231_fu_354_p2 : Range1_all_ones_231_fu_348_p2);

assign select_ln888_232_fu_460_p3 = ((tmp_497_fu_452_p3[0:0] == 1'b1) ? Range1_all_zeros_232_fu_446_p2 : Range1_all_ones_232_fu_440_p2);

assign select_ln888_233_fu_552_p3 = ((tmp_499_fu_544_p3[0:0] == 1'b1) ? Range1_all_zeros_233_fu_538_p2 : Range1_all_ones_233_fu_532_p2);

assign select_ln888_234_fu_644_p3 = ((tmp_501_fu_636_p3[0:0] == 1'b1) ? Range1_all_zeros_234_fu_630_p2 : Range1_all_ones_234_fu_624_p2);

assign select_ln888_235_fu_736_p3 = ((tmp_503_fu_728_p3[0:0] == 1'b1) ? Range1_all_zeros_235_fu_722_p2 : Range1_all_ones_235_fu_716_p2);

assign select_ln888_236_fu_828_p3 = ((tmp_505_fu_820_p3[0:0] == 1'b1) ? Range1_all_zeros_236_fu_814_p2 : Range1_all_ones_236_fu_808_p2);

assign select_ln888_237_fu_920_p3 = ((tmp_507_fu_912_p3[0:0] == 1'b1) ? Range1_all_zeros_237_fu_906_p2 : Range1_all_ones_237_fu_900_p2);

assign select_ln888_238_fu_1012_p3 = ((tmp_509_fu_1004_p3[0:0] == 1'b1) ? Range1_all_zeros_238_fu_998_p2 : Range1_all_ones_238_fu_992_p2);

assign select_ln888_239_fu_1104_p3 = ((tmp_511_fu_1096_p3[0:0] == 1'b1) ? Range1_all_zeros_239_fu_1090_p2 : Range1_all_ones_239_fu_1084_p2);

assign select_ln888_240_fu_1196_p3 = ((tmp_513_fu_1188_p3[0:0] == 1'b1) ? Range1_all_zeros_240_fu_1182_p2 : Range1_all_ones_240_fu_1176_p2);

assign select_ln888_241_fu_1288_p3 = ((tmp_515_fu_1280_p3[0:0] == 1'b1) ? Range1_all_zeros_241_fu_1274_p2 : Range1_all_ones_241_fu_1268_p2);

assign select_ln888_242_fu_1380_p3 = ((tmp_517_fu_1372_p3[0:0] == 1'b1) ? Range1_all_zeros_242_fu_1366_p2 : Range1_all_ones_242_fu_1360_p2);

assign select_ln888_243_fu_1472_p3 = ((tmp_519_fu_1464_p3[0:0] == 1'b1) ? Range1_all_zeros_243_fu_1458_p2 : Range1_all_ones_243_fu_1452_p2);

assign select_ln888_244_fu_1564_p3 = ((tmp_521_fu_1556_p3[0:0] == 1'b1) ? Range1_all_zeros_244_fu_1550_p2 : Range1_all_ones_244_fu_1544_p2);

assign select_ln888_fu_276_p3 = ((tmp_fu_268_p3[0:0] == 1'b1) ? Range1_all_zeros_fu_262_p2 : Range1_all_ones_fu_256_p2);

assign tmp49_fu_246_p4 = {{p_read[15:10]}};

assign tmp_357_fu_430_p4 = {{p_read3[15:10]}};

assign tmp_358_fu_522_p4 = {{p_read4[15:10]}};

assign tmp_359_fu_614_p4 = {{p_read5[15:10]}};

assign tmp_360_fu_706_p4 = {{p_read6[15:10]}};

assign tmp_361_fu_798_p4 = {{p_read8[15:10]}};

assign tmp_362_fu_890_p4 = {{p_read9[15:10]}};

assign tmp_363_fu_982_p4 = {{p_read10[15:10]}};

assign tmp_364_fu_1074_p4 = {{p_read13[15:10]}};

assign tmp_365_fu_1166_p4 = {{p_read14[15:10]}};

assign tmp_366_fu_1350_p4 = {{p_read16[15:10]}};

assign tmp_367_fu_1442_p4 = {{p_read17[15:10]}};

assign tmp_368_fu_1534_p4 = {{p_read18[15:10]}};

assign tmp_495_fu_360_p3 = p_Val2_466_fu_332_p2[32'd8];

assign tmp_497_fu_452_p3 = p_Val2_468_fu_424_p2[32'd8];

assign tmp_499_fu_544_p3 = p_Val2_470_fu_516_p2[32'd8];

assign tmp_501_fu_636_p3 = p_Val2_472_fu_608_p2[32'd8];

assign tmp_503_fu_728_p3 = p_Val2_474_fu_700_p2[32'd8];

assign tmp_505_fu_820_p3 = p_Val2_476_fu_792_p2[32'd8];

assign tmp_507_fu_912_p3 = p_Val2_478_fu_884_p2[32'd8];

assign tmp_509_fu_1004_p3 = p_Val2_480_fu_976_p2[32'd8];

assign tmp_50_fu_1258_p4 = {{p_read15[14:10]}};

assign tmp_511_fu_1096_p3 = p_Val2_482_fu_1068_p2[32'd8];

assign tmp_513_fu_1188_p3 = p_Val2_484_fu_1160_p2[32'd8];

assign tmp_515_fu_1280_p3 = p_Val2_486_fu_1252_p2[32'd8];

assign tmp_517_fu_1372_p3 = p_Val2_488_fu_1344_p2[32'd8];

assign tmp_519_fu_1464_p3 = p_Val2_490_fu_1436_p2[32'd8];

assign tmp_521_fu_1556_p3 = p_Val2_492_fu_1528_p2[32'd8];

assign tmp_fu_268_p3 = p_Val2_464_fu_240_p2[32'd8];

assign tmp_s_fu_338_p4 = {{p_read2[15:10]}};

assign trunc_ln823_231_fu_316_p1 = p_read2[0:0];

assign trunc_ln823_232_fu_408_p1 = p_read3[0:0];

assign trunc_ln823_233_fu_500_p1 = p_read4[0:0];

assign trunc_ln823_234_fu_592_p1 = p_read5[0:0];

assign trunc_ln823_235_fu_684_p1 = p_read6[0:0];

assign trunc_ln823_236_fu_776_p1 = p_read8[0:0];

assign trunc_ln823_237_fu_868_p1 = p_read9[0:0];

assign trunc_ln823_238_fu_960_p1 = p_read10[0:0];

assign trunc_ln823_239_fu_1052_p1 = p_read13[0:0];

assign trunc_ln823_240_fu_1144_p1 = p_read14[0:0];

assign trunc_ln823_241_fu_1236_p1 = p_read15[0:0];

assign trunc_ln823_242_fu_1328_p1 = p_read16[0:0];

assign trunc_ln823_243_fu_1420_p1 = p_read17[0:0];

assign trunc_ln823_244_fu_1512_p1 = p_read18[0:0];

assign trunc_ln823_fu_224_p1 = p_read[0:0];

assign zext_ln377_231_fu_328_p1 = trunc_ln823_231_fu_316_p1;

assign zext_ln377_232_fu_420_p1 = trunc_ln823_232_fu_408_p1;

assign zext_ln377_233_fu_512_p1 = trunc_ln823_233_fu_500_p1;

assign zext_ln377_234_fu_604_p1 = trunc_ln823_234_fu_592_p1;

assign zext_ln377_235_fu_696_p1 = trunc_ln823_235_fu_684_p1;

assign zext_ln377_236_fu_788_p1 = trunc_ln823_236_fu_776_p1;

assign zext_ln377_237_fu_880_p1 = trunc_ln823_237_fu_868_p1;

assign zext_ln377_238_fu_972_p1 = trunc_ln823_238_fu_960_p1;

assign zext_ln377_239_fu_1064_p1 = trunc_ln823_239_fu_1052_p1;

assign zext_ln377_240_fu_1156_p1 = trunc_ln823_240_fu_1144_p1;

assign zext_ln377_241_fu_1248_p1 = trunc_ln823_241_fu_1236_p1;

assign zext_ln377_242_fu_1340_p1 = trunc_ln823_242_fu_1328_p1;

assign zext_ln377_243_fu_1432_p1 = trunc_ln823_243_fu_1420_p1;

assign zext_ln377_244_fu_1524_p1 = trunc_ln823_244_fu_1512_p1;

assign zext_ln377_fu_236_p1 = trunc_ln823_fu_224_p1;

endmodule //btag_nn_relu_ap_fixed_16_6_0_0_0_ap_ufixed_9_0_0_0_0_relu_config11_s
