<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>MOVQ - Move Quadword </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › MOVQ - Move Quadword </div>
<div id="body">
<h1>MOVQ—Move Quadword</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/ En</th>
<th>64/32-bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>NP 0F 6F /r</p>
<p>MOVQ mm, mm/m64</p></td>
<td>A</td>
<td>V/V</td>
<td>MMX</td>
<td>Move quadword from mm/m64 to mm.</td></tr>
<tr>
<td>
<p>NP 0F 7F /r</p>
<p>MOVQ mm/m64, mm</p></td>
<td>B</td>
<td>V/V</td>
<td>MMX</td>
<td>Move quadword from mm to mm/m64.</td></tr>
<tr>
<td>
<p>F3 0F 7E /r</p>
<p>MOVQ xmm1, xmm2/m64</p></td>
<td>A</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move quadword from xmm2/mem64 to xmm1.</td></tr>
<tr>
<td>
<p>VEX.128.F3.0F.WIG 7E /r</p>
<p>VMOVQ xmm1, xmm2/m64</p></td>
<td>A</td>
<td>V/V</td>
<td>AVX</td>
<td>Move quadword from xmm2 to xmm1.</td></tr>
<tr>
<td>EVEX.128.F3.0F.W1 7E /r VMOVQ xmm1, xmm2/m64</td>
<td>C</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move quadword from xmm2/m64 to xmm1.</td></tr>
<tr>
<td>
<p>66 0F D6 /r</p>
<p>MOVQ xmm2/m64, xmm1</p></td>
<td>B</td>
<td>V/V</td>
<td>SSE2</td>
<td>Move quadword from xmm1 to xmm2/mem64.</td></tr>
<tr>
<td>
<p>VEX.128.66.0F.WIG D6 /r</p>
<p>VMOVQ xmm1/m64, xmm2</p></td>
<td>B</td>
<td>V/V</td>
<td>AVX</td>
<td>Move quadword from xmm2 register to xmm1/m64.</td></tr>
<tr>
<td>EVEX.128.66.0F.W1 D6 /r VMOVQ xmm1/m64, xmm2</td>
<td>D</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Move quadword from xmm2 register to xmm1/m64.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple Type</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>B</td>
<td>N/A</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>C</td>
<td>Tuple1 Scalar</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td>
<td>N/A</td></tr>
<tr>
<td>D</td>
<td>Tuple1 Scalar</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>N/A</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>Copies a quadword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be MMX technology registers, XMM registers, or 64-bit memory locations. This instruction can be used to move a quadword between two MMX technology registers or between an MMX tech-nology register and a 64-bit memory location, or to move data between two XMM registers or between an XMM register and a 64-bit memory location. The instruction cannot be used to transfer data between memory locations.</p>
<p>When the source operand is an XMM register, the low quadword is moved; when the destination operand is an XMM register, the quadword is stored to the low quadword of the register, and the high quadword is cleared to all 0s.</p>
<p>In 64-bit mode and if not encoded using VEX/EVEX, use of the REX prefix in the form of REX.R permits this instruc-tion to access additional registers (XMM8-XMM15).</p>
<p>Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b, otherwise instructions will #UD.</p>
<p>If VMOVQ is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.</p>
<h2>Operation</h2>
<p><strong>MOVQ Instruction When Operating on MMX Technology Registers and Memory Locations</strong></p>
<pre>    DEST := SRC;</pre>
<p><strong>MOVQ Instruction When Source and Destination Operands are XMM Registers</strong></p>
<pre>    DEST[63:0] := SRC[63:0];
    DEST[127:64] := 0000000000000000H;</pre>
<p><strong>MOVQ Instruction When Source Operand is XMM Register and Destination</strong></p>
<pre>operand is memory location:
    DEST := SRC[63:0];</pre>
<p><strong>MOVQ Instruction When Source Operand is Memory Location and Destination</strong></p>
<pre>operand is XMM register:
    DEST[63:0] := SRC;
    DEST[127:64] := 0000000000000000H;</pre>
<p><strong>VMOVQ (VEX.128.F3.0F 7E) With XMM Register Source and Destination</strong></p>
<pre>DEST[63:0] := SRC[63:0]
DEST[MAXVL-1:64] := 0</pre>
<p><strong>VMOVQ (VEX.128.66.0F D6) With XMM Register Source and Destination</strong></p>
<pre>DEST[63:0] := SRC[63:0]
DEST[MAXVL-1:64] := 0</pre>
<p><strong>VMOVQ (7E - EVEX Encoded Version) With XMM Register Source and Destination</strong></p>
<pre>DEST[63:0] := SRC[63:0]
DEST[MAXVL-1:64] := 0</pre>
<p><strong>VMOVQ (D6 - EVEX Encoded Version) With XMM Register Source and Destination</strong></p>
<pre>DEST[63:0] := SRC[63:0]
DEST[MAXVL-1:64] := 0</pre>
<p><strong>VMOVQ (7E) With Memory Source</strong></p>
<pre>DEST[63:0] := SRC[63:0]
DEST[MAXVL-1:64] := 0</pre>
<p><strong>VMOVQ (7E - EVEX Encoded Version) With Memory Source</strong></p>
<pre>DEST[63:0] := SRC[63:0]
DEST[:MAXVL-1:64] := 0</pre>
<p><strong>VMOVQ (D6) With Memory DEST</strong></p>
<pre>DEST[63:0] := SRC2[63:0]</pre>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>VMOVQ __m128i _mm_loadu_si64( void * s);</p>
<p>VMOVQ void _mm_storeu_si64( void * d, __m128i s);</p>
<p>MOVQ m128i _mm_move_epi64(__m128i a)</p>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2>Other Exceptions</h2>
<p>See Table 23-8, “Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception,” in the Intel<em><sup>®</sup></em> 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B.</p></div></body></html>