{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507761532552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507761532553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 15:38:52 2017 " "Processing started: Wed Oct 11 15:38:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507761532553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507761532553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DataPathSample -c DataPathSample " "Command: quartus_map --read_settings_files=on --write_settings_files=off DataPathSample -c DataPathSample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507761532554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507761532948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507761532948 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \")\" poly_function.v(25) " "Verilog HDL syntax error at poly_function.v(25) near text: \",\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "poly_function.v" "" { Text "/home/henryboswell/Desktop/Altera-FPGA-Projects/DataPathSample/poly_function.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1507761542449 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \"(\" poly_function.v(26) " "Verilog HDL syntax error at poly_function.v(26) near text: \".\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "poly_function.v" "" { Text "/home/henryboswell/Desktop/Altera-FPGA-Projects/DataPathSample/poly_function.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1507761542449 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DataPathSample poly_function.v(9) " "Ignored design unit \"DataPathSample\" at poly_function.v(9) due to previous errors" {  } { { "poly_function.v" "" { Text "/home/henryboswell/Desktop/Altera-FPGA-Projects/DataPathSample/poly_function.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507761542449 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part2 poly_function.v(34) " "Ignored design unit \"part2\" at poly_function.v(34) due to previous errors" {  } { { "poly_function.v" "" { Text "/home/henryboswell/Desktop/Altera-FPGA-Projects/DataPathSample/poly_function.v" 34 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507761542450 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control poly_function.v(88) " "Ignored design unit \"control\" at poly_function.v(88) due to previous errors" {  } { { "poly_function.v" "" { Text "/home/henryboswell/Desktop/Altera-FPGA-Projects/DataPathSample/poly_function.v" 88 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507761542450 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "datapath poly_function.v(185) " "Ignored design unit \"datapath\" at poly_function.v(185) due to previous errors" {  } { { "poly_function.v" "" { Text "/home/henryboswell/Desktop/Altera-FPGA-Projects/DataPathSample/poly_function.v" 185 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507761542450 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder poly_function.v(282) " "Ignored design unit \"hex_decoder\" at poly_function.v(282) due to previous errors" {  } { { "poly_function.v" "" { Text "/home/henryboswell/Desktop/Altera-FPGA-Projects/DataPathSample/poly_function.v" 282 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507761542450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poly_function.v 0 0 " "Found 0 design units, including 0 entities, in source file poly_function.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507761542452 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507761542497 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 11 15:39:02 2017 " "Processing ended: Wed Oct 11 15:39:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507761542497 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507761542497 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507761542497 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507761542497 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507761542636 ""}
