// Seed: 2835901858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_7;
  assign id_4 = id_4;
  wor id_8;
  always
    if (id_1) id_8 = {id_8, !1, 1};
    else begin
      id_7[1'b0] = id_8;
    end
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
endmodule
