Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Aug 16 08:47:54 2019
| Host         : B523-Win10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RGMII_UDP_TEST_timing_summary_routed.rpt -pb RGMII_UDP_TEST_timing_summary_routed.pb -rpx RGMII_UDP_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : RGMII_UDP_TEST
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.199     -732.823                    221                 1007        0.114        0.000                      0                 1007        2.000        0.000                       0                   463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
CLK_50MHZ_i                        {0.000 10.000}       20.000          50.000          
rgmii_rxclk_i                      {0.000 4.000}        8.000           125.000         
  clk_125M_0_clk_wiz_tran_rxclk    {0.000 4.000}        8.000           125.000         
  clk_125M_180_clk_wiz_tran_rxclk  {4.000 8.000}        8.000           125.000         
  clk_125M_90_clk_wiz_tran_rxclk   {2.000 6.000}        8.000           125.000         
  clkfbout_clk_wiz_tran_rxclk      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_50MHZ_i                             18.112        0.000                      0                   48        0.208        0.000                      0                   48        9.650        0.000                       0                    25  
rgmii_rxclk_i                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_125M_0_clk_wiz_tran_rxclk          1.456        0.000                      0                  531        0.134        0.000                      0                  531        3.600        0.000                       0                   241  
  clk_125M_180_clk_wiz_tran_rxclk        3.347        0.000                      0                  374        0.114        0.000                      0                  374        3.358        0.000                       0                   186  
  clk_125M_90_clk_wiz_tran_rxclk                                                                                                                                                     3.650        0.000                       0                     7  
  clkfbout_clk_wiz_tran_rxclk                                                                                                                                                        6.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125M_180_clk_wiz_tran_rxclk  clk_125M_0_clk_wiz_tran_rxclk         -0.137       -1.364                     24                   72        3.718        0.000                      0                   72  
CLK_50MHZ_i                      clk_125M_180_clk_wiz_tran_rxclk       -4.199     -731.458                    197                  197        3.101        0.000                      0                  197  
clk_125M_0_clk_wiz_tran_rxclk    clk_125M_180_clk_wiz_tran_rxclk        2.081        0.000                      0                    9        3.607        0.000                      0                    9  
clk_125M_0_clk_wiz_tran_rxclk    clk_125M_90_clk_wiz_tran_rxclk         0.085        0.000                      0                    9        5.665        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_i
  To Clock:  CLK_50MHZ_i

Setup :            0  Failing Endpoints,  Worst Slack       18.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.112ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.925ns (54.282%)  route 0.779ns (45.718%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 24.385 - 20.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.836     4.921    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y318       FDRE (Prop_fdre_C_Q)         0.259     5.180 r  rgmii_rst_cnt_reg[1]/Q
                         net (fo=1, routed)           0.327     5.507    rgmii_rst_cnt_reg_n_0_[1]
    SLICE_X166Y318       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.299     5.806 r  rgmii_rst_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.806    rgmii_rst_cnt_reg[0]_i_1_n_0
    SLICE_X166Y319       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.860 r  rgmii_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.860    rgmii_rst_cnt_reg[4]_i_1_n_0
    SLICE_X166Y320       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.914 r  rgmii_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.914    rgmii_rst_cnt_reg[8]_i_1_n_0
    SLICE_X166Y321       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.968 r  rgmii_rst_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.968    rgmii_rst_cnt_reg[12]_i_1_n_0
    SLICE_X166Y322       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.022 r  rgmii_rst_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.022    rgmii_rst_cnt_reg[16]_i_1_n_0
    SLICE_X166Y323       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.173 r  rgmii_rst_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.452     6.625    rgmii_rst_cnt_reg[20]_i_1_n_4
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.600    24.385    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
                         clock pessimism              0.482    24.868    
                         clock uncertainty           -0.035    24.832    
    SLICE_X165Y326       FDRE (Setup_fdre_C_D)       -0.096    24.736    rgmii_rst_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         24.736    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                 18.112    

Slack (MET) :             18.195ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.266ns (17.159%)  route 1.284ns (82.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.905     6.464    udp_inst_n_23
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[0]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y318       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 18.195    

Slack (MET) :             18.195ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.266ns (17.159%)  route 1.284ns (82.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.905     6.464    udp_inst_n_23
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[1]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y318       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 18.195    

Slack (MET) :             18.195ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.266ns (17.159%)  route 1.284ns (82.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.905     6.464    udp_inst_n_23
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[2]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y318       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 18.195    

Slack (MET) :             18.195ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.266ns (17.159%)  route 1.284ns (82.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.905     6.464    udp_inst_n_23
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[3]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y318       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                 18.195    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.266ns (18.120%)  route 1.202ns (81.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.822     6.382    udp_inst_n_23
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[4]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y319       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.266ns (18.120%)  route 1.202ns (81.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.822     6.382    udp_inst_n_23
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[5]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y319       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.266ns (18.120%)  route 1.202ns (81.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.822     6.382    udp_inst_n_23
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[6]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y319       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.266ns (18.120%)  route 1.202ns (81.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 24.390 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.822     6.382    udp_inst_n_23
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.605    24.390    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[7]/C
                         clock pessimism              0.482    24.873    
                         clock uncertainty           -0.035    24.837    
    SLICE_X166Y319       FDRE (Setup_fdre_C_CE)      -0.178    24.659    rgmii_rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.659    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.363ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_i rise@20.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.266ns (19.252%)  route 1.116ns (80.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 24.389 - 20.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 f  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.380     5.516    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X164Y326       LUT1 (Prop_lut1_I0_O)        0.043     5.559 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=28, routed)          0.736     6.295    udp_inst_n_23
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.531    20.531 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.171    22.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083    22.785 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.604    24.389    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[10]/C
                         clock pessimism              0.482    24.872    
                         clock uncertainty           -0.035    24.836    
    SLICE_X166Y320       FDRE (Setup_fdre_C_CE)      -0.178    24.658    rgmii_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                 18.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848     2.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y323       FDRE                                         r  rgmii_rst_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y323       FDRE (Prop_fdre_C_Q)         0.118     2.445 r  rgmii_rst_cnt_reg[22]/Q
                         net (fo=1, routed)           0.107     2.552    rgmii_rst_cnt_reg_n_0_[22]
    SLICE_X166Y323       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.627 r  rgmii_rst_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.627    rgmii_rst_cnt_reg[20]_i_1_n_5
    SLICE_X166Y323       FDRE                                         r  rgmii_rst_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.113     2.845    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y323       FDRE                                         r  rgmii_rst_cnt_reg[22]/C
                         clock pessimism             -0.517     2.327    
    SLICE_X166Y323       FDRE (Hold_fdre_C_D)         0.092     2.419    rgmii_rst_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     2.330    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y320       FDRE (Prop_fdre_C_Q)         0.118     2.448 r  rgmii_rst_cnt_reg[10]/Q
                         net (fo=1, routed)           0.107     2.555    rgmii_rst_cnt_reg_n_0_[10]
    SLICE_X166Y320       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.630 r  rgmii_rst_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.630    rgmii_rst_cnt_reg[8]_i_1_n_5
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.117     2.849    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[10]/C
                         clock pessimism             -0.518     2.330    
    SLICE_X166Y320       FDRE (Hold_fdre_C_D)         0.092     2.422    rgmii_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     2.329    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y321       FDRE                                         r  rgmii_rst_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y321       FDRE (Prop_fdre_C_Q)         0.118     2.447 r  rgmii_rst_cnt_reg[14]/Q
                         net (fo=1, routed)           0.107     2.554    rgmii_rst_cnt_reg_n_0_[14]
    SLICE_X166Y321       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.629 r  rgmii_rst_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.629    rgmii_rst_cnt_reg[12]_i_1_n_5
    SLICE_X166Y321       FDRE                                         r  rgmii_rst_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.116     2.848    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y321       FDRE                                         r  rgmii_rst_cnt_reg[14]/C
                         clock pessimism             -0.518     2.329    
    SLICE_X166Y321       FDRE (Hold_fdre_C_D)         0.092     2.421    rgmii_rst_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     2.328    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y322       FDRE                                         r  rgmii_rst_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y322       FDRE (Prop_fdre_C_Q)         0.118     2.446 r  rgmii_rst_cnt_reg[18]/Q
                         net (fo=1, routed)           0.107     2.553    rgmii_rst_cnt_reg_n_0_[18]
    SLICE_X166Y322       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.628 r  rgmii_rst_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.628    rgmii_rst_cnt_reg[16]_i_1_n_5
    SLICE_X166Y322       FDRE                                         r  rgmii_rst_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.115     2.847    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y322       FDRE                                         r  rgmii_rst_cnt_reg[18]/C
                         clock pessimism             -0.518     2.328    
    SLICE_X166Y322       FDRE (Hold_fdre_C_D)         0.092     2.420    rgmii_rst_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     2.332    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y318       FDRE (Prop_fdre_C_Q)         0.118     2.450 r  rgmii_rst_cnt_reg[2]/Q
                         net (fo=1, routed)           0.107     2.557    rgmii_rst_cnt_reg_n_0_[2]
    SLICE_X166Y318       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.632 r  rgmii_rst_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.632    rgmii_rst_cnt_reg[0]_i_1_n_5
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.119     2.851    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[2]/C
                         clock pessimism             -0.518     2.332    
    SLICE_X166Y318       FDRE (Hold_fdre_C_D)         0.092     2.424    rgmii_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.852     2.331    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y319       FDRE (Prop_fdre_C_Q)         0.118     2.449 r  rgmii_rst_cnt_reg[6]/Q
                         net (fo=1, routed)           0.107     2.556    rgmii_rst_cnt_reg_n_0_[6]
    SLICE_X166Y319       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.631 r  rgmii_rst_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.631    rgmii_rst_cnt_reg[4]_i_1_n_5
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.118     2.850    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y319       FDRE                                         r  rgmii_rst_cnt_reg[6]/C
                         clock pessimism             -0.518     2.331    
    SLICE_X166Y319       FDRE (Hold_fdre_C_D)         0.092     2.423    rgmii_rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.190%)  route 0.107ns (32.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.851     2.330    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y320       FDRE (Prop_fdre_C_Q)         0.118     2.448 r  rgmii_rst_cnt_reg[10]/Q
                         net (fo=1, routed)           0.107     2.555    rgmii_rst_cnt_reg_n_0_[10]
    SLICE_X166Y320       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.656 r  rgmii_rst_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.656    rgmii_rst_cnt_reg[8]_i_1_n_4
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.117     2.849    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y320       FDRE                                         r  rgmii_rst_cnt_reg[11]/C
                         clock pessimism             -0.518     2.330    
    SLICE_X166Y320       FDRE (Hold_fdre_C_D)         0.092     2.422    rgmii_rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.422    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.190%)  route 0.107ns (32.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     2.329    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y321       FDRE                                         r  rgmii_rst_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y321       FDRE (Prop_fdre_C_Q)         0.118     2.447 r  rgmii_rst_cnt_reg[14]/Q
                         net (fo=1, routed)           0.107     2.554    rgmii_rst_cnt_reg_n_0_[14]
    SLICE_X166Y321       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.655 r  rgmii_rst_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.655    rgmii_rst_cnt_reg[12]_i_1_n_4
    SLICE_X166Y321       FDRE                                         r  rgmii_rst_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.116     2.848    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y321       FDRE                                         r  rgmii_rst_cnt_reg[15]/C
                         clock pessimism             -0.518     2.329    
    SLICE_X166Y321       FDRE (Hold_fdre_C_D)         0.092     2.421    rgmii_rst_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.190%)  route 0.107ns (32.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.849     2.328    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y322       FDRE                                         r  rgmii_rst_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y322       FDRE (Prop_fdre_C_Q)         0.118     2.446 r  rgmii_rst_cnt_reg[18]/Q
                         net (fo=1, routed)           0.107     2.553    rgmii_rst_cnt_reg_n_0_[18]
    SLICE_X166Y322       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.654 r  rgmii_rst_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.654    rgmii_rst_cnt_reg[16]_i_1_n_4
    SLICE_X166Y322       FDRE                                         r  rgmii_rst_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.115     2.847    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y322       FDRE                                         r  rgmii_rst_cnt_reg[19]/C
                         clock pessimism             -0.518     2.328    
    SLICE_X166Y322       FDRE (Hold_fdre_C_D)         0.092     2.420    rgmii_rst_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgmii_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_i rise@0.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.219ns (67.190%)  route 0.107ns (32.810%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144     0.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309     1.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.853     2.332    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y318       FDRE (Prop_fdre_C_Q)         0.118     2.450 r  rgmii_rst_cnt_reg[2]/Q
                         net (fo=1, routed)           0.107     2.557    rgmii_rst_cnt_reg_n_0_[2]
    SLICE_X166Y318       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.658 r  rgmii_rst_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.658    rgmii_rst_cnt_reg[0]_i_1_n_4
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.311     0.311 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.391     1.702    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     1.732 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.119     2.851    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X166Y318       FDRE                                         r  rgmii_rst_cnt_reg[3]/C
                         clock pessimism             -0.518     2.332    
    SLICE_X166Y318       FDRE (Hold_fdre_C_D)         0.092     2.424    rgmii_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_50MHZ_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         20.000      18.592     BUFGCTRL_X0Y19  CLK_50MHZ_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y318  rgmii_rst_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y320  rgmii_rst_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y320  rgmii_rst_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y321  rgmii_rst_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y321  rgmii_rst_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y321  rgmii_rst_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y321  rgmii_rst_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y322  rgmii_rst_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X166Y322  rgmii_rst_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y318  rgmii_rst_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y320  rgmii_rst_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y320  rgmii_rst_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y318  rgmii_rst_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y320  rgmii_rst_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y320  rgmii_rst_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y321  rgmii_rst_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y321  rgmii_rst_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y321  rgmii_rst_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y321  rgmii_rst_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X166Y322  rgmii_rst_cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxclk_i
  To Clock:  rgmii_rxclk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxclk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxclk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_0_clk_wiz_tran_rxclk
  To Clock:  clk_125M_0_clk_wiz_tran_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/CRC32_D8_AAL5_TX/dataout_reg[4]/D
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.317ns (13.588%)  route 2.016ns (86.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 2.508 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.838    -2.043    udp_inst/ipsend_inst/clk
    SLICE_X168Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y332       FDRE (Prop_fdre_C_Q)         0.223    -1.820 r  udp_inst/ipsend_inst/dataout_reg[4]/Q
                         net (fo=6, routed)           1.119    -0.701    udp_inst/CRC32_D8_AAL5_TX/datain[3]
    SLICE_X167Y340       LUT6 (Prop_lut6_I3_O)        0.043    -0.658 r  udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2/O
                         net (fo=4, routed)           0.526    -0.132    udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2_n_0
    SLICE_X166Y339       LUT5 (Prop_lut5_I4_O)        0.051    -0.081 r  udp_inst/CRC32_D8_AAL5_TX/dataout[4]_i_1/O
                         net (fo=1, routed)           0.371     0.290    udp_inst/CRC32_D8_AAL5_TX/nextCRC32_D8_return[4]
    SLICE_X166Y339       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    -1.189 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.897 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.611     2.508    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X166Y339       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.595     1.913    
                         clock uncertainty           -0.069     1.843    
    SLICE_X166Y339       FDSE (Setup_fdse_C_D)       -0.098     1.745    udp_inst/CRC32_D8_AAL5_TX/dataout_reg[4]
  -------------------------------------------------------------------
                         required time                          1.745    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/crcre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]/S
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.330ns (18.678%)  route 1.437ns (81.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 2.507 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.845    -2.036    udp_inst/ipsend_inst/clk
    SLICE_X164Y340       FDRE                                         r  udp_inst/ipsend_inst/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y340       FDRE (Prop_fdre_C_Q)         0.204    -1.832 f  udp_inst/ipsend_inst/crcre_reg/Q
                         net (fo=3, routed)           0.374    -1.458    udp_inst/CRC32_D8_AAL5_TX/rst_n
    SLICE_X166Y340       LUT1 (Prop_lut1_I0_O)        0.126    -1.332 r  udp_inst/CRC32_D8_AAL5_TX/dataout[31]_i_1/O
                         net (fo=32, routed)          1.063    -0.269    udp_inst/CRC32_D8_AAL5_TX/p_0_in
    SLICE_X166Y338       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    -1.189 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.897 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.610     2.507    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X166Y338       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.570     1.937    
                         clock uncertainty           -0.069     1.867    
    SLICE_X166Y338       FDSE (Setup_fdse_C_S)       -0.278     1.589    udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]
  -------------------------------------------------------------------
                         required time                          1.589    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/CRC32_D8_AAL5_TX/dataout_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.309ns (15.515%)  route 1.683ns (84.485%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 2.508 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.838    -2.043    udp_inst/ipsend_inst/clk
    SLICE_X168Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y332       FDRE (Prop_fdre_C_Q)         0.223    -1.820 r  udp_inst/ipsend_inst/dataout_reg[4]/Q
                         net (fo=6, routed)           0.902    -0.918    udp_inst/CRC32_D8_AAL5_TX/datain[3]
    SLICE_X168Y340       LUT4 (Prop_lut4_I0_O)        0.043    -0.875 r  udp_inst/CRC32_D8_AAL5_TX/dataout[29]_i_2/O
                         net (fo=7, routed)           0.560    -0.315    udp_inst/CRC32_D8_AAL5_TX/dataout[29]_i_2_n_0
    SLICE_X166Y339       LUT5 (Prop_lut5_I4_O)        0.043    -0.272 r  udp_inst/CRC32_D8_AAL5_TX/dataout[3]_i_1/O
                         net (fo=1, routed)           0.220    -0.052    udp_inst/CRC32_D8_AAL5_TX/nextCRC32_D8_return[3]
    SLICE_X166Y339       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    -1.189 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.897 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.611     2.508    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X166Y339       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.595     1.913    
                         clock uncertainty           -0.069     1.843    
    SLICE_X166Y339       FDSE (Setup_fdse_C_D)        0.001     1.844    udp_inst/CRC32_D8_AAL5_TX/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                          1.844    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 udp_inst/CRC32_D8_AAL5_TX/dataout_reg[12]/C
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/dataout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns)
  Data Path Delay:        1.936ns  (logic 0.464ns (23.970%)  route 1.472ns (76.030%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 6.504 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.035ns = ( 1.965 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -2.159 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.119 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.846     1.965    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X168Y341       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y341       FDSE (Prop_fdse_C_Q)         0.209     2.174 f  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[12]/Q
                         net (fo=2, routed)           0.450     2.623    udp_inst/ipsend_inst/crc[11]
    SLICE_X168Y339       LUT5 (Prop_lut5_I1_O)        0.126     2.749 f  udp_inst/ipsend_inst/dataout[3]_i_11/O
                         net (fo=1, routed)           0.340     3.089    udp_inst/ipsend_inst/dataout[3]_i_11_n_0
    SLICE_X164Y338       LUT6 (Prop_lut6_I3_O)        0.043     3.132 r  udp_inst/ipsend_inst/dataout[3]_i_6/O
                         net (fo=1, routed)           0.451     3.583    udp_inst/ipsend_inst/dataout[3]_i_6_n_0
    SLICE_X167Y332       LUT6 (Prop_lut6_I5_O)        0.043     3.626 r  udp_inst/ipsend_inst/dataout[3]_i_3/O
                         net (fo=1, routed)           0.232     3.858    udp_inst/ipsend_inst/dataout[3]_i_3_n_0
    SLICE_X167Y333       LUT6 (Prop_lut6_I4_O)        0.043     3.901 r  udp_inst/ipsend_inst/dataout[3]_i_1/O
                         net (fo=1, routed)           0.000     3.901    udp_inst/ipsend_inst/dataout[3]_i_1_n_0
    SLICE_X167Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.607     6.504    udp_inst/ipsend_inst/clk
    SLICE_X167Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[3]/C
                         clock pessimism             -0.595     5.909    
                         clock uncertainty           -0.069     5.839    
    SLICE_X167Y333       FDRE (Setup_fdre_C_D)        0.034     5.873    udp_inst/ipsend_inst/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -3.901    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/crcre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/CRC32_D8_AAL5_TX/dataout_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.330ns (21.053%)  route 1.237ns (78.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 2.508 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.845    -2.036    udp_inst/ipsend_inst/clk
    SLICE_X164Y340       FDRE                                         r  udp_inst/ipsend_inst/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y340       FDRE (Prop_fdre_C_Q)         0.204    -1.832 f  udp_inst/ipsend_inst/crcre_reg/Q
                         net (fo=3, routed)           0.374    -1.458    udp_inst/CRC32_D8_AAL5_TX/rst_n
    SLICE_X166Y340       LUT1 (Prop_lut1_I0_O)        0.126    -1.332 r  udp_inst/CRC32_D8_AAL5_TX/dataout[31]_i_1/O
                         net (fo=32, routed)          0.863    -0.469    udp_inst/CRC32_D8_AAL5_TX/p_0_in
    SLICE_X168Y338       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    -1.189 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.897 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.611     2.508    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X168Y338       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.595     1.913    
                         clock uncertainty           -0.069     1.843    
    SLICE_X168Y338       FDSE (Setup_fdse_C_S)       -0.300     1.543    udp_inst/CRC32_D8_AAL5_TX/dataout_reg[2]
  -------------------------------------------------------------------
                         required time                          1.543    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 udp_inst/CRC32_D8_AAL5_TX/dataout_reg[16]/C
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/dataout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns)
  Data Path Delay:        1.922ns  (logic 0.435ns (22.634%)  route 1.487ns (77.366%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 6.505 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.036ns = ( 1.964 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -2.159 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.119 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.845     1.964    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X166Y341       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y341       FDSE (Prop_fdse_C_Q)         0.263     2.227 f  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[16]/Q
                         net (fo=2, routed)           0.476     2.703    udp_inst/ipsend_inst/crc[23]
    SLICE_X166Y340       LUT5 (Prop_lut5_I0_O)        0.043     2.746 f  udp_inst/ipsend_inst/dataout[7]_i_17/O
                         net (fo=1, routed)           0.350     3.096    udp_inst/ipsend_inst/dataout[7]_i_17_n_0
    SLICE_X166Y337       LUT6 (Prop_lut6_I3_O)        0.043     3.139 r  udp_inst/ipsend_inst/dataout[7]_i_9/O
                         net (fo=1, routed)           0.422     3.560    udp_inst/ipsend_inst/dataout[7]_i_9_n_0
    SLICE_X169Y333       LUT6 (Prop_lut6_I5_O)        0.043     3.603 r  udp_inst/ipsend_inst/dataout[7]_i_3/O
                         net (fo=1, routed)           0.239     3.843    udp_inst/ipsend_inst/dataout[7]_i_3_n_0
    SLICE_X170Y333       LUT6 (Prop_lut6_I0_O)        0.043     3.886 r  udp_inst/ipsend_inst/dataout[7]_i_2/O
                         net (fo=1, routed)           0.000     3.886    udp_inst/ipsend_inst/dataout[7]_i_2_n_0
    SLICE_X170Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.608     6.505    udp_inst/ipsend_inst/clk
    SLICE_X170Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[7]/C
                         clock pessimism             -0.595     5.910    
                         clock uncertainty           -0.069     5.840    
    SLICE_X170Y333       FDRE (Setup_fdre_C_D)        0.064     5.904    udp_inst/ipsend_inst/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                          5.904    
                         arrival time                          -3.886    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/CRC32_D8_AAL5_TX/dataout_reg[11]/D
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.309ns (16.424%)  route 1.572ns (83.576%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 2.509 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.838    -2.043    udp_inst/ipsend_inst/clk
    SLICE_X168Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y332       FDRE (Prop_fdre_C_Q)         0.223    -1.820 r  udp_inst/ipsend_inst/dataout_reg[4]/Q
                         net (fo=6, routed)           1.119    -0.701    udp_inst/CRC32_D8_AAL5_TX/datain[3]
    SLICE_X167Y340       LUT6 (Prop_lut6_I3_O)        0.043    -0.658 r  udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2/O
                         net (fo=4, routed)           0.453    -0.205    udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2_n_0
    SLICE_X166Y340       LUT4 (Prop_lut4_I3_O)        0.043    -0.162 r  udp_inst/CRC32_D8_AAL5_TX/dataout[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    udp_inst/CRC32_D8_AAL5_TX/nextCRC32_D8_return[11]
    SLICE_X166Y340       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    -1.189 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.897 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.612     2.509    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X166Y340       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.595     1.914    
                         clock uncertainty           -0.069     1.844    
    SLICE_X166Y340       FDSE (Setup_fdse_C_D)        0.067     1.911    udp_inst/CRC32_D8_AAL5_TX/dataout_reg[11]
  -------------------------------------------------------------------
                         required time                          1.911    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 udp_inst/CRC32_D8_AAL5_TX/dataout_reg[23]/C
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/dataout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns)
  Data Path Delay:        1.775ns  (logic 0.392ns (22.082%)  route 1.383ns (77.918%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 6.452 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.035ns = ( 1.965 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -2.159 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.119 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.846     1.965    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X170Y340       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y340       FDSE (Prop_fdse_C_Q)         0.263     2.228 f  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[23]/Q
                         net (fo=2, routed)           0.439     2.667    udp_inst/ipsend_inst/crc[16]
    SLICE_X169Y340       LUT5 (Prop_lut5_I0_O)        0.043     2.710 f  udp_inst/ipsend_inst/dataout[0]_i_10/O
                         net (fo=1, routed)           0.181     2.891    udp_inst/ipsend_inst/dataout[0]_i_10_n_0
    SLICE_X169Y339       LUT6 (Prop_lut6_I2_O)        0.043     2.934 r  udp_inst/ipsend_inst/dataout[0]_i_5/O
                         net (fo=1, routed)           0.763     3.697    udp_inst/ipsend_inst/dataout[0]_i_5_n_0
    SLICE_X162Y333       LUT6 (Prop_lut6_I5_O)        0.043     3.740 r  udp_inst/ipsend_inst/dataout[0]_i_1/O
                         net (fo=1, routed)           0.000     3.740    udp_inst/ipsend_inst/dataout[0]_i_1_n_0
    SLICE_X162Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.555     6.452    udp_inst/ipsend_inst/clk
    SLICE_X162Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[0]/C
                         clock pessimism             -0.595     5.857    
                         clock uncertainty           -0.069     5.787    
    SLICE_X162Y333       FDRE (Setup_fdre_C_D)        0.034     5.821    udp_inst/ipsend_inst/dataout_reg[0]
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]/D
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.309ns (16.530%)  route 1.560ns (83.470%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 2.507 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.838    -2.043    udp_inst/ipsend_inst/clk
    SLICE_X168Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y332       FDRE (Prop_fdre_C_Q)         0.223    -1.820 r  udp_inst/ipsend_inst/dataout_reg[4]/Q
                         net (fo=6, routed)           1.119    -0.701    udp_inst/CRC32_D8_AAL5_TX/datain[3]
    SLICE_X167Y340       LUT6 (Prop_lut6_I3_O)        0.043    -0.658 r  udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2/O
                         net (fo=4, routed)           0.441    -0.217    udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2_n_0
    SLICE_X166Y338       LUT4 (Prop_lut4_I3_O)        0.043    -0.174 r  udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    udp_inst/CRC32_D8_AAL5_TX/nextCRC32_D8_return[26]
    SLICE_X166Y338       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    -1.189 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.897 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.610     2.507    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X166Y338       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.595     1.912    
                         clock uncertainty           -0.069     1.842    
    SLICE_X166Y338       FDSE (Setup_fdse_C_D)        0.067     1.909    udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]
  -------------------------------------------------------------------
                         required time                          1.909    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/CRC32_D8_AAL5_TX/dataout_reg[8]/D
                            (falling edge-triggered cell FDSE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk fall@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.313ns (16.602%)  route 1.572ns (83.398%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 2.509 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.838    -2.043    udp_inst/ipsend_inst/clk
    SLICE_X168Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y332       FDRE (Prop_fdre_C_Q)         0.223    -1.820 r  udp_inst/ipsend_inst/dataout_reg[4]/Q
                         net (fo=6, routed)           1.119    -0.701    udp_inst/CRC32_D8_AAL5_TX/datain[3]
    SLICE_X167Y340       LUT6 (Prop_lut6_I3_O)        0.043    -0.658 r  udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2/O
                         net (fo=4, routed)           0.453    -0.205    udp_inst/CRC32_D8_AAL5_TX/dataout[26]_i_2_n_0
    SLICE_X166Y340       LUT4 (Prop_lut4_I3_O)        0.047    -0.158 r  udp_inst/CRC32_D8_AAL5_TX/dataout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    udp_inst/CRC32_D8_AAL5_TX/nextCRC32_D8_return[8]
    SLICE_X166Y340       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk fall edge)
                                                      4.000     4.000 f  
    G14                                               0.000     4.000 f  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 f  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680    -1.189 f  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     0.897 f  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.612     2.509    udp_inst/CRC32_D8_AAL5_TX/clk
    SLICE_X166Y340       FDSE                                         r  udp_inst/CRC32_D8_AAL5_TX/dataout_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.595     1.914    
                         clock uncertainty           -0.069     1.844    
    SLICE_X166Y340       FDSE (Setup_fdse_C_D)        0.089     1.933    udp_inst/CRC32_D8_AAL5_TX/dataout_reg[8]
  -------------------------------------------------------------------
                         required time                          1.933    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/check_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.829%)  route 0.060ns (29.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.826    -0.735    udp_inst/ipsend_inst/clk
    SLICE_X160Y334       FDRE                                         r  udp_inst/ipsend_inst/check_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y334       FDRE (Prop_fdre_C_Q)         0.118    -0.617 f  udp_inst/ipsend_inst/check_buffer_reg[0]/Q
                         net (fo=2, routed)           0.060    -0.557    udp_inst/ipsend_inst/check_buffer_reg_n_0_[0]
    SLICE_X161Y334       LUT1 (Prop_lut1_I0_O)        0.028    -0.529 r  udp_inst/ipsend_inst/ip_header[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.529    udp_inst/ipsend_inst/ip_header4_in[0]
    SLICE_X161Y334       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.091    -0.658    udp_inst/ipsend_inst/clk
    SLICE_X161Y334       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[2][0]/C
                         clock pessimism             -0.066    -0.724    
    SLICE_X161Y334       FDRE (Hold_fdre_C_D)         0.061    -0.663    udp_inst/ipsend_inst/ip_header_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/check_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.146ns (63.168%)  route 0.085ns (36.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.826    -0.735    udp_inst/ipsend_inst/clk
    SLICE_X160Y334       FDRE                                         r  udp_inst/ipsend_inst/check_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y334       FDRE (Prop_fdre_C_Q)         0.118    -0.617 f  udp_inst/ipsend_inst/check_buffer_reg[1]/Q
                         net (fo=2, routed)           0.085    -0.532    udp_inst/ipsend_inst/check_buffer_reg_n_0_[1]
    SLICE_X161Y334       LUT1 (Prop_lut1_I0_O)        0.028    -0.504 r  udp_inst/ipsend_inst/ip_header[2][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    udp_inst/ipsend_inst/ip_header4_in[1]
    SLICE_X161Y334       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.091    -0.658    udp_inst/ipsend_inst/clk
    SLICE_X161Y334       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[2][1]/C
                         clock pessimism             -0.066    -0.724    
    SLICE_X161Y334       FDRE (Hold_fdre_C_D)         0.060    -0.664    udp_inst/ipsend_inst/ip_header_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/j_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.034%)  route 0.109ns (45.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.825    -0.736    udp_inst/ipsend_inst/clk
    SLICE_X159Y333       FDRE                                         r  udp_inst/ipsend_inst/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y333       FDRE (Prop_fdre_C_Q)         0.100    -0.636 r  udp_inst/ipsend_inst/j_reg[4]/Q
                         net (fo=5, routed)           0.109    -0.527    udp_inst/ipsend_inst/j[4]
    SLICE_X159Y333       LUT6 (Prop_lut6_I5_O)        0.028    -0.499 r  udp_inst/ipsend_inst/j[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.499    udp_inst/ipsend_inst/j[4]_i_2_n_0
    SLICE_X159Y333       FDRE                                         r  udp_inst/ipsend_inst/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.090    -0.659    udp_inst/ipsend_inst/clk
    SLICE_X159Y333       FDRE                                         r  udp_inst/ipsend_inst/j_reg[4]/C
                         clock pessimism             -0.077    -0.736    
    SLICE_X159Y333       FDRE (Hold_fdre_C_D)         0.060    -0.676    udp_inst/ipsend_inst/j_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/check_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.300%)  route 0.126ns (49.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.826    -0.735    udp_inst/ipsend_inst/clk
    SLICE_X159Y335       FDRE                                         r  udp_inst/ipsend_inst/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y335       FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  udp_inst/ipsend_inst/i_reg[4]/Q
                         net (fo=36, routed)          0.126    -0.509    udp_inst/ipsend_inst/i[4]
    SLICE_X161Y335       LUT6 (Prop_lut6_I2_O)        0.028    -0.481 r  udp_inst/ipsend_inst/check_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    udp_inst/ipsend_inst/check_buffer[2]_i_1_n_0
    SLICE_X161Y335       FDRE                                         r  udp_inst/ipsend_inst/check_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.092    -0.657    udp_inst/ipsend_inst/clk
    SLICE_X161Y335       FDRE                                         r  udp_inst/ipsend_inst/check_buffer_reg[2]/C
                         clock pessimism             -0.065    -0.722    
    SLICE_X161Y335       FDRE (Hold_fdre_C_D)         0.060    -0.662    udp_inst/ipsend_inst/check_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/check_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.311%)  route 0.137ns (51.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.826    -0.735    udp_inst/ipsend_inst/clk
    SLICE_X159Y335       FDRE                                         r  udp_inst/ipsend_inst/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y335       FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  udp_inst/ipsend_inst/i_reg[4]/Q
                         net (fo=36, routed)          0.137    -0.498    udp_inst/ipsend_inst/i[4]
    SLICE_X161Y336       LUT6 (Prop_lut6_I2_O)        0.028    -0.470 r  udp_inst/ipsend_inst/check_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.470    udp_inst/ipsend_inst/check_buffer[10]_i_1_n_0
    SLICE_X161Y336       FDRE                                         r  udp_inst/ipsend_inst/check_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.092    -0.657    udp_inst/ipsend_inst/clk
    SLICE_X161Y336       FDRE                                         r  udp_inst/ipsend_inst/check_buffer_reg[10]/C
                         clock pessimism             -0.065    -0.722    
    SLICE_X161Y336       FDRE (Hold_fdre_C_D)         0.061    -0.661    udp_inst/ipsend_inst/check_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/j_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.864%)  route 0.134ns (51.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.826    -0.735    udp_inst/ipsend_inst/clk
    SLICE_X159Y334       FDRE                                         r  udp_inst/ipsend_inst/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y334       FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  udp_inst/ipsend_inst/j_reg[3]/Q
                         net (fo=6, routed)           0.134    -0.501    udp_inst/ipsend_inst/j[3]
    SLICE_X159Y332       LUT6 (Prop_lut6_I2_O)        0.028    -0.473 r  udp_inst/ipsend_inst/j[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.473    udp_inst/ipsend_inst/j[0]_i_1_n_0
    SLICE_X159Y332       FDRE                                         r  udp_inst/ipsend_inst/j_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.089    -0.660    udp_inst/ipsend_inst/clk
    SLICE_X159Y332       FDRE                                         r  udp_inst/ipsend_inst/j_reg[0]/C
                         clock pessimism             -0.065    -0.725    
    SLICE_X159Y332       FDRE (Hold_fdre_C_D)         0.061    -0.664    udp_inst/ipsend_inst/j_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.130ns (48.355%)  route 0.139ns (51.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.708ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.853    -0.708    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.100    -0.608 r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.139    -0.470    udp_inst/ipsend_inst/ram_rd_addr[7]
    SLICE_X164Y331       LUT4 (Prop_lut4_I3_O)        0.030    -0.440 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.440    udp_inst/ipsend_inst/p_0_in[8]
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.119    -0.630    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/C
                         clock pessimism             -0.078    -0.708    
    SLICE_X164Y331       FDRE (Hold_fdre_C_D)         0.075    -0.633    udp_inst/ipsend_inst/ram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/j_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/j_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.398%)  route 0.142ns (52.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.825    -0.736    udp_inst/ipsend_inst/clk
    SLICE_X159Y333       FDRE                                         r  udp_inst/ipsend_inst/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y333       FDRE (Prop_fdre_C_Q)         0.100    -0.636 r  udp_inst/ipsend_inst/j_reg[4]/Q
                         net (fo=5, routed)           0.142    -0.494    udp_inst/ipsend_inst/j[4]
    SLICE_X159Y332       LUT6 (Prop_lut6_I2_O)        0.028    -0.466 r  udp_inst/ipsend_inst/j[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.466    udp_inst/ipsend_inst/j[1]_i_1_n_0
    SLICE_X159Y332       FDRE                                         r  udp_inst/ipsend_inst/j_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.089    -0.660    udp_inst/ipsend_inst/clk
    SLICE_X159Y332       FDRE                                         r  udp_inst/ipsend_inst/j_reg[1]/C
                         clock pessimism             -0.065    -0.725    
    SLICE_X159Y332       FDRE (Hold_fdre_C_D)         0.060    -0.665    udp_inst/ipsend_inst/j_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.756%)  route 0.135ns (51.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.826    -0.735    udp_inst/ipsend_inst/clk
    SLICE_X159Y335       FDRE                                         r  udp_inst/ipsend_inst/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y335       FDRE (Prop_fdre_C_Q)         0.100    -0.635 r  udp_inst/ipsend_inst/i_reg[4]/Q
                         net (fo=36, routed)          0.135    -0.501    udp_inst/ipsend_inst/i[4]
    SLICE_X159Y335       LUT6 (Prop_lut6_I4_O)        0.028    -0.473 r  udp_inst/ipsend_inst/i[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.473    udp_inst/ipsend_inst/i[4]_i_2_n_0
    SLICE_X159Y335       FDRE                                         r  udp_inst/ipsend_inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.092    -0.657    udp_inst/ipsend_inst/clk
    SLICE_X159Y335       FDRE                                         r  udp_inst/ipsend_inst/i_reg[4]/C
                         clock pessimism             -0.078    -0.735    
    SLICE_X159Y335       FDRE (Hold_fdre_C_D)         0.060    -0.675    udp_inst/ipsend_inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.144ns (48.103%)  route 0.155ns (51.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     0.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374    -2.753 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166    -1.587    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854    -0.707    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.118    -0.589 r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.155    -0.434    udp_inst/ipsend_inst/ram_rd_addr[1]
    SLICE_X166Y332       LUT3 (Prop_lut3_I1_O)        0.026    -0.408 r  udp_inst/ipsend_inst/ram_rd_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.408    udp_inst/ipsend_inst/p_0_in[2]
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.120    -0.629    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/C
                         clock pessimism             -0.078    -0.707    
    SLICE_X166Y332       FDRE (Hold_fdre_C_D)         0.096    -0.611    udp_inst/ipsend_inst/ram_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_0_clk_wiz_tran_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X8Y66     ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   u_clk_wiz_tran_rxclk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     IDDR_2CLK/CB        n/a            1.070         8.000       6.930      ILOGIC_X1Y339    rgmii_rx_0/Iddr_3/CB
Min Period        n/a     IDDR_2CLK/CB        n/a            1.070         8.000       6.930      ILOGIC_X1Y337    rgmii_rx_0/Iddr_4/CB
Min Period        n/a     IDDR_2CLK/CB        n/a            1.070         8.000       6.930      ILOGIC_X1Y338    rgmii_rx_0/Iddr_0/CB
Min Period        n/a     IDDR_2CLK/CB        n/a            1.070         8.000       6.930      ILOGIC_X1Y348    rgmii_rx_0/Iddr_1/CB
Min Period        n/a     IDDR_2CLK/CB        n/a            1.070         8.000       6.930      ILOGIC_X1Y347    rgmii_rx_0/Iddr_2/CB
Min Period        n/a     FDSE/C              n/a            0.750         8.000       7.250      SLICE_X168Y341   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[12]/C
Min Period        n/a     FDSE/C              n/a            0.750         8.000       7.250      SLICE_X168Y340   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X167Y341   udp_inst/crc32_oldcrc_tx_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X164Y340   udp_inst/ipsend_inst/crcre_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X167Y339   udp_inst/crc32_oldcrc_tx_reg[29]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X167Y339   udp_inst/crc32_oldcrc_tx_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X167Y341   udp_inst/crc32_oldcrc_tx_reg[30]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X167Y339   udp_inst/crc32_oldcrc_tx_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X167Y339   udp_inst/crc32_oldcrc_tx_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         4.000       3.600      SLICE_X167Y341   udp_inst/crc32_oldcrc_tx_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X166Y332   udp_inst/ipsend_inst/ram_rd_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X166Y332   udp_inst/ipsend_inst/ram_rd_addr_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X166Y340   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X166Y341   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X166Y340   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X168Y339   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X166Y341   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[22]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X166Y341   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[24]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X166Y338   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[26]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X167Y340   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[28]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X167Y340   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[29]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X168Y338   udp_inst/CRC32_D8_AAL5_TX/dataout_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_180_clk_wiz_tran_rxclk
  To Clock:  clk_125M_180_clk_wiz_tran_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        4.360ns  (logic 1.401ns (32.132%)  route 2.959ns (67.868%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 10.497 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.052ns = ( 1.948 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.829     1.948    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.223     2.171 f  udp_inst/ipreceive_inst/rx_data_length_reg[1]/Q
                         net (fo=3, routed)           0.869     3.039    udp_inst/ipreceive_inst/rx_data_length[1]
    SLICE_X168Y321       LUT1 (Prop_lut1_I0_O)        0.043     3.082 r  udp_inst/ipreceive_inst/rx_state1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.082    udp_inst/ipreceive_inst/rx_state1_carry_i_3_n_0
    SLICE_X168Y321       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.341 r  udp_inst/ipreceive_inst/rx_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    udp_inst/ipreceive_inst/rx_state1_carry_n_0
    SLICE_X168Y322       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.394 r  udp_inst/ipreceive_inst/rx_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    udp_inst/ipreceive_inst/rx_state1_carry__0_n_0
    SLICE_X168Y323       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.447 r  udp_inst/ipreceive_inst/rx_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.447    udp_inst/ipreceive_inst/rx_state1_carry__1_n_0
    SLICE_X168Y324       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.558 r  udp_inst/ipreceive_inst/rx_state1_carry__2/O[2]
                         net (fo=1, routed)           0.643     4.202    udp_inst/ipreceive_inst/rx_state1[15]
    SLICE_X170Y324       LUT3 (Prop_lut3_I1_O)        0.122     4.324 r  udp_inst/ipreceive_inst/rx_state0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.324    udp_inst/ipreceive_inst/rx_state0_carry__0_i_1_n_0
    SLICE_X170Y324       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.580 r  udp_inst/ipreceive_inst/rx_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     4.587    udp_inst/ipreceive_inst/rx_state0_carry__0_n_0
    SLICE_X170Y325       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.697 r  udp_inst/ipreceive_inst/rx_state0_carry__1/CO[2]
                         net (fo=3, routed)           0.449     5.146    udp_inst/ipreceive_inst/rx_state0_carry__1_n_1
    SLICE_X169Y325       LUT6 (Prop_lut6_I0_O)        0.128     5.274 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5/O
                         net (fo=1, routed)           0.552     5.826    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5_n_0
    SLICE_X170Y322       LUT6 (Prop_lut6_I1_O)        0.043     5.869 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2/O
                         net (fo=4, routed)           0.439     6.308    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2_n_0
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.600    10.497    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism             -0.595     9.902    
                         clock uncertainty           -0.069     9.832    
    SLICE_X166Y326       FDRE (Setup_fdre_C_CE)      -0.178     9.654    udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        4.360ns  (logic 1.401ns (32.132%)  route 2.959ns (67.868%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 10.497 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.052ns = ( 1.948 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.829     1.948    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.223     2.171 f  udp_inst/ipreceive_inst/rx_data_length_reg[1]/Q
                         net (fo=3, routed)           0.869     3.039    udp_inst/ipreceive_inst/rx_data_length[1]
    SLICE_X168Y321       LUT1 (Prop_lut1_I0_O)        0.043     3.082 r  udp_inst/ipreceive_inst/rx_state1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.082    udp_inst/ipreceive_inst/rx_state1_carry_i_3_n_0
    SLICE_X168Y321       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.341 r  udp_inst/ipreceive_inst/rx_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    udp_inst/ipreceive_inst/rx_state1_carry_n_0
    SLICE_X168Y322       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.394 r  udp_inst/ipreceive_inst/rx_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    udp_inst/ipreceive_inst/rx_state1_carry__0_n_0
    SLICE_X168Y323       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.447 r  udp_inst/ipreceive_inst/rx_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.447    udp_inst/ipreceive_inst/rx_state1_carry__1_n_0
    SLICE_X168Y324       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.558 r  udp_inst/ipreceive_inst/rx_state1_carry__2/O[2]
                         net (fo=1, routed)           0.643     4.202    udp_inst/ipreceive_inst/rx_state1[15]
    SLICE_X170Y324       LUT3 (Prop_lut3_I1_O)        0.122     4.324 r  udp_inst/ipreceive_inst/rx_state0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.324    udp_inst/ipreceive_inst/rx_state0_carry__0_i_1_n_0
    SLICE_X170Y324       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.580 r  udp_inst/ipreceive_inst/rx_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     4.587    udp_inst/ipreceive_inst/rx_state0_carry__0_n_0
    SLICE_X170Y325       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.697 r  udp_inst/ipreceive_inst/rx_state0_carry__1/CO[2]
                         net (fo=3, routed)           0.449     5.146    udp_inst/ipreceive_inst/rx_state0_carry__1_n_1
    SLICE_X169Y325       LUT6 (Prop_lut6_I0_O)        0.128     5.274 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5/O
                         net (fo=1, routed)           0.552     5.826    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5_n_0
    SLICE_X170Y322       LUT6 (Prop_lut6_I1_O)        0.043     5.869 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2/O
                         net (fo=4, routed)           0.439     6.308    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2_n_0
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.600    10.497    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism             -0.595     9.902    
                         clock uncertainty           -0.069     9.832    
    SLICE_X166Y326       FDRE (Setup_fdre_C_CE)      -0.178     9.654    udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        4.360ns  (logic 1.401ns (32.132%)  route 2.959ns (67.868%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 10.497 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.052ns = ( 1.948 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.829     1.948    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.223     2.171 f  udp_inst/ipreceive_inst/rx_data_length_reg[1]/Q
                         net (fo=3, routed)           0.869     3.039    udp_inst/ipreceive_inst/rx_data_length[1]
    SLICE_X168Y321       LUT1 (Prop_lut1_I0_O)        0.043     3.082 r  udp_inst/ipreceive_inst/rx_state1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.082    udp_inst/ipreceive_inst/rx_state1_carry_i_3_n_0
    SLICE_X168Y321       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.341 r  udp_inst/ipreceive_inst/rx_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    udp_inst/ipreceive_inst/rx_state1_carry_n_0
    SLICE_X168Y322       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.394 r  udp_inst/ipreceive_inst/rx_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    udp_inst/ipreceive_inst/rx_state1_carry__0_n_0
    SLICE_X168Y323       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.447 r  udp_inst/ipreceive_inst/rx_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.447    udp_inst/ipreceive_inst/rx_state1_carry__1_n_0
    SLICE_X168Y324       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.558 r  udp_inst/ipreceive_inst/rx_state1_carry__2/O[2]
                         net (fo=1, routed)           0.643     4.202    udp_inst/ipreceive_inst/rx_state1[15]
    SLICE_X170Y324       LUT3 (Prop_lut3_I1_O)        0.122     4.324 r  udp_inst/ipreceive_inst/rx_state0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.324    udp_inst/ipreceive_inst/rx_state0_carry__0_i_1_n_0
    SLICE_X170Y324       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.580 r  udp_inst/ipreceive_inst/rx_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     4.587    udp_inst/ipreceive_inst/rx_state0_carry__0_n_0
    SLICE_X170Y325       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.697 r  udp_inst/ipreceive_inst/rx_state0_carry__1/CO[2]
                         net (fo=3, routed)           0.449     5.146    udp_inst/ipreceive_inst/rx_state0_carry__1_n_1
    SLICE_X169Y325       LUT6 (Prop_lut6_I0_O)        0.128     5.274 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5/O
                         net (fo=1, routed)           0.552     5.826    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5_n_0
    SLICE_X170Y322       LUT6 (Prop_lut6_I1_O)        0.043     5.869 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2/O
                         net (fo=4, routed)           0.439     6.308    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2_n_0
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.600    10.497    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism             -0.595     9.902    
                         clock uncertainty           -0.069     9.832    
    SLICE_X166Y326       FDRE (Setup_fdre_C_CE)      -0.178     9.654    udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        4.360ns  (logic 1.401ns (32.132%)  route 2.959ns (67.868%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 10.497 - 12.000 ) 
    Source Clock Delay      (SCD):    -2.052ns = ( 1.948 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.829     1.948    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y325       FDRE (Prop_fdre_C_Q)         0.223     2.171 f  udp_inst/ipreceive_inst/rx_data_length_reg[1]/Q
                         net (fo=3, routed)           0.869     3.039    udp_inst/ipreceive_inst/rx_data_length[1]
    SLICE_X168Y321       LUT1 (Prop_lut1_I0_O)        0.043     3.082 r  udp_inst/ipreceive_inst/rx_state1_carry_i_3/O
                         net (fo=1, routed)           0.000     3.082    udp_inst/ipreceive_inst/rx_state1_carry_i_3_n_0
    SLICE_X168Y321       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.341 r  udp_inst/ipreceive_inst/rx_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.341    udp_inst/ipreceive_inst/rx_state1_carry_n_0
    SLICE_X168Y322       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.394 r  udp_inst/ipreceive_inst/rx_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.394    udp_inst/ipreceive_inst/rx_state1_carry__0_n_0
    SLICE_X168Y323       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.447 r  udp_inst/ipreceive_inst/rx_state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.447    udp_inst/ipreceive_inst/rx_state1_carry__1_n_0
    SLICE_X168Y324       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.558 r  udp_inst/ipreceive_inst/rx_state1_carry__2/O[2]
                         net (fo=1, routed)           0.643     4.202    udp_inst/ipreceive_inst/rx_state1[15]
    SLICE_X170Y324       LUT3 (Prop_lut3_I1_O)        0.122     4.324 r  udp_inst/ipreceive_inst/rx_state0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.324    udp_inst/ipreceive_inst/rx_state0_carry__0_i_1_n_0
    SLICE_X170Y324       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     4.580 r  udp_inst/ipreceive_inst/rx_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     4.587    udp_inst/ipreceive_inst/rx_state0_carry__0_n_0
    SLICE_X170Y325       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.697 r  udp_inst/ipreceive_inst/rx_state0_carry__1/CO[2]
                         net (fo=3, routed)           0.449     5.146    udp_inst/ipreceive_inst/rx_state0_carry__1_n_1
    SLICE_X169Y325       LUT6 (Prop_lut6_I0_O)        0.128     5.274 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5/O
                         net (fo=1, routed)           0.552     5.826    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_5_n_0
    SLICE_X170Y322       LUT6 (Prop_lut6_I1_O)        0.043     5.869 r  udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2/O
                         net (fo=4, routed)           0.439     6.308    udp_inst/ipreceive_inst/FSM_sequential_rx_state[3]_i_2_n_0
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.600    10.497    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X166Y326       FDRE                                         r  udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism             -0.595     9.902    
                         clock uncertainty           -0.069     9.832    
    SLICE_X166Y326       FDRE (Setup_fdre_C_CE)      -0.178     9.654    udp_inst/ipreceive_inst/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.654    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 rgmii_rx_0/Iddr_2/C
                            (rising edge-triggered cell IDDR_2CLK clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.676ns  (logic 0.607ns (16.514%)  route 3.069ns (83.486%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.498 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 2.085 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.966     2.085    rgmii_rx_0/clk_125M_180
    ILOGIC_X1Y347        IDDR_2CLK                                    r  rgmii_rx_0/Iddr_2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y347        IDDR_2CLK (Prop_iddr_2clk_C_Q2)
                                                      0.392     2.477 r  rgmii_rx_0/Iddr_2/Q2
                         net (fo=5, routed)           1.626     4.103    rgmii_rx_0/gmii_rxd[2]
    SLICE_X167Y321       LUT4 (Prop_lut4_I3_O)        0.086     4.189 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.646     4.835    rgmii_rx_0/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X171Y325       LUT5 (Prop_lut5_I4_O)        0.043     4.878 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=4, routed)           0.368     5.246    udp_inst/ipreceive_inst/rx_state24_in
    SLICE_X171Y325       LUT6 (Prop_lut6_I3_O)        0.043     5.289 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.482    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.525 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     5.761    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601    10.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[1]/C
                         clock pessimism             -0.595     9.903    
                         clock uncertainty           -0.069     9.833    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     9.529    udp_inst/ipreceive_inst/state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 rgmii_rx_0/Iddr_2/C
                            (rising edge-triggered cell IDDR_2CLK clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.676ns  (logic 0.607ns (16.514%)  route 3.069ns (83.486%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.498 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 2.085 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.966     2.085    rgmii_rx_0/clk_125M_180
    ILOGIC_X1Y347        IDDR_2CLK                                    r  rgmii_rx_0/Iddr_2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y347        IDDR_2CLK (Prop_iddr_2clk_C_Q2)
                                                      0.392     2.477 r  rgmii_rx_0/Iddr_2/Q2
                         net (fo=5, routed)           1.626     4.103    rgmii_rx_0/gmii_rxd[2]
    SLICE_X167Y321       LUT4 (Prop_lut4_I3_O)        0.086     4.189 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.646     4.835    rgmii_rx_0/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X171Y325       LUT5 (Prop_lut5_I4_O)        0.043     4.878 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=4, routed)           0.368     5.246    udp_inst/ipreceive_inst/rx_state24_in
    SLICE_X171Y325       LUT6 (Prop_lut6_I3_O)        0.043     5.289 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.482    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.525 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     5.761    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601    10.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[2]/C
                         clock pessimism             -0.595     9.903    
                         clock uncertainty           -0.069     9.833    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     9.529    udp_inst/ipreceive_inst/state_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 rgmii_rx_0/Iddr_2/C
                            (rising edge-triggered cell IDDR_2CLK clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.676ns  (logic 0.607ns (16.514%)  route 3.069ns (83.486%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.498 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 2.085 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.966     2.085    rgmii_rx_0/clk_125M_180
    ILOGIC_X1Y347        IDDR_2CLK                                    r  rgmii_rx_0/Iddr_2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y347        IDDR_2CLK (Prop_iddr_2clk_C_Q2)
                                                      0.392     2.477 r  rgmii_rx_0/Iddr_2/Q2
                         net (fo=5, routed)           1.626     4.103    rgmii_rx_0/gmii_rxd[2]
    SLICE_X167Y321       LUT4 (Prop_lut4_I3_O)        0.086     4.189 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.646     4.835    rgmii_rx_0/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X171Y325       LUT5 (Prop_lut5_I4_O)        0.043     4.878 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=4, routed)           0.368     5.246    udp_inst/ipreceive_inst/rx_state24_in
    SLICE_X171Y325       LUT6 (Prop_lut6_I3_O)        0.043     5.289 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.482    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.525 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     5.761    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601    10.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[3]/C
                         clock pessimism             -0.595     9.903    
                         clock uncertainty           -0.069     9.833    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     9.529    udp_inst/ipreceive_inst/state_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 rgmii_rx_0/Iddr_2/C
                            (rising edge-triggered cell IDDR_2CLK clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.676ns  (logic 0.607ns (16.514%)  route 3.069ns (83.486%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.498 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 2.085 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.966     2.085    rgmii_rx_0/clk_125M_180
    ILOGIC_X1Y347        IDDR_2CLK                                    r  rgmii_rx_0/Iddr_2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y347        IDDR_2CLK (Prop_iddr_2clk_C_Q2)
                                                      0.392     2.477 r  rgmii_rx_0/Iddr_2/Q2
                         net (fo=5, routed)           1.626     4.103    rgmii_rx_0/gmii_rxd[2]
    SLICE_X167Y321       LUT4 (Prop_lut4_I3_O)        0.086     4.189 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.646     4.835    rgmii_rx_0/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X171Y325       LUT5 (Prop_lut5_I4_O)        0.043     4.878 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=4, routed)           0.368     5.246    udp_inst/ipreceive_inst/rx_state24_in
    SLICE_X171Y325       LUT6 (Prop_lut6_I3_O)        0.043     5.289 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.482    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.525 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     5.761    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601    10.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[4]/C
                         clock pessimism             -0.595     9.903    
                         clock uncertainty           -0.069     9.833    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     9.529    udp_inst/ipreceive_inst/state_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 rgmii_rx_0/Iddr_2/C
                            (rising edge-triggered cell IDDR_2CLK clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.647ns  (logic 0.564ns (15.466%)  route 3.083ns (84.534%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.498 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 2.085 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.966     2.085    rgmii_rx_0/clk_125M_180
    ILOGIC_X1Y347        IDDR_2CLK                                    r  rgmii_rx_0/Iddr_2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y347        IDDR_2CLK (Prop_iddr_2clk_C_Q2)
                                                      0.392     2.477 r  rgmii_rx_0/Iddr_2/Q2
                         net (fo=5, routed)           1.626     4.103    rgmii_rx_0/gmii_rxd[2]
    SLICE_X167Y321       LUT4 (Prop_lut4_I3_O)        0.086     4.189 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.646     4.835    rgmii_rx_0/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X171Y325       LUT5 (Prop_lut5_I4_O)        0.043     4.878 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=4, routed)           0.368     5.246    udp_inst/ipreceive_inst/rx_state24_in
    SLICE_X171Y325       LUT6 (Prop_lut6_I3_O)        0.043     5.289 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.443     5.731    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601    10.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[1]/C
                         clock pessimism             -0.595     9.903    
                         clock uncertainty           -0.069     9.833    
    SLICE_X171Y326       FDRE (Setup_fdre_C_CE)      -0.201     9.632    udp_inst/ipreceive_inst/state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 rgmii_rx_0/Iddr_2/C
                            (rising edge-triggered cell IDDR_2CLK clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@12.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.647ns  (logic 0.564ns (15.466%)  route 3.083ns (84.534%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 10.498 - 12.000 ) 
    Source Clock Delay      (SCD):    -1.915ns = ( 2.085 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.595ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.966     2.085    rgmii_rx_0/clk_125M_180
    ILOGIC_X1Y347        IDDR_2CLK                                    r  rgmii_rx_0/Iddr_2/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y347        IDDR_2CLK (Prop_iddr_2clk_C_Q2)
                                                      0.392     2.477 r  rgmii_rx_0/Iddr_2/Q2
                         net (fo=5, routed)           1.626     4.103    rgmii_rx_0/gmii_rxd[2]
    SLICE_X167Y321       LUT4 (Prop_lut4_I3_O)        0.086     4.189 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_5/O
                         net (fo=1, routed)           0.646     4.835    rgmii_rx_0/FSM_sequential_rx_state[1]_i_5_n_0
    SLICE_X171Y325       LUT5 (Prop_lut5_I4_O)        0.043     4.878 r  rgmii_rx_0/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=4, routed)           0.368     5.246    udp_inst/ipreceive_inst/rx_state24_in
    SLICE_X171Y325       LUT6 (Prop_lut6_I3_O)        0.043     5.289 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.443     5.731    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     12.000    12.000 r  
    G14                                               0.000    12.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    12.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505    12.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986    13.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680     6.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     8.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     8.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601    10.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[2]/C
                         clock pessimism             -0.595     9.903    
                         clock uncertainty           -0.069     9.833    
    SLICE_X171Y326       FDRE (Setup_fdre_C_CE)      -0.201     9.632    udp_inst/ipreceive_inst/state_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  3.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/myIP_layer_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/IP_layer_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.896%)  route 0.057ns (36.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 3.363 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 3.286 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.847     3.286    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X165Y324       FDRE                                         r  udp_inst/ipreceive_inst/myIP_layer_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y324       FDRE (Prop_fdre_C_Q)         0.100     3.386 r  udp_inst/ipreceive_inst/myIP_layer_reg[128]/Q
                         net (fo=1, routed)           0.057     3.442    udp_inst/ipreceive_inst/myIP_layer[128]
    SLICE_X164Y324       FDRE                                         r  udp_inst/ipreceive_inst/IP_layer_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.112     3.363    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X164Y324       FDRE                                         r  udp_inst/ipreceive_inst/IP_layer_reg[136]/C
                         clock pessimism             -0.066     3.297    
    SLICE_X164Y324       FDRE (Hold_fdre_C_D)         0.032     3.329    udp_inst/ipreceive_inst/IP_layer_reg[136]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/myUDP_layer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_data_length_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.088%)  route 0.117ns (53.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 3.364 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y324       FDRE (Prop_fdre_C_Q)         0.100     3.387 r  udp_inst/ipreceive_inst/myUDP_layer_reg[9]/Q
                         net (fo=2, routed)           0.117     3.504    udp_inst/ipreceive_inst/p_0_in[1]
    SLICE_X168Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113     3.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[1]/C
                         clock pessimism             -0.045     3.319    
    SLICE_X168Y325       FDRE (Hold_fdre_C_D)         0.043     3.362    udp_inst/ipreceive_inst/rx_data_length_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/mymac_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/mymac_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.301%)  route 0.111ns (52.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 3.366 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 3.286 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.847     3.286    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X164Y325       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y325       FDRE (Prop_fdre_C_Q)         0.100     3.386 r  udp_inst/ipreceive_inst/mymac_reg[75]/Q
                         net (fo=2, routed)           0.111     3.497    udp_inst/ipreceive_inst/mymac_reg_n_0_[75]
    SLICE_X165Y327       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.115     3.366    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X165Y327       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[83]/C
                         clock pessimism             -0.066     3.300    
    SLICE_X165Y327       FDRE (Hold_fdre_C_D)         0.047     3.347    udp_inst/ipreceive_inst/mymac_reg[83]
  -------------------------------------------------------------------
                         required time                         -3.347    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/mymac_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/mymac_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.015%)  route 0.113ns (52.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 3.363 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.712ns = ( 3.288 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.849     3.288    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X165Y327       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y327       FDRE (Prop_fdre_C_Q)         0.100     3.388 r  udp_inst/ipreceive_inst/mymac_reg[66]/Q
                         net (fo=2, routed)           0.113     3.500    udp_inst/ipreceive_inst/p_1_in__0[10]
    SLICE_X164Y325       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.112     3.363    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X164Y325       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[74]/C
                         clock pessimism             -0.066     3.297    
    SLICE_X164Y325       FDRE (Hold_fdre_C_D)         0.047     3.344    udp_inst/ipreceive_inst/mymac_reg[74]
  -------------------------------------------------------------------
                         required time                         -3.344    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/mymac_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/mymac_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.246%)  route 0.103ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 3.363 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.714ns = ( 3.286 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.847     3.286    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X164Y325       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y325       FDRE (Prop_fdre_C_Q)         0.100     3.386 r  udp_inst/ipreceive_inst/mymac_reg[70]/Q
                         net (fo=2, routed)           0.103     3.489    udp_inst/ipreceive_inst/p_1_in__0[14]
    SLICE_X165Y325       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.112     3.363    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X165Y325       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[78]/C
                         clock pessimism             -0.066     3.297    
    SLICE_X165Y325       FDRE (Hold_fdre_C_D)         0.032     3.329    udp_inst/ipreceive_inst/mymac_reg[78]
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/myUDP_layer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_data_length_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.171%)  route 0.115ns (55.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 3.364 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y324       FDRE (Prop_fdre_C_Q)         0.091     3.378 r  udp_inst/ipreceive_inst/myUDP_layer_reg[23]/Q
                         net (fo=1, routed)           0.115     3.493    udp_inst/ipreceive_inst/p_0_in[15]
    SLICE_X169Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113     3.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_data_length_reg[15]/C
                         clock pessimism             -0.045     3.319    
    SLICE_X169Y325       FDRE (Hold_fdre_C_D)         0.004     3.323    udp_inst/ipreceive_inst/rx_data_length_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/myUDP_layer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/myUDP_layer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.194ns  (logic 0.091ns (46.958%)  route 0.103ns (53.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 3.364 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y324       FDRE (Prop_fdre_C_Q)         0.091     3.378 r  udp_inst/ipreceive_inst/myUDP_layer_reg[5]/Q
                         net (fo=1, routed)           0.103     3.480    udp_inst/ipreceive_inst/myUDP_layer_reg_n_0_[5]
    SLICE_X171Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113     3.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[13]/C
                         clock pessimism             -0.066     3.298    
    SLICE_X171Y324       FDRE (Hold_fdre_C_D)         0.011     3.309    udp_inst/ipreceive_inst/myUDP_layer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           3.480    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/myUDP_layer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/myUDP_layer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.567%)  route 0.135ns (57.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 3.364 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y324       FDRE (Prop_fdre_C_Q)         0.100     3.387 r  udp_inst/ipreceive_inst/myUDP_layer_reg[2]/Q
                         net (fo=1, routed)           0.135     3.522    udp_inst/ipreceive_inst/myUDP_layer_reg_n_0_[2]
    SLICE_X171Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113     3.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y324       FDRE                                         r  udp_inst/ipreceive_inst/myUDP_layer_reg[10]/C
                         clock pessimism             -0.066     3.298    
    SLICE_X171Y324       FDRE (Hold_fdre_C_D)         0.047     3.345    udp_inst/ipreceive_inst/myUDP_layer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/mymac_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/mymac_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.384%)  route 0.097ns (51.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns = ( 3.366 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.712ns = ( 3.288 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.849     3.288    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X165Y327       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y327       FDRE (Prop_fdre_C_Q)         0.091     3.379 r  udp_inst/ipreceive_inst/mymac_reg[53]/Q
                         net (fo=2, routed)           0.097     3.476    udp_inst/ipreceive_inst/p_0_in_0[13]
    SLICE_X166Y327       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.115     3.366    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X166Y327       FDRE                                         r  udp_inst/ipreceive_inst/mymac_reg[61]/C
                         clock pessimism             -0.066     3.300    
    SLICE_X166Y327       FDRE (Hold_fdre_C_D)        -0.001     3.299    udp_inst/ipreceive_inst/mymac_reg[61]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/myIP_layer_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipreceive_inst/IP_layer_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.793%)  route 0.158ns (61.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 3.363 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y324       FDRE                                         r  udp_inst/ipreceive_inst/myIP_layer_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y324       FDRE (Prop_fdre_C_Q)         0.100     3.387 r  udp_inst/ipreceive_inst/myIP_layer_reg[130]/Q
                         net (fo=1, routed)           0.158     3.544    udp_inst/ipreceive_inst/myIP_layer[130]
    SLICE_X164Y324       FDRE                                         r  udp_inst/ipreceive_inst/IP_layer_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.112     3.363    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X164Y324       FDRE                                         r  udp_inst/ipreceive_inst/IP_layer_reg[138]/C
                         clock pessimism             -0.045     3.318    
    SLICE_X164Y324       FDRE (Hold_fdre_C_D)         0.047     3.365    udp_inst/ipreceive_inst/IP_layer_reg[138]
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_180_clk_wiz_tran_rxclk
Waveform(ns):       { 4.000 8.000 }
Period(ns):         8.000
Sources:            { u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X8Y66     ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y17   u_clk_wiz_tran_rxclk/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     IDDR_2CLK/C         n/a            1.070         8.000       6.930      ILOGIC_X1Y339    rgmii_rx_0/Iddr_3/C
Min Period        n/a     IDDR_2CLK/C         n/a            1.070         8.000       6.930      ILOGIC_X1Y337    rgmii_rx_0/Iddr_4/C
Min Period        n/a     IDDR_2CLK/C         n/a            1.070         8.000       6.930      ILOGIC_X1Y338    rgmii_rx_0/Iddr_0/C
Min Period        n/a     IDDR_2CLK/C         n/a            1.070         8.000       6.930      ILOGIC_X1Y348    rgmii_rx_0/Iddr_1/C
Min Period        n/a     IDDR_2CLK/C         n/a            1.070         8.000       6.930      ILOGIC_X1Y347    rgmii_rx_0/Iddr_2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[44]/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[45]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[32]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[33]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[34]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[35]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[36]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[37]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[38]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[39]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y324   udp_inst/ipreceive_inst/myIP_layer_reg[112]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y324   udp_inst/ipreceive_inst/myIP_layer_reg[113]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[32]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[33]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[34]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[35]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[36]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[37]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[38]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y325   udp_inst/ipreceive_inst/mymac_reg[39]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y324   udp_inst/ipreceive_inst/myIP_layer_reg[112]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X166Y324   udp_inst/ipreceive_inst/myIP_layer_reg[113]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_90_clk_wiz_tran_rxclk
  To Clock:  clk_125M_90_clk_wiz_tran_rxclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M_90_clk_wiz_tran_rxclk
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y18   u_clk_wiz_tran_rxclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X1Y343    rgmii_tx_0/ODDR_0/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X1Y344    rgmii_tx_0/ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X1Y345    rgmii_tx_0/ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X1Y346    rgmii_tx_0/ODDR_3/C
Min Period        n/a     FDRE/C              n/a            0.700         8.000       7.300      SLICE_X163Y341   gmii_txdv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X163Y341   gmii_txdv_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X163Y341   gmii_txdv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X163Y341   gmii_txdv_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X163Y341   gmii_txdv_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_tran_rxclk
  To Clock:  clkfbout_clk_wiz_tran_rxclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_tran_rxclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y20   u_clk_wiz_tran_rxclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y6  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_180_clk_wiz_tran_rxclk
  To Clock:  clk_125M_0_clk_wiz_tran_rxclk

Setup :           24  Failing Endpoints,  Worst Slack       -0.137ns,  Total Violation       -1.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.137ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/i_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.471ns  (logic 1.477ns (42.559%)  route 1.994ns (57.441%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 6.450 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.393     4.949    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X163Y330       LUT6 (Prop_lut6_I4_O)        0.128     5.077 r  udp_inst/ipsend_inst/i[1]_i_2/O
                         net (fo=1, routed)           0.101     5.177    udp_inst/ipsend_inst/i[1]_i_2_n_0
    SLICE_X163Y330       LUT6 (Prop_lut6_I0_O)        0.043     5.220 r  udp_inst/ipsend_inst/i[1]_i_1/O
                         net (fo=2, routed)           0.199     5.419    udp_inst/ipsend_inst/i[1]_i_1_n_0
    SLICE_X161Y330       FDRE                                         r  udp_inst/ipsend_inst/i_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.553     6.450    udp_inst/ipsend_inst/clk
    SLICE_X161Y330       FDRE                                         r  udp_inst/ipsend_inst/i_reg_rep[1]/C
                         clock pessimism             -0.970     5.480    
                         clock uncertainty           -0.189     5.290    
    SLICE_X161Y330       FDRE (Setup_fdre_C_D)       -0.008     5.282    udp_inst/ipsend_inst/i_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -5.419    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/i_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.409ns  (logic 1.477ns (43.324%)  route 1.932ns (56.676%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 6.450 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.343     4.899    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X163Y332       LUT5 (Prop_lut5_I4_O)        0.128     5.027 f  udp_inst/ipsend_inst/i[0]_i_2/O
                         net (fo=1, routed)           0.179     5.206    udp_inst/ipsend_inst/i[0]_i_2_n_0
    SLICE_X163Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.249 r  udp_inst/ipsend_inst/i[0]_i_1/O
                         net (fo=2, routed)           0.109     5.358    udp_inst/ipsend_inst/i[0]_i_1_n_0
    SLICE_X162Y331       FDRE                                         r  udp_inst/ipsend_inst/i_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.553     6.450    udp_inst/ipsend_inst/clk
    SLICE_X162Y331       FDRE                                         r  udp_inst/ipsend_inst/i_reg_rep[0]/C
                         clock pessimism             -0.970     5.480    
                         clock uncertainty           -0.189     5.290    
    SLICE_X162Y331       FDRE (Setup_fdre_C_D)       -0.031     5.259    udp_inst/ipsend_inst/i_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          5.259    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.122%)  route 1.796ns (54.878%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 6.502 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.193     5.222    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.605     6.502    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[0]/C
                         clock pessimism             -0.970     5.532    
                         clock uncertainty           -0.189     5.342    
    SLICE_X164Y331       FDRE (Setup_fdre_C_CE)      -0.201     5.141    udp_inst/ipsend_inst/ram_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.122%)  route 1.796ns (54.878%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 6.502 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.193     5.222    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.605     6.502    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[5]/C
                         clock pessimism             -0.970     5.532    
                         clock uncertainty           -0.189     5.342    
    SLICE_X164Y331       FDRE (Setup_fdre_C_CE)      -0.201     5.141    udp_inst/ipsend_inst/ram_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.122%)  route 1.796ns (54.878%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 6.502 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.193     5.222    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.605     6.502    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[6]/C
                         clock pessimism             -0.970     5.532    
                         clock uncertainty           -0.189     5.342    
    SLICE_X164Y331       FDRE (Setup_fdre_C_CE)      -0.201     5.141    udp_inst/ipsend_inst/ram_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.122%)  route 1.796ns (54.878%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 6.502 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.193     5.222    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.605     6.502    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/C
                         clock pessimism             -0.970     5.532    
                         clock uncertainty           -0.189     5.342    
    SLICE_X164Y331       FDRE (Setup_fdre_C_CE)      -0.201     5.141    udp_inst/ipsend_inst/ram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.273ns  (logic 1.477ns (45.122%)  route 1.796ns (54.878%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 6.502 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.193     5.222    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.605     6.502    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/C
                         clock pessimism             -0.970     5.532    
                         clock uncertainty           -0.189     5.342    
    SLICE_X164Y331       FDRE (Setup_fdre_C_CE)      -0.201     5.141    udp_inst/ipsend_inst/ram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.141    
                         arrival time                          -5.222    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.280ns  (logic 1.477ns (45.025%)  route 1.803ns (54.975%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 6.503 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.200     5.229    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.606     6.503    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/C
                         clock pessimism             -0.970     5.533    
                         clock uncertainty           -0.189     5.343    
    SLICE_X166Y332       FDRE (Setup_fdre_C_CE)      -0.178     5.165    udp_inst/ipsend_inst/ram_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.165    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.280ns  (logic 1.477ns (45.025%)  route 1.803ns (54.975%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 6.503 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.200     5.229    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.606     6.503    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/C
                         clock pessimism             -0.970     5.533    
                         clock uncertainty           -0.189     5.343    
    SLICE_X166Y332       FDRE (Setup_fdre_C_CE)      -0.178     5.165    udp_inst/ipsend_inst/ram_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.165    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 udp_inst/ipreceive_inst/data_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ram_rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        3.280ns  (logic 1.477ns (45.025%)  route 1.803ns (54.975%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 6.503 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.051ns = ( 1.949 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     4.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     5.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.851    -2.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.185     0.026    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.119 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.830     1.949    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y323       FDRE (Prop_fdre_C_Q)         0.223     2.172 f  udp_inst/ipreceive_inst/data_receive_reg/Q
                         net (fo=33, routed)          0.691     2.863    udp_inst/ipreceive_inst/data_receive
    SLICE_X166Y327       LUT2 (Prop_lut2_I0_O)        0.053     2.916 f  udp_inst/ipreceive_inst/ipsend_inst_i_42/O
                         net (fo=3, routed)           0.282     3.198    udp_inst/ipsend_inst/tx_data_length[6]
    SLICE_X167Y328       LUT1 (Prop_lut1_I0_O)        0.138     3.336 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_26/O
                         net (fo=1, routed)           0.000     3.336    udp_inst/ipsend_inst/tx_data_counter[0]_i_26_n_0
    SLICE_X167Y328       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.603 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.603    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_18_n_0
    SLICE_X167Y329       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.752 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.327     4.080    udp_inst/ipsend_inst/ram_rd_addr2[12]
    SLICE_X166Y330       LUT6 (Prop_lut6_I1_O)        0.120     4.200 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_9/O
                         net (fo=1, routed)           0.000     4.200    udp_inst/ipsend_inst/tx_data_counter[0]_i_9_n_0
    SLICE_X166Y330       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.446 r  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.446    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_5_n_0
    SLICE_X166Y331       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.556 f  udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3/CO[2]
                         net (fo=4, routed)           0.193     4.748    udp_inst/ipsend_inst/tx_data_counter_reg[0]_i_3_n_1
    SLICE_X167Y331       LUT4 (Prop_lut4_I3_O)        0.128     4.876 r  udp_inst/ipsend_inst/tx_data_counter[0]_i_1/O
                         net (fo=17, routed)          0.110     4.986    udp_inst/ipsend_inst/tx_data_counter[0]_i_1_n_0
    SLICE_X167Y331       LUT6 (Prop_lut6_I0_O)        0.043     5.029 r  udp_inst/ipsend_inst/ram_rd_addr[8]_i_2/O
                         net (fo=9, routed)           0.200     5.229    udp_inst/ipsend_inst/ram_rd_addr[8]_i_2_n_0
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     8.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     9.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.680     2.811 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003     4.814    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.897 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.606     6.503    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[3]/C
                         clock pessimism             -0.970     5.533    
                         clock uncertainty           -0.189     5.343    
    SLICE_X166Y332       FDRE (Setup_fdre_C_CE)      -0.178     5.165    udp_inst/ipsend_inst/ram_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.165    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                 -0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.718ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.871%)  route 0.193ns (60.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y326       FDRE (Prop_fdre_C_Q)         0.100     3.387 r  udp_inst/ipreceive_inst/rx_total_length_reg[6]/Q
                         net (fo=1, routed)           0.193     3.580    udp_inst/ipreceive_inst/rx_total_length[6]
    SLICE_X168Y330       LUT2 (Prop_lut2_I1_O)        0.028     3.608 r  udp_inst/ipreceive_inst/ipsend_inst_i_58/O
                         net (fo=1, routed)           0.000     3.608    udp_inst/ipsend_inst/tx_total_length[6]
    SLICE_X168Y330       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.119    -0.630    udp_inst/ipsend_inst/clk
    SLICE_X168Y330       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][6]/C
                         clock pessimism              0.270    -0.360    
                         clock uncertainty            0.189    -0.171    
    SLICE_X168Y330       FDRE (Hold_fdre_C_D)         0.061    -0.110    udp_inst/ipsend_inst/ip_header_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.727ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.780%)  route 0.202ns (61.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.712ns = ( 3.288 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.849     3.288    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.100     3.388 r  udp_inst/ipreceive_inst/rx_total_length_reg[8]/Q
                         net (fo=1, routed)           0.202     3.590    udp_inst/ipreceive_inst/rx_total_length[8]
    SLICE_X168Y331       LUT2 (Prop_lut2_I1_O)        0.028     3.618 r  udp_inst/ipreceive_inst/ipsend_inst_i_56/O
                         net (fo=1, routed)           0.000     3.618    udp_inst/ipsend_inst/tx_total_length[8]
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.120    -0.629    udp_inst/ipsend_inst/clk
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][8]/C
                         clock pessimism              0.270    -0.359    
                         clock uncertainty            0.189    -0.170    
    SLICE_X168Y331       FDRE (Hold_fdre_C_D)         0.061    -0.109    udp_inst/ipsend_inst/ip_header_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.764ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.368ns  (logic 0.173ns (46.948%)  route 0.195ns (53.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y325       FDRE (Prop_fdre_C_Q)         0.107     3.394 r  udp_inst/ipreceive_inst/rx_total_length_reg[2]/Q
                         net (fo=1, routed)           0.195     3.589    udp_inst/ipreceive_inst/rx_total_length[2]
    SLICE_X168Y331       LUT2 (Prop_lut2_I0_O)        0.066     3.655 r  udp_inst/ipreceive_inst/ipsend_inst_i_62/O
                         net (fo=1, routed)           0.000     3.655    udp_inst/ipsend_inst/tx_total_length[2]
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.120    -0.629    udp_inst/ipsend_inst/clk
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][2]/C
                         clock pessimism              0.270    -0.359    
                         clock uncertainty            0.189    -0.170    
    SLICE_X168Y331       FDRE (Hold_fdre_C_D)         0.061    -0.109    udp_inst/ipsend_inst/ip_header_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.786ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.404ns  (logic 0.158ns (39.140%)  route 0.246ns (60.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.712ns = ( 3.288 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.849     3.288    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.091     3.379 r  udp_inst/ipreceive_inst/rx_total_length_reg[9]/Q
                         net (fo=1, routed)           0.246     3.624    udp_inst/ipreceive_inst/rx_total_length[9]
    SLICE_X168Y331       LUT2 (Prop_lut2_I1_O)        0.067     3.691 r  udp_inst/ipreceive_inst/ipsend_inst_i_55/O
                         net (fo=1, routed)           0.000     3.691    udp_inst/ipsend_inst/tx_total_length[9]
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.120    -0.629    udp_inst/ipsend_inst/clk
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][9]/C
                         clock pessimism              0.270    -0.359    
                         clock uncertainty            0.189    -0.170    
    SLICE_X168Y331       FDRE (Hold_fdre_C_D)         0.075    -0.095    udp_inst/ipsend_inst/ip_header_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.793ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.411ns  (logic 0.133ns (32.364%)  route 0.278ns (67.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y326       FDRE (Prop_fdre_C_Q)         0.100     3.387 r  udp_inst/ipreceive_inst/rx_total_length_reg[11]/Q
                         net (fo=1, routed)           0.278     3.665    udp_inst/ipreceive_inst/rx_total_length[11]
    SLICE_X168Y331       LUT2 (Prop_lut2_I1_O)        0.033     3.698 r  udp_inst/ipreceive_inst/ipsend_inst_i_53/O
                         net (fo=1, routed)           0.000     3.698    udp_inst/ipsend_inst/tx_total_length[11]
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.120    -0.629    udp_inst/ipsend_inst/clk
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][11]/C
                         clock pessimism              0.270    -0.359    
                         clock uncertainty            0.189    -0.170    
    SLICE_X168Y331       FDRE (Hold_fdre_C_D)         0.075    -0.095    udp_inst/ipsend_inst/ip_header_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.793ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.410ns  (logic 0.172ns (41.912%)  route 0.238ns (58.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y325       FDRE (Prop_fdre_C_Q)         0.107     3.394 r  udp_inst/ipreceive_inst/rx_total_length_reg[7]/Q
                         net (fo=1, routed)           0.238     3.632    udp_inst/ipreceive_inst/rx_total_length[7]
    SLICE_X168Y330       LUT2 (Prop_lut2_I1_O)        0.065     3.697 r  udp_inst/ipreceive_inst/ipsend_inst_i_57/O
                         net (fo=1, routed)           0.000     3.697    udp_inst/ipsend_inst/tx_total_length[7]
    SLICE_X168Y330       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.119    -0.630    udp_inst/ipsend_inst/clk
    SLICE_X168Y330       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][7]/C
                         clock pessimism              0.270    -0.360    
                         clock uncertainty            0.189    -0.171    
    SLICE_X168Y330       FDRE (Hold_fdre_C_D)         0.075    -0.096    udp_inst/ipsend_inst/ip_header_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  3.793    

Slack (MET) :             3.800ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.865%)  route 0.274ns (68.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.712ns = ( 3.288 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.849     3.288    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y326       FDRE (Prop_fdre_C_Q)         0.100     3.388 r  udp_inst/ipreceive_inst/rx_total_length_reg[0]/Q
                         net (fo=1, routed)           0.274     3.661    udp_inst/ipreceive_inst/rx_total_length[0]
    SLICE_X168Y329       LUT2 (Prop_lut2_I1_O)        0.028     3.689 r  udp_inst/ipreceive_inst/ipsend_inst_i_64/O
                         net (fo=1, routed)           0.000     3.689    udp_inst/ipsend_inst/tx_total_length[0]
    SLICE_X168Y329       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.118    -0.631    udp_inst/ipsend_inst/clk
    SLICE_X168Y329       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][0]/C
                         clock pessimism              0.270    -0.361    
                         clock uncertainty            0.189    -0.172    
    SLICE_X168Y329       FDRE (Hold_fdre_C_D)         0.061    -0.111    udp_inst/ipsend_inst/ip_header_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.803ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.421ns  (logic 0.162ns (38.513%)  route 0.259ns (61.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y326       FDRE (Prop_fdre_C_Q)         0.091     3.378 r  udp_inst/ipreceive_inst/rx_total_length_reg[13]/Q
                         net (fo=1, routed)           0.259     3.636    udp_inst/ipreceive_inst/rx_total_length[13]
    SLICE_X168Y330       LUT2 (Prop_lut2_I1_O)        0.071     3.707 r  udp_inst/ipreceive_inst/ipsend_inst_i_51/O
                         net (fo=1, routed)           0.000     3.707    udp_inst/ipsend_inst/tx_total_length[13]
    SLICE_X168Y330       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.119    -0.630    udp_inst/ipsend_inst/clk
    SLICE_X168Y330       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][13]/C
                         clock pessimism              0.270    -0.360    
                         clock uncertainty            0.189    -0.171    
    SLICE_X168Y330       FDRE (Hold_fdre_C_D)         0.075    -0.096    udp_inst/ipsend_inst/ip_header_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           3.707    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.811ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.427ns  (logic 0.157ns (36.739%)  route 0.270ns (63.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y326       FDRE (Prop_fdre_C_Q)         0.091     3.378 r  udp_inst/ipreceive_inst/rx_total_length_reg[1]/Q
                         net (fo=1, routed)           0.270     3.648    udp_inst/ipreceive_inst/rx_total_length[1]
    SLICE_X168Y329       LUT2 (Prop_lut2_I0_O)        0.066     3.714 r  udp_inst/ipreceive_inst/ipsend_inst_i_63/O
                         net (fo=1, routed)           0.000     3.714    udp_inst/ipsend_inst/tx_total_length[1]
    SLICE_X168Y329       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.118    -0.631    udp_inst/ipsend_inst/clk
    SLICE_X168Y329       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][1]/C
                         clock pessimism              0.270    -0.361    
                         clock uncertainty            0.189    -0.172    
    SLICE_X168Y329       FDRE (Hold_fdre_C_D)         0.075    -0.097    udp_inst/ipsend_inst/ip_header_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.816ns  (arrival time - required time)
  Source:                 udp_inst/ipreceive_inst/rx_total_length_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Destination:            udp_inst/ipsend_inst/ip_header_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M_0_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns - clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.525%)  route 0.291ns (69.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.629ns
    Source Clock Delay      (SCD):    -0.713ns = ( 3.287 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     4.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     4.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.374     1.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.166     2.413    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.439 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         0.848     3.287    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y326       FDRE (Prop_fdre_C_Q)         0.100     3.387 r  udp_inst/ipreceive_inst/rx_total_length_reg[10]/Q
                         net (fo=1, routed)           0.291     3.678    udp_inst/ipreceive_inst/rx_total_length[10]
    SLICE_X168Y331       LUT2 (Prop_lut2_I1_O)        0.028     3.706 r  udp_inst/ipreceive_inst/ipsend_inst_i_54/O
                         net (fo=1, routed)           0.000     3.706    udp_inst/ipsend_inst/tx_total_length[10]
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.860    -3.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244    -1.779    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.749 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.120    -0.629    udp_inst/ipsend_inst/clk
    SLICE_X168Y331       FDRE                                         r  udp_inst/ipsend_inst/ip_header_reg[0][10]/C
                         clock pessimism              0.270    -0.359    
                         clock uncertainty            0.189    -0.170    
    SLICE_X168Y331       FDRE (Hold_fdre_C_D)         0.060    -0.110    udp_inst/ipsend_inst/ip_header_reg[0][10]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  3.816    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_i
  To Clock:  clk_125M_180_clk_wiz_tran_rxclk

Setup :          197  Failing Endpoints,  Worst Slack       -4.199ns,  Total Violation     -731.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/data_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.309ns (23.585%)  route 1.001ns (76.415%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 2.496 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.434     5.571    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X165Y323       LUT6 (Prop_lut6_I3_O)        0.043     5.614 r  udp_inst/ipreceive_inst/data_counter[15]_i_2/O
                         net (fo=17, routed)          0.162     5.776    udp_inst/ipreceive_inst/data_counter[15]_i_2_n_0
    SLICE_X165Y323       LUT4 (Prop_lut4_I0_O)        0.043     5.819 r  udp_inst/ipreceive_inst/data_counter[15]_i_1/O
                         net (fo=15, routed)          0.405     6.224    udp_inst/ipreceive_inst/data_counter[15]_i_1_n_0
    SLICE_X167Y325       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.599     2.496    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y325       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[13]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty           -0.166     2.329    
    SLICE_X167Y325       FDRE (Setup_fdre_C_R)       -0.304     2.025    udp_inst/ipreceive_inst/data_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/data_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.309ns (23.585%)  route 1.001ns (76.415%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 2.496 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.434     5.571    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X165Y323       LUT6 (Prop_lut6_I3_O)        0.043     5.614 r  udp_inst/ipreceive_inst/data_counter[15]_i_2/O
                         net (fo=17, routed)          0.162     5.776    udp_inst/ipreceive_inst/data_counter[15]_i_2_n_0
    SLICE_X165Y323       LUT4 (Prop_lut4_I0_O)        0.043     5.819 r  udp_inst/ipreceive_inst/data_counter[15]_i_1/O
                         net (fo=15, routed)          0.405     6.224    udp_inst/ipreceive_inst/data_counter[15]_i_1_n_0
    SLICE_X167Y325       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.599     2.496    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y325       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[14]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty           -0.166     2.329    
    SLICE_X167Y325       FDRE (Setup_fdre_C_R)       -0.304     2.025    udp_inst/ipreceive_inst/data_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.199ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/data_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.309ns (23.585%)  route 1.001ns (76.415%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 2.496 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.434     5.571    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X165Y323       LUT6 (Prop_lut6_I3_O)        0.043     5.614 r  udp_inst/ipreceive_inst/data_counter[15]_i_2/O
                         net (fo=17, routed)          0.162     5.776    udp_inst/ipreceive_inst/data_counter[15]_i_2_n_0
    SLICE_X165Y323       LUT4 (Prop_lut4_I0_O)        0.043     5.819 r  udp_inst/ipreceive_inst/data_counter[15]_i_1/O
                         net (fo=15, routed)          0.405     6.224    udp_inst/ipreceive_inst/data_counter[15]_i_1_n_0
    SLICE_X167Y325       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.599     2.496    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y325       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[15]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty           -0.166     2.329    
    SLICE_X167Y325       FDRE (Setup_fdre_C_R)       -0.304     2.025    udp_inst/ipreceive_inst/data_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                 -4.199    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.352ns (26.983%)  route 0.953ns (73.017%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.264     5.401    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X169Y326       LUT6 (Prop_lut6_I5_O)        0.043     5.444 r  udp_inst/ipreceive_inst/state_counter[4]_i_7/O
                         net (fo=1, routed)           0.259     5.704    udp_inst/ipreceive_inst/state_counter[4]_i_7_n_0
    SLICE_X171Y325       LUT6 (Prop_lut6_I0_O)        0.043     5.747 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.940    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.983 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     6.218    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601     2.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[1]/C
                         clock pessimism              0.000     2.498    
                         clock uncertainty           -0.166     2.331    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     2.027    udp_inst/ipreceive_inst/state_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.352ns (26.983%)  route 0.953ns (73.017%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.264     5.401    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X169Y326       LUT6 (Prop_lut6_I5_O)        0.043     5.444 r  udp_inst/ipreceive_inst/state_counter[4]_i_7/O
                         net (fo=1, routed)           0.259     5.704    udp_inst/ipreceive_inst/state_counter[4]_i_7_n_0
    SLICE_X171Y325       LUT6 (Prop_lut6_I0_O)        0.043     5.747 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.940    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.983 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     6.218    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601     2.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[2]/C
                         clock pessimism              0.000     2.498    
                         clock uncertainty           -0.166     2.331    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     2.027    udp_inst/ipreceive_inst/state_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.352ns (26.983%)  route 0.953ns (73.017%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.264     5.401    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X169Y326       LUT6 (Prop_lut6_I5_O)        0.043     5.444 r  udp_inst/ipreceive_inst/state_counter[4]_i_7/O
                         net (fo=1, routed)           0.259     5.704    udp_inst/ipreceive_inst/state_counter[4]_i_7_n_0
    SLICE_X171Y325       LUT6 (Prop_lut6_I0_O)        0.043     5.747 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.940    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.983 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     6.218    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601     2.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[3]/C
                         clock pessimism              0.000     2.498    
                         clock uncertainty           -0.166     2.331    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     2.027    udp_inst/ipreceive_inst/state_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/state_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.352ns (26.983%)  route 0.953ns (73.017%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -6.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.264     5.401    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X169Y326       LUT6 (Prop_lut6_I5_O)        0.043     5.444 r  udp_inst/ipreceive_inst/state_counter[4]_i_7/O
                         net (fo=1, routed)           0.259     5.704    udp_inst/ipreceive_inst/state_counter[4]_i_7_n_0
    SLICE_X171Y325       LUT6 (Prop_lut6_I0_O)        0.043     5.747 r  udp_inst/ipreceive_inst/state_counter[4]_i_2/O
                         net (fo=6, routed)           0.194     5.940    udp_inst/ipreceive_inst/state_counter[4]_i_2_n_0
    SLICE_X171Y326       LUT6 (Prop_lut6_I0_O)        0.043     5.983 r  udp_inst/ipreceive_inst/state_counter[4]_i_1/O
                         net (fo=4, routed)           0.235     6.218    udp_inst/ipreceive_inst/state_counter[4]_i_1_n_0
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.601     2.498    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X171Y326       FDRE                                         r  udp_inst/ipreceive_inst/state_counter_reg[4]/C
                         clock pessimism              0.000     2.498    
                         clock uncertainty           -0.166     2.331    
    SLICE_X171Y326       FDRE (Setup_fdre_C_R)       -0.304     2.027    udp_inst/ipreceive_inst/state_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/data_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.309ns (25.453%)  route 0.905ns (74.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 2.496 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.434     5.571    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X165Y323       LUT6 (Prop_lut6_I3_O)        0.043     5.614 r  udp_inst/ipreceive_inst/data_counter[15]_i_2/O
                         net (fo=17, routed)          0.162     5.776    udp_inst/ipreceive_inst/data_counter[15]_i_2_n_0
    SLICE_X165Y323       LUT4 (Prop_lut4_I0_O)        0.043     5.819 r  udp_inst/ipreceive_inst/data_counter[15]_i_1/O
                         net (fo=15, routed)          0.308     6.128    udp_inst/ipreceive_inst/data_counter[15]_i_1_n_0
    SLICE_X167Y324       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.599     2.496    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y324       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[10]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty           -0.166     2.329    
    SLICE_X167Y324       FDRE (Setup_fdre_C_R)       -0.304     2.025    udp_inst/ipreceive_inst/data_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 -4.102    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/data_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.309ns (25.453%)  route 0.905ns (74.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 2.496 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.434     5.571    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X165Y323       LUT6 (Prop_lut6_I3_O)        0.043     5.614 r  udp_inst/ipreceive_inst/data_counter[15]_i_2/O
                         net (fo=17, routed)          0.162     5.776    udp_inst/ipreceive_inst/data_counter[15]_i_2_n_0
    SLICE_X165Y323       LUT4 (Prop_lut4_I0_O)        0.043     5.819 r  udp_inst/ipreceive_inst/data_counter[15]_i_1/O
                         net (fo=15, routed)          0.308     6.128    udp_inst/ipreceive_inst/data_counter[15]_i_1_n_0
    SLICE_X167Y324       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.599     2.496    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y324       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[11]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty           -0.166     2.329    
    SLICE_X167Y324       FDRE (Setup_fdre_C_R)       -0.304     2.025    udp_inst/ipreceive_inst/data_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 -4.102    

Slack (VIOLATED) :        -4.102ns  (required time - arrival time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/data_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - CLK_50MHZ_i rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.309ns (25.453%)  route 0.905ns (74.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -6.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 2.496 - 4.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                      0.000     0.000 r  
    J14                                               0.000     0.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.638     0.638 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           2.354     2.992    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093     3.085 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.829     4.914    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.223     5.137 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.434     5.571    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X165Y323       LUT6 (Prop_lut6_I3_O)        0.043     5.614 r  udp_inst/ipreceive_inst/data_counter[15]_i_2/O
                         net (fo=17, routed)          0.162     5.776    udp_inst/ipreceive_inst/data_counter[15]_i_2_n_0
    SLICE_X165Y323       LUT4 (Prop_lut4_I0_O)        0.043     5.819 r  udp_inst/ipreceive_inst/data_counter[15]_i_1/O
                         net (fo=15, routed)          0.308     6.128    udp_inst/ipreceive_inst/data_counter[15]_i_1_n_0
    SLICE_X167Y324       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.599     2.496    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y324       FDRE                                         r  udp_inst/ipreceive_inst/data_counter_reg[12]/C
                         clock pessimism              0.000     2.496    
                         clock uncertainty           -0.166     2.329    
    SLICE_X167Y324       FDRE (Setup_fdre_C_R)       -0.304     2.025    udp_inst/ipreceive_inst/data_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 -4.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.101ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/data_receive_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.109%)  route 0.237ns (64.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 19.365 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.237    22.664    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X169Y323       LUT6 (Prop_lut6_I5_O)        0.028    22.692 r  udp_inst/ipreceive_inst/data_receive_i_1/O
                         net (fo=1, routed)           0.000    22.692    udp_inst/ipreceive_inst/data_receive_i_1_n_0
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.114    19.365    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X169Y323       FDRE                                         r  udp_inst/ipreceive_inst/data_receive_reg/C
                         clock pessimism              0.000    19.365    
                         clock uncertainty            0.166    19.531    
    SLICE_X169Y323       FDRE (Hold_fdre_C_D)         0.060    19.591    udp_inst/ipreceive_inst/data_receive_reg
  -------------------------------------------------------------------
                         required time                        -19.591    
                         arrival time                          22.692    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.133ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 19.365 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.065    22.675    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.114    19.365    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[0]/C
                         clock pessimism              0.000    19.365    
                         clock uncertainty            0.166    19.531    
    SLICE_X168Y326       FDRE (Hold_fdre_C_CE)        0.010    19.541    udp_inst/ipreceive_inst/rx_total_length_reg[0]
  -------------------------------------------------------------------
                         required time                        -19.541    
                         arrival time                          22.675    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 19.365 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.065    22.675    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.114    19.365    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[3]/C
                         clock pessimism              0.000    19.365    
                         clock uncertainty            0.166    19.531    
    SLICE_X168Y326       FDRE (Hold_fdre_C_CE)        0.010    19.541    udp_inst/ipreceive_inst/rx_total_length_reg[3]
  -------------------------------------------------------------------
                         required time                        -19.541    
                         arrival time                          22.675    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 19.365 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.065    22.675    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.114    19.365    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[4]/C
                         clock pessimism              0.000    19.365    
                         clock uncertainty            0.166    19.531    
    SLICE_X168Y326       FDRE (Hold_fdre_C_CE)        0.010    19.541    udp_inst/ipreceive_inst/rx_total_length_reg[4]
  -------------------------------------------------------------------
                         required time                        -19.541    
                         arrival time                          22.675    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 19.365 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.065    22.675    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.114    19.365    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[8]/C
                         clock pessimism              0.000    19.365    
                         clock uncertainty            0.166    19.531    
    SLICE_X168Y326       FDRE (Hold_fdre_C_CE)        0.010    19.541    udp_inst/ipreceive_inst/rx_total_length_reg[8]
  -------------------------------------------------------------------
                         required time                        -19.541    
                         arrival time                          22.675    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.872%)  route 0.219ns (63.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns = ( 19.365 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.065    22.675    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.114    19.365    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X168Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[9]/C
                         clock pessimism              0.000    19.365    
                         clock uncertainty            0.166    19.531    
    SLICE_X168Y326       FDRE (Hold_fdre_C_CE)        0.010    19.541    udp_inst/ipreceive_inst/rx_total_length_reg[9]
  -------------------------------------------------------------------
                         required time                        -19.541    
                         arrival time                          22.675    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.157ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.801%)  route 0.262ns (67.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 19.364 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.109    22.718    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113    19.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[2]/C
                         clock pessimism              0.000    19.364    
                         clock uncertainty            0.166    19.530    
    SLICE_X170Y325       FDRE (Hold_fdre_C_CE)        0.030    19.560    udp_inst/ipreceive_inst/rx_total_length_reg[2]
  -------------------------------------------------------------------
                         required time                        -19.560    
                         arrival time                          22.718    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.801%)  route 0.262ns (67.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 19.364 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.109    22.718    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113    19.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[5]/C
                         clock pessimism              0.000    19.364    
                         clock uncertainty            0.166    19.530    
    SLICE_X170Y325       FDRE (Hold_fdre_C_CE)        0.030    19.560    udp_inst/ipreceive_inst/rx_total_length_reg[5]
  -------------------------------------------------------------------
                         required time                        -19.560    
                         arrival time                          22.718    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.157ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.801%)  route 0.262ns (67.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 19.364 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.109    22.718    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113    19.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X170Y325       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[7]/C
                         clock pessimism              0.000    19.364    
                         clock uncertainty            0.166    19.530    
    SLICE_X170Y325       FDRE (Hold_fdre_C_CE)        0.030    19.560    udp_inst/ipreceive_inst/rx_total_length_reg[7]
  -------------------------------------------------------------------
                         required time                        -19.560    
                         arrival time                          22.718    
  -------------------------------------------------------------------
                         slack                                  3.157    

Slack (MET) :             3.182ns  (arrival time - required time)
  Source:                 rgmii_rst_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udp_inst/ipreceive_inst/rx_total_length_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@20.000ns - CLK_50MHZ_i rise@20.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.430%)  route 0.267ns (67.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 19.364 - 20.000 ) 
    Source Clock Delay      (SCD):    2.327ns = ( 22.327 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_i rise edge)
                                                     20.000    20.000 r  
    J14                                               0.000    20.000 r  CLK_50MHZ_i (IN)
                         net (fo=0)                   0.000    20.000    CLK_50MHZ_i
    J14                  IBUF (Prop_ibuf_I_O)         0.144    20.144 r  CLK_50MHZ_i_IBUF_inst/O
                         net (fo=1, routed)           1.309    21.453    CLK_50MHZ_i_IBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    21.479 r  CLK_50MHZ_i_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.848    22.327    CLK_50MHZ_i_IBUF_BUFG
    SLICE_X165Y326       FDRE                                         r  rgmii_rst_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y326       FDRE (Prop_fdre_C_Q)         0.100    22.427 r  rgmii_rst_cnt_reg[23]/Q
                         net (fo=12, routed)          0.154    22.581    udp_inst/ipreceive_inst/rgmii_rst_n_o_OBUF
    SLICE_X168Y326       LUT5 (Prop_lut5_I0_O)        0.028    22.609 r  udp_inst/ipreceive_inst/rx_total_length[15]_i_1/O
                         net (fo=16, routed)          0.113    22.722    udp_inst/ipreceive_inst/rx_total_length[15]_i_1_n_0
    SLICE_X167Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                     20.000    20.000 r  
    G14                                               0.000    20.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284    20.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553    20.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860    16.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244    18.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    18.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.113    19.364    udp_inst/ipreceive_inst/clk_125M_180
    SLICE_X167Y326       FDRE                                         r  udp_inst/ipreceive_inst/rx_total_length_reg[10]/C
                         clock pessimism              0.000    19.364    
                         clock uncertainty            0.166    19.530    
    SLICE_X167Y326       FDRE (Hold_fdre_C_CE)        0.010    19.540    udp_inst/ipreceive_inst/rx_total_length_reg[10]
  -------------------------------------------------------------------
                         required time                        -19.540    
                         arrival time                          22.722    
  -------------------------------------------------------------------
                         slack                                  3.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_0_clk_wiz_tran_rxclk
  To Clock:  clk_125M_180_clk_wiz_tran_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        2.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.236ns (30.008%)  route 0.550ns (69.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.044ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.837    -2.044    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.236    -1.808 r  udp_inst/ipsend_inst/ram_rd_addr_reg[4]/Q
                         net (fo=4, routed)           0.550    -1.258    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.497     0.823    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.223ns (27.779%)  route 0.580ns (72.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.836    -2.045    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.223    -1.822 r  udp_inst/ipsend_inst/ram_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.580    -1.242    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416     0.904    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.236ns (34.809%)  route 0.442ns (65.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.044ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.837    -2.044    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.236    -1.808 r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/Q
                         net (fo=6, routed)           0.442    -1.366    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.501     0.819    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.223ns (30.060%)  route 0.519ns (69.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.836    -2.045    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.223    -1.822 r  udp_inst/ipsend_inst/ram_rd_addr_reg[5]/Q
                         net (fo=3, routed)           0.519    -1.303    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416     0.904    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.259ns (36.507%)  route 0.450ns (63.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.044ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.837    -2.044    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.259    -1.785 r  udp_inst/ipsend_inst/ram_rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.450    -1.335    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     0.904    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.204ns (32.603%)  route 0.422ns (67.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.836    -2.045    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.204    -1.841 r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/Q
                         net (fo=2, routed)           0.422    -1.419    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.498     0.822    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.223ns (33.377%)  route 0.445ns (66.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.836    -2.045    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.223    -1.822 r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.445    -1.377    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     0.904    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.259ns (41.435%)  route 0.366ns (58.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.044ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.837    -2.044    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.259    -1.785 r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.366    -1.419    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.416     0.904    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.032%)  route 0.363ns (61.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 2.479 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.836    -2.045    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.223    -1.822 r  udp_inst/ipsend_inst/ram_rd_addr_reg[6]/Q
                         net (fo=4, routed)           0.363    -1.459    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     4.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     5.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.680    -1.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.003     0.814    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.897 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.583     2.479    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.970     1.509    
                         clock uncertainty           -0.189     1.320    
    RAMB36_X8Y66         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.416     0.904    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  2.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.607ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.326ns  (logic 0.100ns (30.642%)  route 0.226ns (69.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 7.292 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.853     7.292    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.100     7.392 r  udp_inst/ipsend_inst/ram_rd_addr_reg[6]/Q
                         net (fo=4, routed)           0.226     7.618    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     4.011    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           7.618    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.627ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.196%)  route 0.227ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 7.293 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854     7.293    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.118     7.411 r  udp_inst/ipsend_inst/ram_rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.227     7.638    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     4.011    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           7.638    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.641ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.360ns  (logic 0.100ns (27.768%)  route 0.260ns (72.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 7.292 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.853     7.292    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.100     7.392 r  udp_inst/ipsend_inst/ram_rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.260     7.652    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     4.011    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           7.652    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.655ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.338ns  (logic 0.091ns (26.947%)  route 0.247ns (73.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 7.292 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.853     7.292    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.091     7.383 r  udp_inst/ipsend_inst/ram_rd_addr_reg[8]/Q
                         net (fo=2, routed)           0.247     7.629    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.147     3.975    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.975    
                         arrival time                           7.629    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.667ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.384ns  (logic 0.118ns (30.692%)  route 0.266ns (69.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 7.293 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854     7.293    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.118     7.411 r  udp_inst/ipsend_inst/ram_rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.266     7.677    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     4.011    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           7.677    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.675ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.391%)  route 0.294ns (74.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 7.292 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.853     7.292    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.100     7.392 r  udp_inst/ipsend_inst/ram_rd_addr_reg[5]/Q
                         net (fo=3, routed)           0.294     7.685    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     4.011    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           7.685    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.693ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.367ns  (logic 0.107ns (29.156%)  route 0.260ns (70.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 7.293 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854     7.293    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.107     7.400 r  udp_inst/ipsend_inst/ram_rd_addr_reg[2]/Q
                         net (fo=6, routed)           0.260     7.660    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.139     3.967    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.967    
                         arrival time                           7.660    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.719ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.438ns  (logic 0.100ns (22.844%)  route 0.338ns (77.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.708ns = ( 7.292 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.853     7.292    udp_inst/ipsend_inst/clk
    SLICE_X164Y331       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y331       FDRE (Prop_fdre_C_Q)         0.100     7.392 r  udp_inst/ipsend_inst/ram_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.338     7.729    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     4.011    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.011    
                         arrival time                           7.729    
  -------------------------------------------------------------------
                         slack                                  3.719    

Slack (MET) :             3.734ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/ram_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125M_180_clk_wiz_tran_rxclk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             clk_125M_180_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.000ns  (clk_125M_180_clk_wiz_tran_rxclk rise@4.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.415ns  (logic 0.107ns (25.755%)  route 0.308ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 3.368 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 7.293 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854     7.293    udp_inst/ipsend_inst/clk
    SLICE_X166Y332       FDRE                                         r  udp_inst/ipsend_inst/ram_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y332       FDRE (Prop_fdre_C_Q)         0.107     7.400 r  udp_inst/ipsend_inst/ram_rd_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     7.708    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_180_clk_wiz_tran_rxclk rise edge)
                                                      4.000     4.000 r  
    G14                                               0.000     4.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     4.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     4.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     4.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.860     0.977 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.244     2.221    u_clk_wiz_tran_rxclk/inst/clk_125M_180_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.251 r  u_clk_wiz_tran_rxclk/inst/clkout3_buf/O
                         net (fo=184, routed)         1.118     3.368    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X8Y66         RAMB36E1                                     r  ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.270     3.638    
                         clock uncertainty            0.189     3.828    
    RAMB36_X8Y66         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.147     3.975    ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.975    
                         arrival time                           7.708    
  -------------------------------------------------------------------
                         slack                                  3.734    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125M_0_clk_wiz_tran_rxclk
  To Clock:  clk_125M_90_clk_wiz_tran_rxclk

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_1/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.223ns (24.744%)  route 0.678ns (75.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 0.575 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.044ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.837    -2.044    udp_inst/ipsend_inst/clk
    SLICE_X167Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y332       FDRE (Prop_fdre_C_Q)         0.223    -1.821 r  udp_inst/ipsend_inst/dataout_reg[5]/Q
                         net (fo=12, routed)          0.678    -1.143    rgmii_tx_0/gmii_txd[5]
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.678     0.575    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/C
                         clock pessimism             -0.970    -0.395    
                         clock uncertainty           -0.189    -0.585    
    OLOGIC_X1Y344        ODDR (Setup_oddr_C_D2)      -0.473    -1.058    rgmii_tx_0/ODDR_1
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_0/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.223ns (24.162%)  route 0.700ns (75.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 0.575 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.096ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.785    -2.096    udp_inst/ipsend_inst/clk
    SLICE_X162Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y333       FDRE (Prop_fdre_C_Q)         0.223    -1.873 r  udp_inst/ipsend_inst/dataout_reg[0]/Q
                         net (fo=9, routed)           0.700    -1.173    rgmii_tx_0/gmii_txd[0]
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.678     0.575    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/C
                         clock pessimism             -0.970    -0.395    
                         clock uncertainty           -0.189    -0.585    
    OLOGIC_X1Y343        ODDR (Setup_oddr_C_D1)      -0.500    -1.085    rgmii_tx_0/ODDR_0
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.223ns (25.595%)  route 0.648ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 0.577 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.838    -2.043    udp_inst/ipsend_inst/clk
    SLICE_X167Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y333       FDRE (Prop_fdre_C_Q)         0.223    -1.820 r  udp_inst/ipsend_inst/dataout_reg[3]/Q
                         net (fo=8, routed)           0.648    -1.172    rgmii_tx_0/gmii_txd[3]
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.680     0.577    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/C
                         clock pessimism             -0.970    -0.393    
                         clock uncertainty           -0.189    -0.583    
    OLOGIC_X1Y346        ODDR (Setup_oddr_C_D1)      -0.500    -1.083    rgmii_tx_0/ODDR_3
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.259ns (29.707%)  route 0.613ns (70.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 0.577 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.839    -2.042    udp_inst/ipsend_inst/clk
    SLICE_X170Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y333       FDRE (Prop_fdre_C_Q)         0.259    -1.783 r  udp_inst/ipsend_inst/dataout_reg[7]/Q
                         net (fo=11, routed)          0.613    -1.170    rgmii_tx_0/gmii_txd[7]
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.680     0.577    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/C
                         clock pessimism             -0.970    -0.393    
                         clock uncertainty           -0.189    -0.583    
    OLOGIC_X1Y346        ODDR (Setup_oddr_C_D2)      -0.473    -1.056    rgmii_tx_0/ODDR_3
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.223ns (26.758%)  route 0.610ns (73.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 0.577 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.840    -2.041    udp_inst/ipsend_inst/clk
    SLICE_X169Y334       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y334       FDRE (Prop_fdre_C_Q)         0.223    -1.818 r  udp_inst/ipsend_inst/dataout_reg[6]/Q
                         net (fo=13, routed)          0.610    -1.208    rgmii_tx_0/gmii_txd[6]
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.680     0.577    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/C
                         clock pessimism             -0.970    -0.393    
                         clock uncertainty           -0.189    -0.583    
    OLOGIC_X1Y345        ODDR (Setup_oddr_C_D2)      -0.473    -1.056    rgmii_tx_0/ODDR_2
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.223ns (28.158%)  route 0.569ns (71.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 0.577 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.037ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.844    -2.037    udp_inst/ipsend_inst/clk
    SLICE_X168Y337       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y337       FDRE (Prop_fdre_C_Q)         0.223    -1.814 r  udp_inst/ipsend_inst/dataout_reg[2]/Q
                         net (fo=10, routed)          0.569    -1.245    rgmii_tx_0/gmii_txd[2]
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.680     0.577    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/C
                         clock pessimism             -0.970    -0.393    
                         clock uncertainty           -0.189    -0.583    
    OLOGIC_X1Y345        ODDR (Setup_oddr_C_D1)      -0.500    -1.083    rgmii_tx_0/ODDR_2
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_1/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.223ns (30.798%)  route 0.501ns (69.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 0.575 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.038ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.843    -2.038    udp_inst/ipsend_inst/clk
    SLICE_X167Y337       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y337       FDRE (Prop_fdre_C_Q)         0.223    -1.815 r  udp_inst/ipsend_inst/dataout_reg[1]/Q
                         net (fo=8, routed)           0.501    -1.314    rgmii_tx_0/gmii_txd[1]
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.678     0.575    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/C
                         clock pessimism             -0.970    -0.395    
                         clock uncertainty           -0.189    -0.585    
    OLOGIC_X1Y344        ODDR (Setup_oddr_C_D1)      -0.500    -1.085    rgmii_tx_0/ODDR_1
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_0/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.223ns (29.514%)  route 0.533ns (70.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 0.575 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.043ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.838    -2.043    udp_inst/ipsend_inst/clk
    SLICE_X168Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y332       FDRE (Prop_fdre_C_Q)         0.223    -1.820 r  udp_inst/ipsend_inst/dataout_reg[4]/Q
                         net (fo=6, routed)           0.533    -1.288    rgmii_tx_0/gmii_txd[4]
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.678     0.575    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/C
                         clock pessimism             -0.970    -0.395    
                         clock uncertainty           -0.189    -0.585    
    OLOGIC_X1Y343        ODDR (Setup_oddr_C_D2)      -0.473    -1.058    rgmii_tx_0/ODDR_0
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 udp_inst/ipsend_inst/txen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txdv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.204ns (47.178%)  route 0.228ns (52.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 0.457 - 2.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.970ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.611     0.611 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     1.692    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.851    -6.159 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.185    -3.974    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.881 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         1.792    -2.089    udp_inst/ipsend_inst/clk
    SLICE_X162Y341       FDRE                                         r  udp_inst/ipsend_inst/txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y341       FDRE (Prop_fdre_C_Q)         0.204    -1.885 r  udp_inst/ipsend_inst/txen_reg/Q
                         net (fo=2, routed)           0.228    -1.657    gmii_txdv_o
    SLICE_X163Y341       FDRE                                         r  gmii_txdv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.505     2.505 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     3.491    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.680    -3.189 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -1.186    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    -1.103 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.560     0.457    rgmii_txclk_o_OBUF
    SLICE_X163Y341       FDRE                                         r  gmii_txdv_reg/C
                         clock pessimism             -0.970    -0.513    
                         clock uncertainty           -0.189    -0.703    
    SLICE_X163Y341       FDRE (Setup_fdre_C_D)       -0.105    -0.808    gmii_txdv_reg
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.665ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/txen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_txdv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.205ns  (logic 0.091ns (44.303%)  route 0.114ns (55.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns = ( 1.347 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.732ns = ( 7.268 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.829     7.268    udp_inst/ipsend_inst/clk
    SLICE_X162Y341       FDRE                                         r  udp_inst/ipsend_inst/txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y341       FDRE (Prop_fdre_C_Q)         0.091     7.359 r  udp_inst/ipsend_inst/txen_reg/Q
                         net (fo=2, routed)           0.114     7.473    gmii_txdv_o
    SLICE_X163Y341       FDRE                                         r  gmii_txdv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.096     1.347    rgmii_txclk_o_OBUF
    SLICE_X163Y341       FDRE                                         r  gmii_txdv_reg/C
                         clock pessimism              0.270     1.617    
                         clock uncertainty            0.189     1.806    
    SLICE_X163Y341       FDRE (Hold_fdre_C_D)         0.002     1.808    gmii_txdv_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           7.473    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.910ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_1/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.376%)  route 0.294ns (74.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns = ( 1.408 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.704ns = ( 7.296 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.857     7.296    udp_inst/ipsend_inst/clk
    SLICE_X167Y337       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y337       FDRE (Prop_fdre_C_Q)         0.100     7.396 r  udp_inst/ipsend_inst/dataout_reg[1]/Q
                         net (fo=8, routed)           0.294     7.690    rgmii_tx_0/gmii_txd[1]
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.157     1.408    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/C
                         clock pessimism              0.270     1.678    
                         clock uncertainty            0.189     1.867    
    OLOGIC_X1Y344        ODDR (Hold_oddr_C_D1)       -0.087     1.780    rgmii_tx_0/ODDR_1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           7.690    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.928ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_0/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.415ns  (logic 0.100ns (24.121%)  route 0.315ns (75.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns = ( 1.408 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.706ns = ( 7.294 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.855     7.294    udp_inst/ipsend_inst/clk
    SLICE_X168Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y332       FDRE (Prop_fdre_C_Q)         0.100     7.394 r  udp_inst/ipsend_inst/dataout_reg[4]/Q
                         net (fo=6, routed)           0.315     7.708    rgmii_tx_0/gmii_txd[4]
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.157     1.408    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/C
                         clock pessimism              0.270     1.678    
                         clock uncertainty            0.189     1.867    
    OLOGIC_X1Y343        ODDR (Hold_oddr_C_D2)       -0.087     1.780    rgmii_tx_0/ODDR_0
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           7.708    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.937ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.755%)  route 0.321ns (76.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns = ( 1.409 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.703ns = ( 7.297 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.858     7.297    udp_inst/ipsend_inst/clk
    SLICE_X168Y337       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y337       FDRE (Prop_fdre_C_Q)         0.100     7.397 r  udp_inst/ipsend_inst/dataout_reg[2]/Q
                         net (fo=10, routed)          0.321     7.718    rgmii_tx_0/gmii_txd[2]
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.158     1.409    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/C
                         clock pessimism              0.270     1.679    
                         clock uncertainty            0.189     1.868    
    OLOGIC_X1Y345        ODDR (Hold_oddr_C_D1)       -0.087     1.781    rgmii_tx_0/ODDR_2
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           7.718    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.969ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.454ns  (logic 0.100ns (22.008%)  route 0.354ns (77.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns = ( 1.409 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.704ns = ( 7.296 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.857     7.296    udp_inst/ipsend_inst/clk
    SLICE_X169Y334       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y334       FDRE (Prop_fdre_C_Q)         0.100     7.396 r  udp_inst/ipsend_inst/dataout_reg[6]/Q
                         net (fo=13, routed)          0.354     7.750    rgmii_tx_0/gmii_txd[6]
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.158     1.409    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y345        ODDR                                         r  rgmii_tx_0/ODDR_2/C
                         clock pessimism              0.270     1.679    
                         clock uncertainty            0.189     1.868    
    OLOGIC_X1Y345        ODDR (Hold_oddr_C_D2)       -0.087     1.781    rgmii_tx_0/ODDR_2
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           7.750    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.981ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_3/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.468ns  (logic 0.118ns (25.222%)  route 0.350ns (74.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns = ( 1.409 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.705ns = ( 7.295 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.856     7.295    udp_inst/ipsend_inst/clk
    SLICE_X170Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y333       FDRE (Prop_fdre_C_Q)         0.118     7.413 r  udp_inst/ipsend_inst/dataout_reg[7]/Q
                         net (fo=11, routed)          0.350     7.763    rgmii_tx_0/gmii_txd[7]
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.158     1.409    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/C
                         clock pessimism              0.270     1.679    
                         clock uncertainty            0.189     1.868    
    OLOGIC_X1Y346        ODDR (Hold_oddr_C_D2)       -0.087     1.781    rgmii_tx_0/ODDR_3
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           7.763    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.990ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.477ns  (logic 0.100ns (20.953%)  route 0.377ns (79.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.591ns = ( 1.409 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.706ns = ( 7.294 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.855     7.294    udp_inst/ipsend_inst/clk
    SLICE_X167Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y333       FDRE (Prop_fdre_C_Q)         0.100     7.394 r  udp_inst/ipsend_inst/dataout_reg[3]/Q
                         net (fo=8, routed)           0.377     7.771    rgmii_tx_0/gmii_txd[3]
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.158     1.409    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y346        ODDR                                         r  rgmii_tx_0/ODDR_3/C
                         clock pessimism              0.270     1.679    
                         clock uncertainty            0.189     1.868    
    OLOGIC_X1Y346        ODDR (Hold_oddr_C_D1)       -0.087     1.781    rgmii_tx_0/ODDR_3
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           7.771    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.992ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_1/D2
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.479ns  (logic 0.100ns (20.866%)  route 0.379ns (79.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns = ( 1.408 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.707ns = ( 7.293 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.854     7.293    udp_inst/ipsend_inst/clk
    SLICE_X167Y332       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y332       FDRE (Prop_fdre_C_Q)         0.100     7.393 r  udp_inst/ipsend_inst/dataout_reg[5]/Q
                         net (fo=12, routed)          0.379     7.772    rgmii_tx_0/gmii_txd[5]
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.157     1.408    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y344        ODDR                                         r  rgmii_tx_0/ODDR_1/C
                         clock pessimism              0.270     1.678    
                         clock uncertainty            0.189     1.867    
    OLOGIC_X1Y344        ODDR (Hold_oddr_C_D2)       -0.087     1.780    rgmii_tx_0/ODDR_1
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           7.772    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.017ns  (arrival time - required time)
  Source:                 udp_inst/ipsend_inst/dataout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125M_0_clk_wiz_tran_rxclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_0/ODDR_0/D1
                            (rising edge-triggered cell ODDR clocked by clk_125M_90_clk_wiz_tran_rxclk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_125M_90_clk_wiz_tran_rxclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clk_125M_90_clk_wiz_tran_rxclk rise@2.000ns - clk_125M_0_clk_wiz_tran_rxclk rise@8.000ns)
  Data Path Delay:        0.533ns  (logic 0.100ns (18.764%)  route 0.433ns (81.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns = ( 1.408 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 7.264 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M_0_clk_wiz_tran_rxclk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     8.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.118     8.118 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     8.621    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.374     5.247 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     6.413    u_clk_wiz_tran_rxclk/inst/clk_125M_0_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.439 r  u_clk_wiz_tran_rxclk/inst/clkout1_buf/O
                         net (fo=239, routed)         0.825     7.264    udp_inst/ipsend_inst/clk
    SLICE_X162Y333       FDRE                                         r  udp_inst/ipsend_inst/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y333       FDRE (Prop_fdre_C_Q)         0.100     7.364 r  udp_inst/ipsend_inst/dataout_reg[0]/Q
                         net (fo=9, routed)           0.433     7.797    rgmii_tx_0/gmii_txd[0]
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M_90_clk_wiz_tran_rxclk rise edge)
                                                      2.000     2.000 r  
    G14                                               0.000     2.000 r  rgmii_rxclk_i (IN)
                         net (fo=0)                   0.000     2.000    u_clk_wiz_tran_rxclk/inst/clk_in1
    G14                  IBUF (Prop_ibuf_I_O)         0.284     2.284 r  u_clk_wiz_tran_rxclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     2.837    u_clk_wiz_tran_rxclk/inst/clk_in1_clk_wiz_tran_rxclk
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.860    -1.023 r  u_clk_wiz_tran_rxclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.244     0.221    u_clk_wiz_tran_rxclk/inst/clk_125M_90_clk_wiz_tran_rxclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.251 r  u_clk_wiz_tran_rxclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.157     1.408    rgmii_tx_0/rgmii_txclk
    OLOGIC_X1Y343        ODDR                                         r  rgmii_tx_0/ODDR_0/C
                         clock pessimism              0.270     1.678    
                         clock uncertainty            0.189     1.867    
    OLOGIC_X1Y343        ODDR (Hold_oddr_C_D1)       -0.087     1.780    rgmii_tx_0/ODDR_0
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           7.797    
  -------------------------------------------------------------------
                         slack                                  6.017    





