# Reading D:/EE/ee_programs2/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:25:32 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:32 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:25:33 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:33 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:25:34 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:34 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:25:34 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:34 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:25:34 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:34 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:25:34 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:34 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:25:34 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:34 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:25:34 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:34 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# ** Error: (vlog-7) Failed to open design unit file "./alu/alu.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 23:25:34 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/EE/ee_programs2/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 34
# D:/EE/ee_programs2/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu/alu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:26:22 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:26:22 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:26:22 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:26:22 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:26:22 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:23 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:26:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:24 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:26:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:26:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:26:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:26:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:26:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:26:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:25 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:26:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 23:26:25 on Feb 12,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# ** Error: (vsim-3037) ./dataPath.sv(60): Missing instance name in instantiation of 'alu'.
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut File: ./dataPath.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:43 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:26:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:43 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:26:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:43 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:26:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:43 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:26:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:43 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:26:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:43 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:44 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:26:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:26:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:45 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:26:46 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:46 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:26:46 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:46 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:26:46 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:46 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:26:46 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:46 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:26:46 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:46 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:26:46 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 23:26:25 on Feb 12,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# ** Error: (vsim-3037) ./dataPath.sv(60): Missing instance name in instantiation of 'alu'.
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut File: ./dataPath.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:57 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:26:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:57 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:26:58 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:58 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:26:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:58 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:26:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:58 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:26:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:58 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:26:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:58 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:26:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:58 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:26:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:58 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:26:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:59 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:00 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:27:00 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:01 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:27:01 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:27:01 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:27:01 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 23:26:25 on Feb 12,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.fullAdder
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.D_FF
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (2) does not match connection size (10) for port 'in'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[0]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (1) does not match connection size (5) for port 'out'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[0]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (2) does not match connection size (10) for port 'in'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[1]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (1) does not match connection size (5) for port 'out'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[1]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3839) ./dataPath.sv(42): Variable '/dataPath_testbench/dut/regData', driven via a port connection, is multiply driven. See ./dataPath.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[1]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (2) does not match connection size (10) for port 'in'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[2]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (1) does not match connection size (5) for port 'out'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[2]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3839) ./dataPath.sv(42): Variable '/dataPath_testbench/dut/regData', driven via a port connection, is multiply driven. See ./dataPath.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[2]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (2) does not match connection size (10) for port 'in'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[3]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (1) does not match connection size (5) for port 'out'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[3]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3839) ./dataPath.sv(42): Variable '/dataPath_testbench/dut/regData', driven via a port connection, is multiply driven. See ./dataPath.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[3]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (2) does not match connection size (10) for port 'in'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[4]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3015) ./dataPath.sv(42): [PCDPC] - Port size (1) does not match connection size (5) for port 'out'. The port definition is at: ./multiplexor2to1.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[4]/regs File: ./multiplexor2to1.sv
# ** Warning: (vsim-3839) ./dataPath.sv(42): Variable '/dataPath_testbench/dut/regData', driven via a port connection, is multiply driven. See ./dataPath.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/regs[4]/regs File: ./multiplexor2to1.sv
# ** Error: (vsim-3063) ./dataPath.sv(52): Port 'in' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/daddr9 File: ./signExtender.sv
# ** Error: (vsim-3063) ./dataPath.sv(53): Port 'in' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/imm12 File: ./zeroExtender.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:04 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:29:05 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:05 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:29:05 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:05 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:29:05 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:05 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:29:05 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:05 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:29:05 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:05 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:29:05 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:05 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:29:05 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:06 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:29:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:29:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:07 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:29:08 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:08 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:29:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:08 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:29:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:08 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:29:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 23:26:25 on Feb 12,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.fullAdder
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.D_FF
# ** Error: (vsim-3063) ./dataPath.sv(52): Port 'in' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/daddr9 File: ./signExtender.sv
# ** Error: (vsim-3063) ./dataPath.sv(53): Port 'in' not found in the connected module (1st connection).
#    Time: 0 ps  Iteration: 0  Instance: /dataPath_testbench/dut/imm12 File: ./zeroExtender.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:42 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:29:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:42 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:29:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:42 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:29:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:42 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:29:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:42 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:29:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:42 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:29:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:29:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:29:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:29:45 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:45 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:29:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:45 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:29:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:45 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:29:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:45 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:29:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:45 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:29:45 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 23:26:25 on Feb 12,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.fullAdder
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.D_FF
# ** Warning: Design size of 10914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: dataPath_wave.do
# Error in macro ./runlab.do line 49
# Cannot open macro file: dataPath_wave.do
#     while executing
# "do dataPath_wave.do"
add wave -position end  sim:/dataPath_testbench/dut/instruction
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlft7h0fv8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7h0fv8
add wave -position end  sim:/dataPath_testbench/dut/Rd
add wave -position end  sim:/dataPath_testbench/dut/Rm
add wave -position end  sim:/dataPath_testbench/dut/Rn
add wave -position end  sim:/dataPath_testbench/ALUSrc
add wave -position end  sim:/dataPath_testbench/Reg2Loc
add wave -position end  sim:/dataPath_testbench/RegWrite
add wave -position end  sim:/dataPath_testbench/MemWrite
add wave -position end  sim:/dataPath_testbench/MemToReg
add wave -position end  sim:/dataPath_testbench/ALUOp
add wave -position end  sim:/dataPath_testbench/WriteData
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/dataPath_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/dataPath_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:31:06 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:06 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:07 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:31:07 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:08 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:31:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:08 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:31:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:08 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:31:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:08 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:31:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:08 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:31:08 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:31:10 on Feb 12,2022, Elapsed time: 0:04:45
# Errors: 9, Warnings: 17
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 23:31:10 on Feb 12,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.fullAdder
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.D_FF
# ** Warning: Design size of 10914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftw8wcaz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw8wcaz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./dataPath.sv(89)
#    Time: 50 us  Iteration: 1  Instance: /dataPath_testbench
# Break in Module dataPath_testbench at ./dataPath.sv line 89
# WARNING: No extended dataflow license exists
add wave -position 4  sim:/dataPath_testbench/Rd
add wave -position 5  sim:/dataPath_testbench/Rm
add wave -position 6  sim:/dataPath_testbench/Rn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/dataPath_wave.do
add wave -position end  sim:/dataPath_testbench/result
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/dataPath_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:12 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:32:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:12 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:32:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:12 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:32:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:12 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:32:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:12 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:32:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:32:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:32:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:32:15 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:32:17 on Feb 12,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work dataPath_testbench 
# Start time: 23:32:17 on Feb 12,2022
# Loading sv_std.std
# Loading work.dataPath_testbench
# Loading work.dataPath
# Loading work.mux64_2to1
# Loading work.signExtender
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.fullAdder
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# Loading work.D_FF
# ** Warning: Design size of 10914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftgmj32x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgmj32x
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./dataPath.sv(89)
#    Time: 50 us  Iteration: 1  Instance: /dataPath_testbench
# Break in Module dataPath_testbench at ./dataPath.sv line 89
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:34:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:48 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:34:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:50 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:34:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:34:52 on Feb 12,2022, Elapsed time: 0:02:35
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 23:34:52 on Feb 12,2022
# ** Error: (vsim-3170) Could not find 'cpu_testbench'.
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:29 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:35:29 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:29 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:35:29 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:29 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:35:29 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:29 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:35:29 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:29 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:35:29 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:29 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:35:29 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:29 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:35:30 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:30 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:31 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:35:31 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_testbench 
# Start time: 23:34:52 on Feb 12,2022
# ** Error: (vsim-3170) Could not find 'cpu_testbench'.
#         Searched libraries:
#             D:/EE/ee469labs/lab3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:36:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:36:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:36:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:11 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:12 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:36:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:36:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:13 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:36:14 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:36:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:36:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:36:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:34:52 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Error: (vsim-8378) ./cpu.sv(35): Port size (1) does not match connection size (3) for implicit .name connection port 'ALUOp'. The port definition is at: ./controlSignals.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/cs1 File: ./controlSignals.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 44
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:37:02 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:02 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:03 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:37:03 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:04 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:37:04 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:34:52 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: Design size of 11311 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: cpu_wave.do
# Error in macro ./runlab.do line 49
# Cannot open macro file: cpu_wave.do
#     while executing
# "do cpu_wave.do"
add wave -position end  sim:/cpu_test/cpu1/PC
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftnbscbe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnbscbe
add wave -position end  sim:/cpu_test/cpu1/ALUResult
add wave -position end  sim:/cpu_test/cpu1/read_data
add wave -position end  sim:/cpu_test/cpu1/ALUOp
add wave -position end  sim:/cpu_test/cpu1/writeEnable
add wave -position end  sim:/cpu_test/cpu1/ALUSrc
add wave -position end  sim:/cpu_test/cpu1/MemToReg
add wave -position end  sim:/cpu_test/cpu1/MemWrite
add wave -position end  sim:/cpu_test/cpu1/RegWrite
add wave -position end  sim:/cpu_test/cpu1/RegWrite
add wave -position end  sim:/cpu_test/cpu1/Reg2Loc
add wave -position end  sim:/cpu_test/cpu1/Rd
add wave -position end  sim:/cpu_test/cpu1/Rm
add wave -position end  sim:/cpu_test/cpu1/Rn
add wave -position end  sim:/cpu_test/cpu1/writeData
add wave -position 0  sim:/cpu_test/delay
add wave -position 1  sim:/cpu_test/clk
add wave -position 2  sim:/cpu_test/rst
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:23 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:38:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:23 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:38:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:23 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:38:23 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:38:24 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:24 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:25 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:38:25 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:26 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:38:26 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:26 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:38:26 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:38:27 on Feb 12,2022, Elapsed time: 0:03:35
# Errors: 6, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:38:27 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: Design size of 11311 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlft1y65yz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1y65yz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(88)
#    Time: 1650 us  Iteration: 1  Instance: /cpu_test
# Break in Module cpu_test at ./cpu.sv line 88
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:51 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:39:51 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:51 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:39:51 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:39:52 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:52 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:53 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:39:53 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:54 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:39:54 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:54 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:39:54 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:54 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:39:54 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:54 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:39:54 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:54 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:39:54 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:40:06 on Feb 12,2022, Elapsed time: 0:01:39
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:40:06 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructmem
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: (vsim-3839) ./cpu.sv(33): Variable '/cpu_test/cpu1/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1 File: ./instructionPath.sv
# ** Warning: Design size of 11312 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlft1gj5yy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1gj5yy
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(88)
#    Time: 21550 us  Iteration: 1  Instance: /cpu_test
# Break in Module cpu_test at ./cpu.sv line 88
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:43:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:43:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:43:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:43:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:43:42 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:42 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:43 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:43:43 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:44 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:43:44 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:43:50 on Feb 12,2022, Elapsed time: 0:03:44
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:43:50 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: (vsim-3839) ./cpu.sv(31): Variable '/cpu_test/cpu1/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1 File: ./cpu.sv
# ** Warning: Design size of 11311 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlfty81mk0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty81mk0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(90)
#    Time: 21550 us  Iteration: 1  Instance: /cpu_test
# Break in Module cpu_test at ./cpu.sv line 90
add wave -position end  sim:/cpu_test/cpu1/ip1/instruction
add wave -position end  sim:/cpu_test/cpu1/instruction
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:47 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:44:47 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:47 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:44:47 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:47 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:48 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:44:48 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:44:49 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:49 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:44:50 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:50 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:44:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:50 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:44:50 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:44:52 on Feb 12,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:44:52 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: (vsim-3839) ./cpu.sv(31): Variable '/cpu_test/cpu1/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1 File: ./cpu.sv
# ** Warning: Design size of 11311 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftzs9m8f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzs9m8f
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(90)
#    Time: 21550 us  Iteration: 1  Instance: /cpu_test
# Break in Module cpu_test at ./cpu.sv line 90
add wave -position end  sim:/cpu_test/cpu1/instruction
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:11 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:45:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:11 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:45:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:11 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:45:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:11 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:45:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:11 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:45:11 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:11 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:45:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:45:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:45:15 on Feb 12,2022, Elapsed time: 0:00:23
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:45:16 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: (vsim-3839) ./cpu.sv(31): Variable '/cpu_test/cpu1/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1 File: ./cpu.sv
# ** Warning: Design size of 11311 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlft2mhmd0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2mhmd0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(90)
#    Time: 21550 us  Iteration: 1  Instance: /cpu_test
# Break in Module cpu_test at ./cpu.sv line 90
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:46:12 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:12 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:46:13 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:13 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:46:14 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:14 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:46:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:14 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:46:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:46:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:46:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:46:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:14 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:46:14 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:46:16 on Feb 12,2022, Elapsed time: 0:01:00
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:46:16 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: (vsim-3839) ./cpu.sv(31): Variable '/cpu_test/cpu1/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1 File: ./cpu.sv
# ** Warning: Design size of 11311 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlftz3f5gn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz3f5gn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(90)
#    Time: 21550 us  Iteration: 1  Instance: /cpu_test
# Break in Module cpu_test at ./cpu.sv line 90
add wave -position end  sim:/cpu_test/cpu1/ip1/instruction
add wave -position end  sim:/cpu_test/cpu1/dp1/instruction
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/EE/ee469labs/lab3/cpu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:56 on Feb 12,2022
# vlog -reportprogress 300 ./controlSignals.sv 
# -- Compiling module controlSignals
# -- Compiling module controlSignals_testbench
# 
# Top level modules:
# 	controlSignals_testbench
# End time: 23:46:56 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:56 on Feb 12,2022
# vlog -reportprogress 300 ./instructionPath.sv 
# -- Compiling module instructionPath
# -- Compiling module instructionPath_testbench
# 
# Top level modules:
# 	instructionPath_testbench
# End time: 23:46:56 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:56 on Feb 12,2022
# vlog -reportprogress 300 ./signExtender.sv 
# -- Compiling module signExtender
# -- Compiling module signExtender_testbench
# 
# Top level modules:
# 	signExtender_testbench
# End time: 23:46:56 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:56 on Feb 12,2022
# vlog -reportprogress 300 ./DFFs_64.sv 
# -- Compiling module DFFs_64
# 
# Top level modules:
# 	DFFs_64
# End time: 23:46:56 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:56 on Feb 12,2022
# vlog -reportprogress 300 ./mux64_2to1.sv 
# -- Compiling module mux64_2to1
# 
# Top level modules:
# 	mux64_2to1
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder_64bit.sv 
# -- Compiling module fullAdder_64bit
# -- Compiling module fullAdder_64bit_testbench
# 
# Top level modules:
# 	fullAdder_64bit_testbench
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexor2to1.sv 
# -- Compiling module multiplexor2to1
# -- Compiling module multiplexor2to1_testbench
# 
# Top level modules:
# 	multiplexor2to1
# 	multiplexor2to1_testbench
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./zeroExtender.sv 
# -- Compiling module zeroExtender
# 
# Top level modules:
# 	zeroExtender
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./registers/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 23:46:57 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:57 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor4to1.sv 
# -- Compiling module multiplexor4to1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	multiplexor4to1
# 	mux4_1_testbench
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor8to1.sv 
# -- Compiling module multiplexor8to1
# 
# Top level modules:
# 	multiplexor8to1
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor16to1.sv 
# -- Compiling module multiplexor16to1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	multiplexor16to1
# 	mux16_1_testbench
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor32to1.sv 
# -- Compiling module multiplexor32to1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	multiplexor32to1
# 	mux32_1_testbench
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./multiplexors/multiplexor64of32to1.sv 
# -- Compiling module multiplexor64of32to1
# 
# Top level modules:
# 	multiplexor64of32to1
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./alu/nor_in64.sv 
# -- Compiling module nor_in64
# -- Compiling module nor_in64_testbench
# 
# Top level modules:
# 	nor_in64_testbench
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./alu/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu_1bit_slice.sv 
# -- Compiling module alu_1bit_slice
# -- Compiling module alu1bit_test
# 
# Top level modules:
# 	alu1bit_test
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./alu/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder5to32.sv 
# -- Compiling module decoder5to32
# -- Compiling module decoder5to32_testbench
# 
# Top level modules:
# 	decoder5to32_testbench
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder4to16.sv 
# -- Compiling module decoder4to16
# 
# Top level modules:
# 	decoder4to16
# End time: 23:46:58 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:58 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder2to4.sv 
# -- Compiling module decoder2to4
# -- Compiling module decoder2to4_testbench
# 
# Top level modules:
# 	decoder2to4_testbench
# End time: 23:46:59 on Feb 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:59 on Feb 12,2022
# vlog -reportprogress 300 ./decoders/decoder1to2.sv 
# -- Compiling module decoder1to2
# -- Compiling module decoder1to2_testbench
# 
# Top level modules:
# 	decoder1to2_testbench
# End time: 23:46:59 on Feb 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:47:01 on Feb 12,2022, Elapsed time: 0:00:45
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work cpu_test 
# Start time: 23:47:01 on Feb 12,2022
# Loading sv_std.std
# Loading work.cpu_test
# Loading work.cpu
# Loading work.instructionPath
# Loading work.signExtender
# Loading work.DFFs_64
# Loading work.fullAdder_64bit
# Loading work.fullAdder
# Loading work.mux64_2to1
# Loading work.instructmem
# Loading work.controlSignals
# Loading work.dataPath
# Loading work.zeroExtender
# Loading work.regfile
# Loading work.decoder5to32
# Loading work.decoder2to4
# Loading work.decoder4to16
# Loading work.decoder1to2
# Loading work.multiplexor64of32to1
# Loading work.alu
# Loading work.alu_1bit_slice
# Loading work.multiplexor8to1
# Loading work.multiplexor4to1
# Loading work.multiplexor2to1
# Loading work.nor_in64
# Loading work.datamem
# Loading work.D_FF
# Loading work.multiplexor32to1
# Loading work.multiplexor16to1
# ** Warning: (vsim-3839) ./cpu.sv(31): Variable '/cpu_test/cpu1/instruction', driven via a port connection, is multiply driven. See ./cpu.sv(35).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1 File: ./cpu.sv
# ** Warning: Design size of 11311 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jimmy  Hostname: LAPTOP-V7FDJAQJ  ProcessID: 17328
#           Attempting to use alternate WLF file "./wlft1mvmbm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1mvmbm
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-7) Failed to open readmem file "../benchmarks/test01_AddiB.arm" in read mode.
# No such file or directory. (errno = ENOENT)    : ./instructmem.sv(42)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/ip1/im1
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(90)
#    Time: 21550 us  Iteration: 1  Instance: /cpu_test
# Break in Module cpu_test at ./cpu.sv line 90
# End time: 23:47:17 on Feb 12,2022, Elapsed time: 0:00:16
# Errors: 0, Warnings: 5
