{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605745478005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605745478005 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mapper EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"mapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605745478014 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605745478043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605745478043 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605745478118 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605745478122 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605745478202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605745478202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605745478202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605745478202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605745478202 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605745478202 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605745478204 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605745478204 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605745478205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605745478205 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605745478205 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605745478208 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605745478241 ""}
{ "Info" "ISTA_SDC_FOUND" "../base/clocks.sdc " "Reading SDC File: '../base/clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605745478801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1605745478804 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605745478816 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605745478817 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605745478817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605745478817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605745478817 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      spi_sck " "  20.000      spi_sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605745478817 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605745478817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN A11 (CLK10, DIFFCLK_4n)) " "Automatically promoted node clk50~input (placed in PIN A11 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605745478893 ""}  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 3567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605745478893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_sck~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node spi_sck~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605745478893 ""}  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 3589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605745478893 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605745479131 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605745479132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605745479132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605745479134 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605745479136 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605745479138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605745479138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605745479139 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605745479186 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605745479187 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605745479187 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605745479329 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605745479333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605745479751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605745479889 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605745479903 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605745480384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605745480384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605745480750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605745481519 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605745481519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605745481689 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1605745481689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605745481689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605745481691 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605745481779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605745481793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605745482000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605745482001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605745482314 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605745483076 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "130 Cyclone IV E " "130 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cas 3.3-V LVTTL N21 " "Pin cas uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { cas } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cas" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vclk 3.3-V LVTTL G22 " "Pin vclk uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vclk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vclk" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eclk 3.3-V LVTTL T22 " "Pin eclk uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { eclk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eclk" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sms\[0\] 3.3-V LVTTL N17 " "Pin sms\[0\] uses I/O standard 3.3-V LVTTL at N17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sms[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sms\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL H1 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_miso } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpclk 3.3-V LVTTL T1 " "Pin gpclk uses I/O standard 3.3-V LVTTL at T1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpclk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpclk" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[0\] 3.3-V LVTTL J1 " "Pin xbus\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[1\] 3.3-V LVTTL J2 " "Pin xbus\[1\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[2\] 3.3-V LVTTL J3 " "Pin xbus\[2\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[3\] 3.3-V LVTTL G3 " "Pin xbus\[3\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL K16 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL J17 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at J17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL E22 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL D21 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL D22 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL F22 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL J16 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL L15 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[8\] 3.3-V LVTTL K15 " "Pin data\[8\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[9\] 3.3-V LVTTL F19 " "Pin data\[9\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[10\] 3.3-V LVTTL E21 " "Pin data\[10\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[11\] 3.3-V LVTTL C22 " "Pin data\[11\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[12\] 3.3-V LVTTL F21 " "Pin data\[12\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[13\] 3.3-V LVTTL F20 " "Pin data\[13\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[14\] 3.3-V LVTTL H20 " "Pin data\[14\] uses I/O standard 3.3-V LVTTL at H20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[15\] 3.3-V LVTTL J15 " "Pin data\[15\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[0\] 3.3-V LVTTL D17 " "Pin ram0_data\[0\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[1\] 3.3-V LVTTL F12 " "Pin ram0_data\[1\] uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[2\] 3.3-V LVTTL C15 " "Pin ram0_data\[2\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[3\] 3.3-V LVTTL H12 " "Pin ram0_data\[3\] uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[4\] 3.3-V LVTTL B16 " "Pin ram0_data\[4\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[5\] 3.3-V LVTTL B15 " "Pin ram0_data\[5\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[6\] 3.3-V LVTTL A16 " "Pin ram0_data\[6\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[7\] 3.3-V LVTTL A15 " "Pin ram0_data\[7\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[8\] 3.3-V LVTTL C17 " "Pin ram0_data\[8\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[9\] 3.3-V LVTTL C19 " "Pin ram0_data\[9\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[10\] 3.3-V LVTTL H17 " "Pin ram0_data\[10\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[11\] 3.3-V LVTTL H19 " "Pin ram0_data\[11\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[12\] 3.3-V LVTTL A17 " "Pin ram0_data\[12\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[13\] 3.3-V LVTTL A18 " "Pin ram0_data\[13\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[14\] 3.3-V LVTTL B17 " "Pin ram0_data\[14\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[15\] 3.3-V LVTTL B18 " "Pin ram0_data\[15\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[0\] 3.3-V LVTTL D2 " "Pin ram1_data\[0\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[1\] 3.3-V LVTTL F2 " "Pin ram1_data\[1\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[2\] 3.3-V LVTTL C2 " "Pin ram1_data\[2\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[3\] 3.3-V LVTTL E2 " "Pin ram1_data\[3\] uses I/O standard 3.3-V LVTTL at E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[4\] 3.3-V LVTTL A6 " "Pin ram1_data\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[5\] 3.3-V LVTTL A5 " "Pin ram1_data\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[6\] 3.3-V LVTTL B6 " "Pin ram1_data\[6\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[7\] 3.3-V LVTTL B5 " "Pin ram1_data\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[8\] 3.3-V LVTTL D6 " "Pin ram1_data\[8\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[9\] 3.3-V LVTTL C7 " "Pin ram1_data\[9\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[10\] 3.3-V LVTTL G10 " "Pin ram1_data\[10\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[11\] 3.3-V LVTTL F10 " "Pin ram1_data\[11\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[12\] 3.3-V LVTTL B7 " "Pin ram1_data\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[13\] 3.3-V LVTTL B8 " "Pin ram1_data\[13\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[14\] 3.3-V LVTTL A7 " "Pin ram1_data\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[15\] 3.3-V LVTTL A8 " "Pin ram1_data\[15\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[0\] 3.3-V LVTTL AB4 " "Pin ram2_data\[0\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[1\] 3.3-V LVTTL AA5 " "Pin ram2_data\[1\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[2\] 3.3-V LVTTL AB5 " "Pin ram2_data\[2\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[3\] 3.3-V LVTTL Y4 " "Pin ram2_data\[3\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[4\] 3.3-V LVTTL W2 " "Pin ram2_data\[4\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[5\] 3.3-V LVTTL V2 " "Pin ram2_data\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[6\] 3.3-V LVTTL Y2 " "Pin ram2_data\[6\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[7\] 3.3-V LVTTL Y3 " "Pin ram2_data\[7\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[8\] 3.3-V LVTTL AA9 " "Pin ram2_data\[8\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[9\] 3.3-V LVTTL AA8 " "Pin ram2_data\[9\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[10\] 3.3-V LVTTL AB8 " "Pin ram2_data\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[11\] 3.3-V LVTTL U9 " "Pin ram2_data\[11\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[12\] 3.3-V LVTTL U11 " "Pin ram2_data\[12\] uses I/O standard 3.3-V LVTTL at U11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[13\] 3.3-V LVTTL U10 " "Pin ram2_data\[13\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[14\] 3.3-V LVTTL AB7 " "Pin ram2_data\[14\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[15\] 3.3-V LVTTL AA7 " "Pin ram2_data\[15\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[0\] 3.3-V LVTTL AB15 " "Pin ram3_data\[0\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[1\] 3.3-V LVTTL AA15 " "Pin ram3_data\[1\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[2\] 3.3-V LVTTL AB16 " "Pin ram3_data\[2\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[3\] 3.3-V LVTTL AA16 " "Pin ram3_data\[3\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[4\] 3.3-V LVTTL R12 " "Pin ram3_data\[4\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[5\] 3.3-V LVTTL U13 " "Pin ram3_data\[5\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[6\] 3.3-V LVTTL V12 " "Pin ram3_data\[6\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[7\] 3.3-V LVTTL V13 " "Pin ram3_data\[7\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[8\] 3.3-V LVTTL AA18 " "Pin ram3_data\[8\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[9\] 3.3-V LVTTL AA17 " "Pin ram3_data\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[10\] 3.3-V LVTTL AB18 " "Pin ram3_data\[10\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[11\] 3.3-V LVTTL AB17 " "Pin ram3_data\[11\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[12\] 3.3-V LVTTL R19 " "Pin ram3_data\[12\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[13\] 3.3-V LVTTL T17 " "Pin ram3_data\[13\] uses I/O standard 3.3-V LVTTL at T17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[14\] 3.3-V LVTTL W19 " "Pin ram3_data\[14\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[15\] 3.3-V LVTTL R18 " "Pin ram3_data\[15\] uses I/O standard 3.3-V LVTTL at R18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVTTL AA1 " "Pin gpio\[0\] uses I/O standard 3.3-V LVTTL at AA1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVTTL Y1 " "Pin gpio\[1\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVTTL W1 " "Pin gpio\[2\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVTTL V1 " "Pin gpio\[3\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVTTL U2 " "Pin gpio\[4\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oe 3.3-V LVTTL M20 " "Pin oe uses I/O standard 3.3-V LVTTL at M20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { oe } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oe" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL A11 " "Pin clk50 uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[7\] 3.3-V LVTTL V22 " "Pin addr\[7\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[6\] 3.3-V LVTTL W20 " "Pin addr\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[8\] 3.3-V LVTTL W21 " "Pin addr\[8\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[9\] 3.3-V LVTTL V21 " "Pin addr\[9\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[10\] 3.3-V LVTTL U21 " "Pin addr\[10\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[11\] 3.3-V LVTTL W22 " "Pin addr\[11\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[12\] 3.3-V LVTTL U22 " "Pin addr\[12\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[13\] 3.3-V LVTTL U19 " "Pin addr\[13\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[14\] 3.3-V LVTTL P20 " "Pin addr\[14\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[15\] 3.3-V LVTTL P21 " "Pin addr\[15\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[16\] 3.3-V LVTTL N22 " "Pin addr\[16\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[16\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[17\] 3.3-V LVTTL M22 " "Pin addr\[17\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[17\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[18\] 3.3-V LVTTL T21 " "Pin addr\[18\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[18\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[19\] 3.3-V LVTTL U20 " "Pin addr\[19\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[19\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[21\] 3.3-V LVTTL P17 " "Pin addr\[21\] uses I/O standard 3.3-V LVTTL at P17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[21\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[23\] 3.3-V LVTTL R22 " "Pin addr\[23\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[23\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[22\] 3.3-V LVTTL N19 " "Pin addr\[22\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[22\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[20\] 3.3-V LVTTL R20 " "Pin addr\[20\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[20\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "as 3.3-V LVTTL G21 " "Pin as uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { as } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "as" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[4\] 3.3-V LVTTL N20 " "Pin addr\[4\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[5\] 3.3-V LVTTL P16 " "Pin addr\[5\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_sck 3.3-V LVTTL G1 " "Pin spi_sck uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_sck } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_sck" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_ss 3.3-V LVTTL F1 " "Pin spi_ss uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_ss } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_ss" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ce_lo 3.3-V LVTTL L21 " "Pin ce_lo uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ce_lo } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ce_lo" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[1\] 3.3-V LVTTL L22 " "Pin addr\[1\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[2\] 3.3-V LVTTL M21 " "Pin addr\[2\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[3\] 3.3-V LVTTL P22 " "Pin addr\[3\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "we_hi 3.3-V LVTTL J22 " "Pin we_hi uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { we_hi } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "we_hi" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "we_lo 3.3-V LVTTL K21 " "Pin we_lo uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { we_lo } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "we_lo" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn 3.3-V LVTTL M2 " "Pin btn uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { btn } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL H21 " "Pin rst uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcu_busy 3.3-V LVTTL G4 " "Pin mcu_busy uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mcu_busy } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcu_busy" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ce_hi 3.3-V LVTTL K22 " "Pin ce_hi uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ce_hi } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ce_hi" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483357 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1605745483357 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVTTL K1 " "Pin spi_mosi uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605745483363 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1605745483363 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[0\] a permanently disabled " "Pin xbus\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[1\] a permanently disabled " "Pin xbus\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[2\] a permanently disabled " "Pin xbus\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[3\] a permanently disabled " "Pin xbus\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently enabled " "Pin gpio\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently enabled " "Pin gpio\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently enabled " "Pin gpio\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently enabled " "Pin gpio\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently enabled " "Pin gpio\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605745483363 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605745483363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.fit.smsg " "Generated suppressed messages file E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605745483449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6532 " "Peak virtual memory: 6532 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605745483758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 02:24:43 2020 " "Processing ended: Thu Nov 19 02:24:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605745483758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605745483758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605745483758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605745483758 ""}
