// Seed: 283118657
module module_0 ();
  wire id_1;
  wire id_3;
  id_4(
      .id_0(1),
      .id_1(id_3),
      .id_2(id_2),
      .id_3(1),
      .id_4(1),
      .id_5(id_2),
      .find(1),
      .id_6(),
      .id_7(),
      .id_8(1)
  );
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input wor id_6
);
  wire id_8;
  always @* begin
    assume (1);
  end
  module_0();
endmodule
