// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="LDPC_buff,hls_ip_2016_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k160tfbg676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.331875,HLS_SYN_LAT=0,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=103,HLS_SYN_LUT=1179}" *)

module LDPC_buff (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_in,
        reset,
        raw_dat0_address0,
        raw_dat0_ce0,
        raw_dat0_we0,
        raw_dat0_d0,
        raw_dat1_address0,
        raw_dat1_ce0,
        raw_dat1_we0,
        raw_dat1_d0,
        raw_dat2_address0,
        raw_dat2_ce0,
        raw_dat2_we0,
        raw_dat2_d0,
        raw_dat3_address0,
        raw_dat3_ce0,
        raw_dat3_we0,
        raw_dat3_d0,
        raw_dat4_address0,
        raw_dat4_ce0,
        raw_dat4_we0,
        raw_dat4_d0,
        raw_dat5_address0,
        raw_dat5_ce0,
        raw_dat5_we0,
        raw_dat5_d0,
        raw_dat6_address0,
        raw_dat6_ce0,
        raw_dat6_we0,
        raw_dat6_d0,
        raw_dat7_address0,
        raw_dat7_ce0,
        raw_dat7_we0,
        raw_dat7_d0,
        raw_dat8_address0,
        raw_dat8_ce0,
        raw_dat8_we0,
        raw_dat8_d0,
        raw_dat9_address0,
        raw_dat9_ce0,
        raw_dat9_we0,
        raw_dat9_d0,
        raw_dat10_address0,
        raw_dat10_ce0,
        raw_dat10_we0,
        raw_dat10_d0,
        numbits_V,
        overrun,
        overrun_ap_vld,
        full,
        full_ap_vld,
        write_r,
        deran_V,
        mux,
        decode_done,
        decode_start,
        decode_start_ap_vld,
        decode_ready,
        decode_done_b,
        decode_start_b,
        decode_start_b_ap_vld,
        decode_ready_b,
        deran_data,
        deran_data_ap_vld,
        cur_write_pos_V,
        cur_write_pos_V_ap_vld,
        out_mux
);

parameter    ap_ST_fsm_state1 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv16_FF = 16'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_600 = 16'b11000000000;
parameter    ap_const_lv16_1800 = 16'b1100000000000;
parameter    ap_const_lv16_2000 = 16'b10000000000000;
parameter    ap_const_lv16_1400 = 16'b1010000000000;
parameter    ap_const_lv16_800 = 16'b100000000000;
parameter    ap_const_lv12_200 = 12'b1000000000;
parameter    ap_const_lv12_400 = 12'b10000000000;
parameter    ap_const_lv12_100 = 12'b100000000;
parameter    ap_const_lv12_800 = 12'b100000000000;
parameter    ap_const_lv12_80 = 12'b10000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv16_100 = 16'b100000000;
parameter    ap_const_lv32_F = 32'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] data_in;
input   reset;
output  [10:0] raw_dat0_address0;
output   raw_dat0_ce0;
output   raw_dat0_we0;
output  [7:0] raw_dat0_d0;
output  [10:0] raw_dat1_address0;
output   raw_dat1_ce0;
output   raw_dat1_we0;
output  [7:0] raw_dat1_d0;
output  [10:0] raw_dat2_address0;
output   raw_dat2_ce0;
output   raw_dat2_we0;
output  [7:0] raw_dat2_d0;
output  [10:0] raw_dat3_address0;
output   raw_dat3_ce0;
output   raw_dat3_we0;
output  [7:0] raw_dat3_d0;
output  [9:0] raw_dat4_address0;
output   raw_dat4_ce0;
output   raw_dat4_we0;
output  [7:0] raw_dat4_d0;
output  [9:0] raw_dat5_address0;
output   raw_dat5_ce0;
output   raw_dat5_we0;
output  [7:0] raw_dat5_d0;
output  [9:0] raw_dat6_address0;
output   raw_dat6_ce0;
output   raw_dat6_we0;
output  [7:0] raw_dat6_d0;
output  [9:0] raw_dat7_address0;
output   raw_dat7_ce0;
output   raw_dat7_we0;
output  [7:0] raw_dat7_d0;
output  [9:0] raw_dat8_address0;
output   raw_dat8_ce0;
output   raw_dat8_we0;
output  [7:0] raw_dat8_d0;
output  [9:0] raw_dat9_address0;
output   raw_dat9_ce0;
output   raw_dat9_we0;
output  [7:0] raw_dat9_d0;
output  [9:0] raw_dat10_address0;
output   raw_dat10_ce0;
output   raw_dat10_we0;
output  [7:0] raw_dat10_d0;
input  [15:0] numbits_V;
output   overrun;
output   overrun_ap_vld;
output   full;
output   full_ap_vld;
input   write_r;
input  [1:0] deran_V;
output   mux;
input   decode_done;
output   decode_start;
output   decode_start_ap_vld;
input   decode_ready;
input   decode_done_b;
output   decode_start_b;
output   decode_start_b_ap_vld;
input   decode_ready_b;
output  [7:0] deran_data;
output   deran_data_ap_vld;
output  [15:0] cur_write_pos_V;
output   cur_write_pos_V_ap_vld;
input   out_mux;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] raw_dat0_address0;
reg raw_dat0_ce0;
reg raw_dat0_we0;
reg[7:0] raw_dat0_d0;
reg[10:0] raw_dat1_address0;
reg raw_dat1_ce0;
reg raw_dat1_we0;
reg[7:0] raw_dat1_d0;
reg[10:0] raw_dat2_address0;
reg raw_dat2_ce0;
reg raw_dat2_we0;
reg[7:0] raw_dat2_d0;
reg[10:0] raw_dat3_address0;
reg raw_dat3_ce0;
reg raw_dat3_we0;
reg[7:0] raw_dat3_d0;
reg[9:0] raw_dat4_address0;
reg raw_dat4_ce0;
reg raw_dat4_we0;
reg[7:0] raw_dat4_d0;
reg[9:0] raw_dat5_address0;
reg raw_dat5_ce0;
reg raw_dat5_we0;
reg[7:0] raw_dat5_d0;
reg[9:0] raw_dat6_address0;
reg raw_dat6_ce0;
reg raw_dat6_we0;
reg[7:0] raw_dat6_d0;
reg[9:0] raw_dat7_address0;
reg raw_dat7_ce0;
reg raw_dat7_we0;
reg[7:0] raw_dat7_d0;
reg[9:0] raw_dat8_address0;
reg raw_dat8_ce0;
reg raw_dat8_we0;
reg[7:0] raw_dat8_d0;
reg[9:0] raw_dat9_address0;
reg raw_dat9_ce0;
reg raw_dat9_we0;
reg[7:0] raw_dat9_d0;
reg[9:0] raw_dat10_address0;
reg raw_dat10_ce0;
reg raw_dat10_we0;
reg[7:0] raw_dat10_d0;
reg overrun;
reg overrun_ap_vld;
reg full;
reg full_ap_vld;
reg decode_start_ap_vld;
reg decode_start_b_ap_vld;
reg deran_data_ap_vld;
reg cur_write_pos_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [15:0] write_pos;
reg   [15:0] ccsds_V;
reg   [0:0] mux_pos;
reg   [15:0] pos_r;
reg   [15:0] mem;
reg   [11:0] trig;
reg   [31:0] irig;
wire   [7:0] StgValue_87_write_raw_data_fu_556_dat;
wire   [10:0] StgValue_87_write_raw_data_fu_556_r_dat0_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat0_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat0_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat0_d0;
wire   [10:0] StgValue_87_write_raw_data_fu_556_r_dat1_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat1_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat1_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat1_d0;
wire   [10:0] StgValue_87_write_raw_data_fu_556_r_dat2_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat2_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat2_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat2_d0;
wire   [10:0] StgValue_87_write_raw_data_fu_556_r_dat3_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat3_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat3_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat3_d0;
wire   [9:0] StgValue_87_write_raw_data_fu_556_r_dat4_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat4_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat4_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat4_d0;
wire   [9:0] StgValue_87_write_raw_data_fu_556_r_dat5_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat5_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat5_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat5_d0;
wire   [9:0] StgValue_87_write_raw_data_fu_556_r_dat6_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat6_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat6_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat6_d0;
wire   [9:0] StgValue_87_write_raw_data_fu_556_r_dat7_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat7_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat7_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat7_d0;
wire   [9:0] StgValue_87_write_raw_data_fu_556_r_dat8_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat8_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat8_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat8_d0;
wire   [9:0] StgValue_87_write_raw_data_fu_556_r_dat9_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat9_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat9_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat9_d0;
wire   [9:0] StgValue_87_write_raw_data_fu_556_r_dat10_address0;
wire    StgValue_87_write_raw_data_fu_556_r_dat10_ce0;
wire    StgValue_87_write_raw_data_fu_556_r_dat10_we0;
wire   [7:0] StgValue_87_write_raw_data_fu_556_r_dat10_d0;
wire   [15:0] StgValue_87_write_raw_data_fu_556_mem_o;
wire    StgValue_87_write_raw_data_fu_556_mem_o_ap_vld;
wire   [15:0] StgValue_87_write_raw_data_fu_556_pos_r_o;
wire    StgValue_87_write_raw_data_fu_556_pos_r_o_ap_vld;
wire   [7:0] StgValue_117_write_raw_data_fu_589_dat;
wire   [10:0] StgValue_117_write_raw_data_fu_589_r_dat0_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat0_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat0_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat0_d0;
wire   [10:0] StgValue_117_write_raw_data_fu_589_r_dat1_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat1_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat1_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat1_d0;
wire   [10:0] StgValue_117_write_raw_data_fu_589_r_dat2_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat2_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat2_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat2_d0;
wire   [10:0] StgValue_117_write_raw_data_fu_589_r_dat3_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat3_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat3_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat3_d0;
wire   [9:0] StgValue_117_write_raw_data_fu_589_r_dat4_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat4_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat4_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat4_d0;
wire   [9:0] StgValue_117_write_raw_data_fu_589_r_dat5_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat5_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat5_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat5_d0;
wire   [9:0] StgValue_117_write_raw_data_fu_589_r_dat6_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat6_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat6_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat6_d0;
wire   [9:0] StgValue_117_write_raw_data_fu_589_r_dat7_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat7_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat7_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat7_d0;
wire   [9:0] StgValue_117_write_raw_data_fu_589_r_dat8_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat8_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat8_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat8_d0;
wire   [9:0] StgValue_117_write_raw_data_fu_589_r_dat9_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat9_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat9_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat9_d0;
wire   [9:0] StgValue_117_write_raw_data_fu_589_r_dat10_address0;
wire    StgValue_117_write_raw_data_fu_589_r_dat10_ce0;
wire    StgValue_117_write_raw_data_fu_589_r_dat10_we0;
wire   [7:0] StgValue_117_write_raw_data_fu_589_r_dat10_d0;
wire   [15:0] StgValue_117_write_raw_data_fu_589_mem_o;
wire    StgValue_117_write_raw_data_fu_589_mem_o_ap_vld;
wire   [15:0] StgValue_117_write_raw_data_fu_589_pos_r_o;
wire    StgValue_117_write_raw_data_fu_589_pos_r_o_ap_vld;
wire   [7:0] StgValue_150_write_raw_data_fu_622_dat;
wire   [10:0] StgValue_150_write_raw_data_fu_622_r_dat0_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat0_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat0_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat0_d0;
wire   [10:0] StgValue_150_write_raw_data_fu_622_r_dat1_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat1_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat1_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat1_d0;
wire   [10:0] StgValue_150_write_raw_data_fu_622_r_dat2_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat2_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat2_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat2_d0;
wire   [10:0] StgValue_150_write_raw_data_fu_622_r_dat3_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat3_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat3_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat3_d0;
wire   [9:0] StgValue_150_write_raw_data_fu_622_r_dat4_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat4_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat4_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat4_d0;
wire   [9:0] StgValue_150_write_raw_data_fu_622_r_dat5_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat5_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat5_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat5_d0;
wire   [9:0] StgValue_150_write_raw_data_fu_622_r_dat6_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat6_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat6_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat6_d0;
wire   [9:0] StgValue_150_write_raw_data_fu_622_r_dat7_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat7_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat7_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat7_d0;
wire   [9:0] StgValue_150_write_raw_data_fu_622_r_dat8_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat8_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat8_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat8_d0;
wire   [9:0] StgValue_150_write_raw_data_fu_622_r_dat9_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat9_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat9_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat9_d0;
wire   [9:0] StgValue_150_write_raw_data_fu_622_r_dat10_address0;
wire    StgValue_150_write_raw_data_fu_622_r_dat10_ce0;
wire    StgValue_150_write_raw_data_fu_622_r_dat10_we0;
wire   [7:0] StgValue_150_write_raw_data_fu_622_r_dat10_d0;
wire   [15:0] StgValue_150_write_raw_data_fu_622_mem_o;
wire    StgValue_150_write_raw_data_fu_622_mem_o_ap_vld;
wire   [15:0] StgValue_150_write_raw_data_fu_622_pos_r_o;
wire    StgValue_150_write_raw_data_fu_622_pos_r_o_ap_vld;
wire   [10:0] StgValue_173_write_raw_data_fu_655_r_dat0_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat0_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat0_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat0_d0;
wire   [10:0] StgValue_173_write_raw_data_fu_655_r_dat1_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat1_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat1_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat1_d0;
wire   [10:0] StgValue_173_write_raw_data_fu_655_r_dat2_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat2_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat2_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat2_d0;
wire   [10:0] StgValue_173_write_raw_data_fu_655_r_dat3_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat3_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat3_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat3_d0;
wire   [9:0] StgValue_173_write_raw_data_fu_655_r_dat4_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat4_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat4_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat4_d0;
wire   [9:0] StgValue_173_write_raw_data_fu_655_r_dat5_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat5_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat5_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat5_d0;
wire   [9:0] StgValue_173_write_raw_data_fu_655_r_dat6_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat6_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat6_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat6_d0;
wire   [9:0] StgValue_173_write_raw_data_fu_655_r_dat7_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat7_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat7_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat7_d0;
wire   [9:0] StgValue_173_write_raw_data_fu_655_r_dat8_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat8_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat8_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat8_d0;
wire   [9:0] StgValue_173_write_raw_data_fu_655_r_dat9_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat9_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat9_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat9_d0;
wire   [9:0] StgValue_173_write_raw_data_fu_655_r_dat10_address0;
wire    StgValue_173_write_raw_data_fu_655_r_dat10_ce0;
wire    StgValue_173_write_raw_data_fu_655_r_dat10_we0;
wire   [7:0] StgValue_173_write_raw_data_fu_655_r_dat10_d0;
wire   [15:0] StgValue_173_write_raw_data_fu_655_mem_o;
wire    StgValue_173_write_raw_data_fu_655_mem_o_ap_vld;
wire   [15:0] StgValue_173_write_raw_data_fu_655_pos_r_o;
wire    StgValue_173_write_raw_data_fu_655_pos_r_o_ap_vld;
reg   [0:0] decode_start_flag_5_phi_fu_295_p6;
wire   [0:0] tmp_20_fu_941_p2;
wire   [0:0] reset_read_read_fu_226_p2;
wire   [0:0] write_read_read_fu_214_p2;
wire   [1:0] deran_V_read_read_fu_208_p2;
wire   [0:0] mux_pos_load_load_fu_710_p1;
reg   [0:0] decode_start_b_flag_5_phi_fu_309_p6;
reg   [0:0] decode_start_flag_3_phi_fu_323_p6;
wire   [0:0] tmp_19_fu_1031_p2;
reg   [0:0] decode_start_b_flag_3_phi_fu_337_p6;
reg   [0:0] decode_start_flag_1_phi_fu_351_p6;
wire   [0:0] tmp_18_fu_1141_p2;
reg   [0:0] decode_start_b_flag_1_phi_fu_365_p6;
reg   [0:0] ccsds_V_flag_phi_fu_379_p12;
wire   [0:0] tmp_17_fu_1196_p2;
wire   [14:0] tmp_7_fu_1173_p3;
reg   [0:0] decode_start_flag_8_phi_fu_424_p12;
reg   [0:0] decode_start_b_flag_8_phi_fu_447_p12;
reg   [7:0] p_3_phi_fu_470_p12;
wire   [7:0] data_in_1_fu_917_p3;
wire   [7:0] data_in_s_fu_1007_p3;
wire   [7:0] irig_data_fu_1117_p3;
reg   [15:0] val_assign_phi_fu_491_p6;
wire   [15:0] tmp_s_fu_872_p2;
reg   [0:0] ccsds_V_flag_2_phi_fu_504_p6;
reg   [15:0] ccsds_V_new_2_phi_fu_518_p6;
wire   [15:0] ccsds_V_new_cast_fu_1202_p1;
reg   [0:0] decode_start_flag_s_phi_fu_531_p6;
reg   [0:0] decode_start_b_flag_s_phi_fu_545_p6;
wire   [11:0] newSel2_fu_852_p3;
wire   [31:0] storemerge3_fu_965_p3;
wire   [31:0] storemerge2_fu_1057_p3;
wire   [0:0] decode_done_b_read_read_fu_190_p2;
wire   [0:0] decode_done_read_read_fu_202_p2;
wire   [0:0] decode_start_flag_2_fu_1213_p2;
wire   [0:0] decode_start_b_flag_2_fu_1226_p2;
wire   [0:0] tmp_11_fu_999_p3;
wire   [0:0] r_V_6_fu_1071_p1;
wire   [0:0] sel_tmp2_fu_750_p2;
wire   [0:0] sel_tmp3_fu_756_p2;
wire   [0:0] sel_tmp4_fu_762_p2;
wire   [0:0] tmp_14_fu_732_p2;
wire   [0:0] tmp_15_fu_738_p2;
wire   [0:0] sel_tmp_fu_774_p2;
wire   [0:0] tmp_fu_780_p2;
wire   [0:0] sel_tmp6_fu_792_p2;
wire   [0:0] sel_tmp7_fu_798_p2;
wire   [0:0] sel_tmp8_fu_804_p2;
wire   [0:0] sel_tmp1_fu_786_p2;
wire   [0:0] sel_tmp5_fu_768_p2;
wire   [0:0] tmp_16_fu_744_p2;
wire   [0:0] or_cond_fu_818_p2;
wire   [11:0] newSel_cast_cast_fu_810_p3;
wire   [11:0] newSel_fu_824_p3;
wire   [0:0] or_cond1_fu_832_p2;
wire   [0:0] or_cond2_fu_846_p2;
wire   [11:0] newSel1_fu_838_p3;
wire   [13:0] tmp_12_fu_889_p1;
wire   [13:0] tmp_5_fu_893_p4;
wire   [13:0] tmp_31_cast_fu_903_p2;
wire   [0:0] tmp_13_fu_909_p3;
wire   [7:0] data_in_assign_2_fu_689_p2;
wire   [16:0] lhs_V_4_cast_fu_931_p1;
wire  signed [16:0] tmp_33_cast_fu_927_p1;
wire   [16:0] r_V_5_fu_935_p2;
wire   [31:0] tmp_24_fu_947_p2;
wire   [0:0] tmp_25_fu_953_p2;
wire   [31:0] tmp_26_fu_959_p2;
wire   [13:0] tmp_10_fu_979_p1;
wire   [13:0] tmp_3_fu_983_p4;
wire   [13:0] tmp_25_cast_fu_993_p2;
wire   [7:0] grp_fu_695_p2;
wire   [16:0] lhs_V_3_cast_fu_1021_p1;
wire  signed [16:0] tmp_27_cast_fu_1017_p1;
wire   [16:0] r_V_4_fu_1025_p2;
wire   [31:0] tmp_21_fu_1037_p2;
wire   [0:0] tmp_22_fu_1043_p3;
wire   [31:0] tmp_23_fu_1051_p2;
wire   [0:0] r_V_7_fu_1091_p3;
wire   [0:0] tmp_8_fu_1083_p3;
wire   [0:0] tmp_4_fu_1075_p3;
wire   [0:0] r_V_s_fu_1105_p2;
wire   [0:0] tmp1_fu_1099_p2;
wire   [16:0] lhs_V_2_cast_fu_1131_p1;
wire  signed [16:0] tmp_21_cast_fu_1127_p1;
wire   [16:0] r_V_3_fu_1135_p2;
wire   [15:0] p_4_fu_1147_p2;
wire   [0:0] new_bit_fu_1111_p2;
wire   [14:0] tmp_1_fu_1153_p4;
wire   [14:0] tmp_6_fu_1163_p4;
wire   [16:0] lhs_V_cast_fu_1186_p1;
wire  signed [16:0] tmp_15_cast_fu_1182_p1;
wire   [16:0] r_V_fu_1190_p2;
wire   [0:0] decode_start_flag_2_fu_1213_p1;
wire   [0:0] not_decode_ready_fu_1219_p0;
wire   [0:0] decode_start_b_flag_2_fu_1226_p1;
wire   [0:0] not_decode_ready_b_fu_1232_p0;
reg   [0:0] ap_NS_fsm;
reg    ap_condition_501;
reg    ap_condition_941;
reg    ap_condition_944;
reg    ap_condition_947;
reg    ap_condition_950;
reg    ap_condition_953;
reg    ap_condition_956;
reg    ap_condition_959;
reg    ap_condition_962;
reg    ap_condition_502;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'b1;
#0 write_pos = 16'b0000000000000000;
#0 ccsds_V = 16'b0000000000000000;
#0 mux_pos = 1'b0;
#0 pos_r = 16'b0000000000000000;
#0 mem = 16'b0000000000000000;
#0 trig = 12'b000000000000;
#0 irig = 32'b11;
end

write_raw_data StgValue_87_write_raw_data_fu_556(
    .dat(StgValue_87_write_raw_data_fu_556_dat),
    .r_dat0_address0(StgValue_87_write_raw_data_fu_556_r_dat0_address0),
    .r_dat0_ce0(StgValue_87_write_raw_data_fu_556_r_dat0_ce0),
    .r_dat0_we0(StgValue_87_write_raw_data_fu_556_r_dat0_we0),
    .r_dat0_d0(StgValue_87_write_raw_data_fu_556_r_dat0_d0),
    .r_dat1_address0(StgValue_87_write_raw_data_fu_556_r_dat1_address0),
    .r_dat1_ce0(StgValue_87_write_raw_data_fu_556_r_dat1_ce0),
    .r_dat1_we0(StgValue_87_write_raw_data_fu_556_r_dat1_we0),
    .r_dat1_d0(StgValue_87_write_raw_data_fu_556_r_dat1_d0),
    .r_dat2_address0(StgValue_87_write_raw_data_fu_556_r_dat2_address0),
    .r_dat2_ce0(StgValue_87_write_raw_data_fu_556_r_dat2_ce0),
    .r_dat2_we0(StgValue_87_write_raw_data_fu_556_r_dat2_we0),
    .r_dat2_d0(StgValue_87_write_raw_data_fu_556_r_dat2_d0),
    .r_dat3_address0(StgValue_87_write_raw_data_fu_556_r_dat3_address0),
    .r_dat3_ce0(StgValue_87_write_raw_data_fu_556_r_dat3_ce0),
    .r_dat3_we0(StgValue_87_write_raw_data_fu_556_r_dat3_we0),
    .r_dat3_d0(StgValue_87_write_raw_data_fu_556_r_dat3_d0),
    .r_dat4_address0(StgValue_87_write_raw_data_fu_556_r_dat4_address0),
    .r_dat4_ce0(StgValue_87_write_raw_data_fu_556_r_dat4_ce0),
    .r_dat4_we0(StgValue_87_write_raw_data_fu_556_r_dat4_we0),
    .r_dat4_d0(StgValue_87_write_raw_data_fu_556_r_dat4_d0),
    .r_dat5_address0(StgValue_87_write_raw_data_fu_556_r_dat5_address0),
    .r_dat5_ce0(StgValue_87_write_raw_data_fu_556_r_dat5_ce0),
    .r_dat5_we0(StgValue_87_write_raw_data_fu_556_r_dat5_we0),
    .r_dat5_d0(StgValue_87_write_raw_data_fu_556_r_dat5_d0),
    .r_dat6_address0(StgValue_87_write_raw_data_fu_556_r_dat6_address0),
    .r_dat6_ce0(StgValue_87_write_raw_data_fu_556_r_dat6_ce0),
    .r_dat6_we0(StgValue_87_write_raw_data_fu_556_r_dat6_we0),
    .r_dat6_d0(StgValue_87_write_raw_data_fu_556_r_dat6_d0),
    .r_dat7_address0(StgValue_87_write_raw_data_fu_556_r_dat7_address0),
    .r_dat7_ce0(StgValue_87_write_raw_data_fu_556_r_dat7_ce0),
    .r_dat7_we0(StgValue_87_write_raw_data_fu_556_r_dat7_we0),
    .r_dat7_d0(StgValue_87_write_raw_data_fu_556_r_dat7_d0),
    .r_dat8_address0(StgValue_87_write_raw_data_fu_556_r_dat8_address0),
    .r_dat8_ce0(StgValue_87_write_raw_data_fu_556_r_dat8_ce0),
    .r_dat8_we0(StgValue_87_write_raw_data_fu_556_r_dat8_we0),
    .r_dat8_d0(StgValue_87_write_raw_data_fu_556_r_dat8_d0),
    .r_dat9_address0(StgValue_87_write_raw_data_fu_556_r_dat9_address0),
    .r_dat9_ce0(StgValue_87_write_raw_data_fu_556_r_dat9_ce0),
    .r_dat9_we0(StgValue_87_write_raw_data_fu_556_r_dat9_we0),
    .r_dat9_d0(StgValue_87_write_raw_data_fu_556_r_dat9_d0),
    .r_dat10_address0(StgValue_87_write_raw_data_fu_556_r_dat10_address0),
    .r_dat10_ce0(StgValue_87_write_raw_data_fu_556_r_dat10_ce0),
    .r_dat10_we0(StgValue_87_write_raw_data_fu_556_r_dat10_we0),
    .r_dat10_d0(StgValue_87_write_raw_data_fu_556_r_dat10_d0),
    .mem_i(mem),
    .mem_o(StgValue_87_write_raw_data_fu_556_mem_o),
    .mem_o_ap_vld(StgValue_87_write_raw_data_fu_556_mem_o_ap_vld),
    .pos_r_i(pos_r),
    .pos_r_o(StgValue_87_write_raw_data_fu_556_pos_r_o),
    .pos_r_o_ap_vld(StgValue_87_write_raw_data_fu_556_pos_r_o_ap_vld),
    .trig(trig)
);

write_raw_data StgValue_117_write_raw_data_fu_589(
    .dat(StgValue_117_write_raw_data_fu_589_dat),
    .r_dat0_address0(StgValue_117_write_raw_data_fu_589_r_dat0_address0),
    .r_dat0_ce0(StgValue_117_write_raw_data_fu_589_r_dat0_ce0),
    .r_dat0_we0(StgValue_117_write_raw_data_fu_589_r_dat0_we0),
    .r_dat0_d0(StgValue_117_write_raw_data_fu_589_r_dat0_d0),
    .r_dat1_address0(StgValue_117_write_raw_data_fu_589_r_dat1_address0),
    .r_dat1_ce0(StgValue_117_write_raw_data_fu_589_r_dat1_ce0),
    .r_dat1_we0(StgValue_117_write_raw_data_fu_589_r_dat1_we0),
    .r_dat1_d0(StgValue_117_write_raw_data_fu_589_r_dat1_d0),
    .r_dat2_address0(StgValue_117_write_raw_data_fu_589_r_dat2_address0),
    .r_dat2_ce0(StgValue_117_write_raw_data_fu_589_r_dat2_ce0),
    .r_dat2_we0(StgValue_117_write_raw_data_fu_589_r_dat2_we0),
    .r_dat2_d0(StgValue_117_write_raw_data_fu_589_r_dat2_d0),
    .r_dat3_address0(StgValue_117_write_raw_data_fu_589_r_dat3_address0),
    .r_dat3_ce0(StgValue_117_write_raw_data_fu_589_r_dat3_ce0),
    .r_dat3_we0(StgValue_117_write_raw_data_fu_589_r_dat3_we0),
    .r_dat3_d0(StgValue_117_write_raw_data_fu_589_r_dat3_d0),
    .r_dat4_address0(StgValue_117_write_raw_data_fu_589_r_dat4_address0),
    .r_dat4_ce0(StgValue_117_write_raw_data_fu_589_r_dat4_ce0),
    .r_dat4_we0(StgValue_117_write_raw_data_fu_589_r_dat4_we0),
    .r_dat4_d0(StgValue_117_write_raw_data_fu_589_r_dat4_d0),
    .r_dat5_address0(StgValue_117_write_raw_data_fu_589_r_dat5_address0),
    .r_dat5_ce0(StgValue_117_write_raw_data_fu_589_r_dat5_ce0),
    .r_dat5_we0(StgValue_117_write_raw_data_fu_589_r_dat5_we0),
    .r_dat5_d0(StgValue_117_write_raw_data_fu_589_r_dat5_d0),
    .r_dat6_address0(StgValue_117_write_raw_data_fu_589_r_dat6_address0),
    .r_dat6_ce0(StgValue_117_write_raw_data_fu_589_r_dat6_ce0),
    .r_dat6_we0(StgValue_117_write_raw_data_fu_589_r_dat6_we0),
    .r_dat6_d0(StgValue_117_write_raw_data_fu_589_r_dat6_d0),
    .r_dat7_address0(StgValue_117_write_raw_data_fu_589_r_dat7_address0),
    .r_dat7_ce0(StgValue_117_write_raw_data_fu_589_r_dat7_ce0),
    .r_dat7_we0(StgValue_117_write_raw_data_fu_589_r_dat7_we0),
    .r_dat7_d0(StgValue_117_write_raw_data_fu_589_r_dat7_d0),
    .r_dat8_address0(StgValue_117_write_raw_data_fu_589_r_dat8_address0),
    .r_dat8_ce0(StgValue_117_write_raw_data_fu_589_r_dat8_ce0),
    .r_dat8_we0(StgValue_117_write_raw_data_fu_589_r_dat8_we0),
    .r_dat8_d0(StgValue_117_write_raw_data_fu_589_r_dat8_d0),
    .r_dat9_address0(StgValue_117_write_raw_data_fu_589_r_dat9_address0),
    .r_dat9_ce0(StgValue_117_write_raw_data_fu_589_r_dat9_ce0),
    .r_dat9_we0(StgValue_117_write_raw_data_fu_589_r_dat9_we0),
    .r_dat9_d0(StgValue_117_write_raw_data_fu_589_r_dat9_d0),
    .r_dat10_address0(StgValue_117_write_raw_data_fu_589_r_dat10_address0),
    .r_dat10_ce0(StgValue_117_write_raw_data_fu_589_r_dat10_ce0),
    .r_dat10_we0(StgValue_117_write_raw_data_fu_589_r_dat10_we0),
    .r_dat10_d0(StgValue_117_write_raw_data_fu_589_r_dat10_d0),
    .mem_i(mem),
    .mem_o(StgValue_117_write_raw_data_fu_589_mem_o),
    .mem_o_ap_vld(StgValue_117_write_raw_data_fu_589_mem_o_ap_vld),
    .pos_r_i(pos_r),
    .pos_r_o(StgValue_117_write_raw_data_fu_589_pos_r_o),
    .pos_r_o_ap_vld(StgValue_117_write_raw_data_fu_589_pos_r_o_ap_vld),
    .trig(trig)
);

write_raw_data StgValue_150_write_raw_data_fu_622(
    .dat(StgValue_150_write_raw_data_fu_622_dat),
    .r_dat0_address0(StgValue_150_write_raw_data_fu_622_r_dat0_address0),
    .r_dat0_ce0(StgValue_150_write_raw_data_fu_622_r_dat0_ce0),
    .r_dat0_we0(StgValue_150_write_raw_data_fu_622_r_dat0_we0),
    .r_dat0_d0(StgValue_150_write_raw_data_fu_622_r_dat0_d0),
    .r_dat1_address0(StgValue_150_write_raw_data_fu_622_r_dat1_address0),
    .r_dat1_ce0(StgValue_150_write_raw_data_fu_622_r_dat1_ce0),
    .r_dat1_we0(StgValue_150_write_raw_data_fu_622_r_dat1_we0),
    .r_dat1_d0(StgValue_150_write_raw_data_fu_622_r_dat1_d0),
    .r_dat2_address0(StgValue_150_write_raw_data_fu_622_r_dat2_address0),
    .r_dat2_ce0(StgValue_150_write_raw_data_fu_622_r_dat2_ce0),
    .r_dat2_we0(StgValue_150_write_raw_data_fu_622_r_dat2_we0),
    .r_dat2_d0(StgValue_150_write_raw_data_fu_622_r_dat2_d0),
    .r_dat3_address0(StgValue_150_write_raw_data_fu_622_r_dat3_address0),
    .r_dat3_ce0(StgValue_150_write_raw_data_fu_622_r_dat3_ce0),
    .r_dat3_we0(StgValue_150_write_raw_data_fu_622_r_dat3_we0),
    .r_dat3_d0(StgValue_150_write_raw_data_fu_622_r_dat3_d0),
    .r_dat4_address0(StgValue_150_write_raw_data_fu_622_r_dat4_address0),
    .r_dat4_ce0(StgValue_150_write_raw_data_fu_622_r_dat4_ce0),
    .r_dat4_we0(StgValue_150_write_raw_data_fu_622_r_dat4_we0),
    .r_dat4_d0(StgValue_150_write_raw_data_fu_622_r_dat4_d0),
    .r_dat5_address0(StgValue_150_write_raw_data_fu_622_r_dat5_address0),
    .r_dat5_ce0(StgValue_150_write_raw_data_fu_622_r_dat5_ce0),
    .r_dat5_we0(StgValue_150_write_raw_data_fu_622_r_dat5_we0),
    .r_dat5_d0(StgValue_150_write_raw_data_fu_622_r_dat5_d0),
    .r_dat6_address0(StgValue_150_write_raw_data_fu_622_r_dat6_address0),
    .r_dat6_ce0(StgValue_150_write_raw_data_fu_622_r_dat6_ce0),
    .r_dat6_we0(StgValue_150_write_raw_data_fu_622_r_dat6_we0),
    .r_dat6_d0(StgValue_150_write_raw_data_fu_622_r_dat6_d0),
    .r_dat7_address0(StgValue_150_write_raw_data_fu_622_r_dat7_address0),
    .r_dat7_ce0(StgValue_150_write_raw_data_fu_622_r_dat7_ce0),
    .r_dat7_we0(StgValue_150_write_raw_data_fu_622_r_dat7_we0),
    .r_dat7_d0(StgValue_150_write_raw_data_fu_622_r_dat7_d0),
    .r_dat8_address0(StgValue_150_write_raw_data_fu_622_r_dat8_address0),
    .r_dat8_ce0(StgValue_150_write_raw_data_fu_622_r_dat8_ce0),
    .r_dat8_we0(StgValue_150_write_raw_data_fu_622_r_dat8_we0),
    .r_dat8_d0(StgValue_150_write_raw_data_fu_622_r_dat8_d0),
    .r_dat9_address0(StgValue_150_write_raw_data_fu_622_r_dat9_address0),
    .r_dat9_ce0(StgValue_150_write_raw_data_fu_622_r_dat9_ce0),
    .r_dat9_we0(StgValue_150_write_raw_data_fu_622_r_dat9_we0),
    .r_dat9_d0(StgValue_150_write_raw_data_fu_622_r_dat9_d0),
    .r_dat10_address0(StgValue_150_write_raw_data_fu_622_r_dat10_address0),
    .r_dat10_ce0(StgValue_150_write_raw_data_fu_622_r_dat10_ce0),
    .r_dat10_we0(StgValue_150_write_raw_data_fu_622_r_dat10_we0),
    .r_dat10_d0(StgValue_150_write_raw_data_fu_622_r_dat10_d0),
    .mem_i(mem),
    .mem_o(StgValue_150_write_raw_data_fu_622_mem_o),
    .mem_o_ap_vld(StgValue_150_write_raw_data_fu_622_mem_o_ap_vld),
    .pos_r_i(pos_r),
    .pos_r_o(StgValue_150_write_raw_data_fu_622_pos_r_o),
    .pos_r_o_ap_vld(StgValue_150_write_raw_data_fu_622_pos_r_o_ap_vld),
    .trig(trig)
);

write_raw_data StgValue_173_write_raw_data_fu_655(
    .dat(data_in),
    .r_dat0_address0(StgValue_173_write_raw_data_fu_655_r_dat0_address0),
    .r_dat0_ce0(StgValue_173_write_raw_data_fu_655_r_dat0_ce0),
    .r_dat0_we0(StgValue_173_write_raw_data_fu_655_r_dat0_we0),
    .r_dat0_d0(StgValue_173_write_raw_data_fu_655_r_dat0_d0),
    .r_dat1_address0(StgValue_173_write_raw_data_fu_655_r_dat1_address0),
    .r_dat1_ce0(StgValue_173_write_raw_data_fu_655_r_dat1_ce0),
    .r_dat1_we0(StgValue_173_write_raw_data_fu_655_r_dat1_we0),
    .r_dat1_d0(StgValue_173_write_raw_data_fu_655_r_dat1_d0),
    .r_dat2_address0(StgValue_173_write_raw_data_fu_655_r_dat2_address0),
    .r_dat2_ce0(StgValue_173_write_raw_data_fu_655_r_dat2_ce0),
    .r_dat2_we0(StgValue_173_write_raw_data_fu_655_r_dat2_we0),
    .r_dat2_d0(StgValue_173_write_raw_data_fu_655_r_dat2_d0),
    .r_dat3_address0(StgValue_173_write_raw_data_fu_655_r_dat3_address0),
    .r_dat3_ce0(StgValue_173_write_raw_data_fu_655_r_dat3_ce0),
    .r_dat3_we0(StgValue_173_write_raw_data_fu_655_r_dat3_we0),
    .r_dat3_d0(StgValue_173_write_raw_data_fu_655_r_dat3_d0),
    .r_dat4_address0(StgValue_173_write_raw_data_fu_655_r_dat4_address0),
    .r_dat4_ce0(StgValue_173_write_raw_data_fu_655_r_dat4_ce0),
    .r_dat4_we0(StgValue_173_write_raw_data_fu_655_r_dat4_we0),
    .r_dat4_d0(StgValue_173_write_raw_data_fu_655_r_dat4_d0),
    .r_dat5_address0(StgValue_173_write_raw_data_fu_655_r_dat5_address0),
    .r_dat5_ce0(StgValue_173_write_raw_data_fu_655_r_dat5_ce0),
    .r_dat5_we0(StgValue_173_write_raw_data_fu_655_r_dat5_we0),
    .r_dat5_d0(StgValue_173_write_raw_data_fu_655_r_dat5_d0),
    .r_dat6_address0(StgValue_173_write_raw_data_fu_655_r_dat6_address0),
    .r_dat6_ce0(StgValue_173_write_raw_data_fu_655_r_dat6_ce0),
    .r_dat6_we0(StgValue_173_write_raw_data_fu_655_r_dat6_we0),
    .r_dat6_d0(StgValue_173_write_raw_data_fu_655_r_dat6_d0),
    .r_dat7_address0(StgValue_173_write_raw_data_fu_655_r_dat7_address0),
    .r_dat7_ce0(StgValue_173_write_raw_data_fu_655_r_dat7_ce0),
    .r_dat7_we0(StgValue_173_write_raw_data_fu_655_r_dat7_we0),
    .r_dat7_d0(StgValue_173_write_raw_data_fu_655_r_dat7_d0),
    .r_dat8_address0(StgValue_173_write_raw_data_fu_655_r_dat8_address0),
    .r_dat8_ce0(StgValue_173_write_raw_data_fu_655_r_dat8_ce0),
    .r_dat8_we0(StgValue_173_write_raw_data_fu_655_r_dat8_we0),
    .r_dat8_d0(StgValue_173_write_raw_data_fu_655_r_dat8_d0),
    .r_dat9_address0(StgValue_173_write_raw_data_fu_655_r_dat9_address0),
    .r_dat9_ce0(StgValue_173_write_raw_data_fu_655_r_dat9_ce0),
    .r_dat9_we0(StgValue_173_write_raw_data_fu_655_r_dat9_we0),
    .r_dat9_d0(StgValue_173_write_raw_data_fu_655_r_dat9_d0),
    .r_dat10_address0(StgValue_173_write_raw_data_fu_655_r_dat10_address0),
    .r_dat10_ce0(StgValue_173_write_raw_data_fu_655_r_dat10_ce0),
    .r_dat10_we0(StgValue_173_write_raw_data_fu_655_r_dat10_we0),
    .r_dat10_d0(StgValue_173_write_raw_data_fu_655_r_dat10_d0),
    .mem_i(mem),
    .mem_o(StgValue_173_write_raw_data_fu_655_mem_o),
    .mem_o_ap_vld(StgValue_173_write_raw_data_fu_655_mem_o_ap_vld),
    .pos_r_i(pos_r),
    .pos_r_o(StgValue_173_write_raw_data_fu_655_pos_r_o),
    .pos_r_o_ap_vld(StgValue_173_write_raw_data_fu_655_pos_r_o_ap_vld),
    .trig(trig)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            irig <= storemerge2_fu_1057_p3;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            irig <= storemerge3_fu_965_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        if ((1'b0 == reset_read_read_fu_226_p2)) begin
            mem <= ap_const_lv16_0;
        end else if ((ap_condition_950 == 1'b1)) begin
            mem <= StgValue_173_write_raw_data_fu_655_mem_o;
        end else if ((ap_condition_947 == 1'b1)) begin
            mem <= StgValue_150_write_raw_data_fu_622_mem_o;
        end else if ((ap_condition_944 == 1'b1)) begin
            mem <= StgValue_117_write_raw_data_fu_589_mem_o;
        end else if ((ap_condition_941 == 1'b1)) begin
            mem <= StgValue_87_write_raw_data_fu_556_mem_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        if ((1'b0 == reset_read_read_fu_226_p2)) begin
            pos_r <= ap_const_lv16_0;
        end else if ((ap_condition_962 == 1'b1)) begin
            pos_r <= StgValue_173_write_raw_data_fu_655_pos_r_o;
        end else if ((ap_condition_959 == 1'b1)) begin
            pos_r <= StgValue_150_write_raw_data_fu_622_pos_r_o;
        end else if ((ap_condition_956 == 1'b1)) begin
            pos_r <= StgValue_117_write_raw_data_fu_589_pos_r_o;
        end else if ((ap_condition_953 == 1'b1)) begin
            pos_r <= StgValue_87_write_raw_data_fu_556_pos_r_o;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        if ((~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2))) begin
            write_pos <= tmp_s_fu_872_p2;
        end else if ((1'b0 == reset_read_read_fu_226_p2)) begin
            write_pos <= ap_const_lv16_FFFF;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == ccsds_V_flag_2_phi_fu_504_p6))) begin
        ccsds_V <= ccsds_V_new_2_phi_fu_518_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & (1'b0 == reset_read_read_fu_226_p2))) begin
        mux_pos <= out_mux;
        trig[11 : 7] <= newSel2_fu_852_p3[11 : 7];
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        if ((~(1'b0 == reset_read_read_fu_226_p2) & (1'b0 == write_read_read_fu_214_p2))) begin
            ccsds_V_flag_2_phi_fu_504_p6 = 1'b0;
        end else if ((~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2))) begin
            ccsds_V_flag_2_phi_fu_504_p6 = ccsds_V_flag_phi_fu_379_p12;
        end else if ((1'b0 == reset_read_read_fu_226_p2)) begin
            ccsds_V_flag_2_phi_fu_504_p6 = 1'b1;
        end else begin
            ccsds_V_flag_2_phi_fu_504_p6 = 'bx;
        end
    end else begin
        ccsds_V_flag_2_phi_fu_504_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1))) begin
        ccsds_V_flag_phi_fu_379_p12 = 1'b1;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_17_fu_1196_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)))) begin
        ccsds_V_flag_phi_fu_379_p12 = 1'b0;
    end else begin
        ccsds_V_flag_phi_fu_379_p12 = 'bx;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        if ((~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2))) begin
            ccsds_V_new_2_phi_fu_518_p6 = ccsds_V_new_cast_fu_1202_p1;
        end else if ((1'b0 == reset_read_read_fu_226_p2)) begin
            ccsds_V_new_2_phi_fu_518_p6 = ap_const_lv16_FF;
        end else begin
            ccsds_V_new_2_phi_fu_518_p6 = 'bx;
        end
    end else begin
        ccsds_V_new_2_phi_fu_518_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        cur_write_pos_V_ap_vld = 1'b1;
    end else begin
        cur_write_pos_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == decode_start_flag_2_fu_1213_p2))) begin
        decode_start_ap_vld = 1'b1;
    end else begin
        decode_start_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == decode_start_b_flag_2_fu_1226_p2))) begin
        decode_start_b_ap_vld = 1'b1;
    end else begin
        decode_start_b_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2))) begin
        decode_start_b_flag_1_phi_fu_365_p6 = 1'b1;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_18_fu_1141_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2)))) begin
        decode_start_b_flag_1_phi_fu_365_p6 = 1'b0;
    end else begin
        decode_start_b_flag_1_phi_fu_365_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2))) begin
        decode_start_b_flag_3_phi_fu_337_p6 = 1'b1;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_19_fu_1031_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2)))) begin
        decode_start_b_flag_3_phi_fu_337_p6 = 1'b0;
    end else begin
        decode_start_b_flag_3_phi_fu_337_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1))) begin
        decode_start_b_flag_5_phi_fu_309_p6 = 1'b1;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & (1'b0 == tmp_20_fu_941_p2) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & (1'b0 == mux_pos_load_load_fu_710_p1)))) begin
        decode_start_b_flag_5_phi_fu_309_p6 = 1'b0;
    end else begin
        decode_start_b_flag_5_phi_fu_309_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2))) begin
        decode_start_b_flag_8_phi_fu_447_p12 = 1'b1;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1))) begin
        decode_start_b_flag_8_phi_fu_447_p12 = decode_start_b_flag_1_phi_fu_365_p6;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2))) begin
        decode_start_b_flag_8_phi_fu_447_p12 = decode_start_b_flag_3_phi_fu_337_p6;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3))) begin
        decode_start_b_flag_8_phi_fu_447_p12 = decode_start_b_flag_5_phi_fu_309_p6;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_17_fu_1196_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)))) begin
        decode_start_b_flag_8_phi_fu_447_p12 = 1'b0;
    end else begin
        decode_start_b_flag_8_phi_fu_447_p12 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2))) begin
        decode_start_b_flag_s_phi_fu_545_p6 = decode_start_b_flag_8_phi_fu_447_p12;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & (1'b0 == reset_read_read_fu_226_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & (1'b0 == write_read_read_fu_214_p2)))) begin
        decode_start_b_flag_s_phi_fu_545_p6 = 1'b0;
    end else begin
        decode_start_b_flag_s_phi_fu_545_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2))) begin
        decode_start_flag_1_phi_fu_351_p6 = 1'b1;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_18_fu_1141_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2)))) begin
        decode_start_flag_1_phi_fu_351_p6 = 1'b0;
    end else begin
        decode_start_flag_1_phi_fu_351_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2))) begin
        decode_start_flag_3_phi_fu_323_p6 = 1'b1;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_19_fu_1031_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2)))) begin
        decode_start_flag_3_phi_fu_323_p6 = 1'b0;
    end else begin
        decode_start_flag_3_phi_fu_323_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & (1'b0 == mux_pos_load_load_fu_710_p1))) begin
        decode_start_flag_5_phi_fu_295_p6 = 1'b1;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & (1'b0 == tmp_20_fu_941_p2) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1)))) begin
        decode_start_flag_5_phi_fu_295_p6 = 1'b0;
    end else begin
        decode_start_flag_5_phi_fu_295_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2))) begin
        decode_start_flag_8_phi_fu_424_p12 = 1'b1;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1))) begin
        decode_start_flag_8_phi_fu_424_p12 = decode_start_flag_1_phi_fu_351_p6;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2))) begin
        decode_start_flag_8_phi_fu_424_p12 = decode_start_flag_3_phi_fu_323_p6;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3))) begin
        decode_start_flag_8_phi_fu_424_p12 = decode_start_flag_5_phi_fu_295_p6;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_17_fu_1196_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)))) begin
        decode_start_flag_8_phi_fu_424_p12 = 1'b0;
    end else begin
        decode_start_flag_8_phi_fu_424_p12 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2))) begin
        decode_start_flag_s_phi_fu_531_p6 = decode_start_flag_8_phi_fu_424_p12;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & (1'b0 == reset_read_read_fu_226_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & (1'b0 == write_read_read_fu_214_p2)))) begin
        decode_start_flag_s_phi_fu_531_p6 = 1'b0;
    end else begin
        decode_start_flag_s_phi_fu_531_p6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2))) begin
        deran_data_ap_vld = 1'b1;
    end else begin
        deran_data_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)))) begin
        full = 1'b1;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & (1'b0 == reset_read_read_fu_226_p2))) begin
        full = 1'b0;
    end else begin
        full = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & (1'b0 == reset_read_read_fu_226_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)))) begin
        full_ap_vld = 1'b1;
    end else begin
        full_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (1'b0 == decode_done_read_read_fu_202_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2) & (1'b0 == decode_done_read_read_fu_202_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2) & (1'b0 == decode_done_read_read_fu_202_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2) & (1'b0 == decode_done_read_read_fu_202_p2)))) begin
        overrun = 1'b1;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & (1'b0 == reset_read_read_fu_226_p2))) begin
        overrun = 1'b0;
    end else begin
        overrun = 'bx;
    end
end

always @ (*) begin
    if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & (1'b0 == reset_read_read_fu_226_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & ~(1'b0 == tmp_20_fu_941_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (1'b0 == decode_done_read_read_fu_202_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & ~(1'b0 == tmp_19_fu_1031_p2) & (1'b0 == decode_done_read_read_fu_202_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & ~(1'b0 == tmp_18_fu_1141_p2) & (1'b0 == decode_done_read_read_fu_202_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2) & (1'b0 == decode_done_b_read_read_fu_190_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2) & (1'b0 == decode_done_read_read_fu_202_p2)))) begin
        overrun_ap_vld = 1'b1;
    end else begin
        overrun_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1))) begin
        p_3_phi_fu_470_p12 = irig_data_fu_1117_p3;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2))) begin
        p_3_phi_fu_470_p12 = data_in_s_fu_1007_p3;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3))) begin
        p_3_phi_fu_470_p12 = data_in_1_fu_917_p3;
    end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == tmp_17_fu_1196_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)) | ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & ~(1'b0 == mux_pos_load_load_fu_710_p1) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & ~(1'b0 == tmp_17_fu_1196_p2)))) begin
        p_3_phi_fu_470_p12 = data_in;
    end else begin
        p_3_phi_fu_470_p12 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat0_address0 = StgValue_173_write_raw_data_fu_655_r_dat0_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat0_address0 = StgValue_150_write_raw_data_fu_622_r_dat0_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat0_address0 = StgValue_117_write_raw_data_fu_589_r_dat0_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat0_address0 = StgValue_87_write_raw_data_fu_556_r_dat0_address0;
        end else begin
            raw_dat0_address0 = 'bx;
        end
    end else begin
        raw_dat0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat0_ce0 = StgValue_173_write_raw_data_fu_655_r_dat0_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat0_ce0 = StgValue_150_write_raw_data_fu_622_r_dat0_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat0_ce0 = StgValue_117_write_raw_data_fu_589_r_dat0_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat0_ce0 = StgValue_87_write_raw_data_fu_556_r_dat0_ce0;
        end else begin
            raw_dat0_ce0 = 1'b0;
        end
    end else begin
        raw_dat0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat0_d0 = StgValue_173_write_raw_data_fu_655_r_dat0_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat0_d0 = StgValue_150_write_raw_data_fu_622_r_dat0_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat0_d0 = StgValue_117_write_raw_data_fu_589_r_dat0_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat0_d0 = StgValue_87_write_raw_data_fu_556_r_dat0_d0;
        end else begin
            raw_dat0_d0 = 'bx;
        end
    end else begin
        raw_dat0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat0_we0 = StgValue_173_write_raw_data_fu_655_r_dat0_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat0_we0 = StgValue_150_write_raw_data_fu_622_r_dat0_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat0_we0 = StgValue_117_write_raw_data_fu_589_r_dat0_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat0_we0 = StgValue_87_write_raw_data_fu_556_r_dat0_we0;
        end else begin
            raw_dat0_we0 = 1'b0;
        end
    end else begin
        raw_dat0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat10_address0 = StgValue_173_write_raw_data_fu_655_r_dat10_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat10_address0 = StgValue_150_write_raw_data_fu_622_r_dat10_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat10_address0 = StgValue_117_write_raw_data_fu_589_r_dat10_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat10_address0 = StgValue_87_write_raw_data_fu_556_r_dat10_address0;
        end else begin
            raw_dat10_address0 = 'bx;
        end
    end else begin
        raw_dat10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat10_ce0 = StgValue_173_write_raw_data_fu_655_r_dat10_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat10_ce0 = StgValue_150_write_raw_data_fu_622_r_dat10_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat10_ce0 = StgValue_117_write_raw_data_fu_589_r_dat10_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat10_ce0 = StgValue_87_write_raw_data_fu_556_r_dat10_ce0;
        end else begin
            raw_dat10_ce0 = 1'b0;
        end
    end else begin
        raw_dat10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat10_d0 = StgValue_173_write_raw_data_fu_655_r_dat10_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat10_d0 = StgValue_150_write_raw_data_fu_622_r_dat10_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat10_d0 = StgValue_117_write_raw_data_fu_589_r_dat10_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat10_d0 = StgValue_87_write_raw_data_fu_556_r_dat10_d0;
        end else begin
            raw_dat10_d0 = 'bx;
        end
    end else begin
        raw_dat10_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat10_we0 = StgValue_173_write_raw_data_fu_655_r_dat10_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat10_we0 = StgValue_150_write_raw_data_fu_622_r_dat10_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat10_we0 = StgValue_117_write_raw_data_fu_589_r_dat10_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat10_we0 = StgValue_87_write_raw_data_fu_556_r_dat10_we0;
        end else begin
            raw_dat10_we0 = 1'b0;
        end
    end else begin
        raw_dat10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat1_address0 = StgValue_173_write_raw_data_fu_655_r_dat1_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat1_address0 = StgValue_150_write_raw_data_fu_622_r_dat1_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat1_address0 = StgValue_117_write_raw_data_fu_589_r_dat1_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat1_address0 = StgValue_87_write_raw_data_fu_556_r_dat1_address0;
        end else begin
            raw_dat1_address0 = 'bx;
        end
    end else begin
        raw_dat1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat1_ce0 = StgValue_173_write_raw_data_fu_655_r_dat1_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat1_ce0 = StgValue_150_write_raw_data_fu_622_r_dat1_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat1_ce0 = StgValue_117_write_raw_data_fu_589_r_dat1_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat1_ce0 = StgValue_87_write_raw_data_fu_556_r_dat1_ce0;
        end else begin
            raw_dat1_ce0 = 1'b0;
        end
    end else begin
        raw_dat1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat1_d0 = StgValue_173_write_raw_data_fu_655_r_dat1_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat1_d0 = StgValue_150_write_raw_data_fu_622_r_dat1_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat1_d0 = StgValue_117_write_raw_data_fu_589_r_dat1_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat1_d0 = StgValue_87_write_raw_data_fu_556_r_dat1_d0;
        end else begin
            raw_dat1_d0 = 'bx;
        end
    end else begin
        raw_dat1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat1_we0 = StgValue_173_write_raw_data_fu_655_r_dat1_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat1_we0 = StgValue_150_write_raw_data_fu_622_r_dat1_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat1_we0 = StgValue_117_write_raw_data_fu_589_r_dat1_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat1_we0 = StgValue_87_write_raw_data_fu_556_r_dat1_we0;
        end else begin
            raw_dat1_we0 = 1'b0;
        end
    end else begin
        raw_dat1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat2_address0 = StgValue_173_write_raw_data_fu_655_r_dat2_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat2_address0 = StgValue_150_write_raw_data_fu_622_r_dat2_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat2_address0 = StgValue_117_write_raw_data_fu_589_r_dat2_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat2_address0 = StgValue_87_write_raw_data_fu_556_r_dat2_address0;
        end else begin
            raw_dat2_address0 = 'bx;
        end
    end else begin
        raw_dat2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat2_ce0 = StgValue_173_write_raw_data_fu_655_r_dat2_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat2_ce0 = StgValue_150_write_raw_data_fu_622_r_dat2_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat2_ce0 = StgValue_117_write_raw_data_fu_589_r_dat2_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat2_ce0 = StgValue_87_write_raw_data_fu_556_r_dat2_ce0;
        end else begin
            raw_dat2_ce0 = 1'b0;
        end
    end else begin
        raw_dat2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat2_d0 = StgValue_173_write_raw_data_fu_655_r_dat2_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat2_d0 = StgValue_150_write_raw_data_fu_622_r_dat2_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat2_d0 = StgValue_117_write_raw_data_fu_589_r_dat2_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat2_d0 = StgValue_87_write_raw_data_fu_556_r_dat2_d0;
        end else begin
            raw_dat2_d0 = 'bx;
        end
    end else begin
        raw_dat2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat2_we0 = StgValue_173_write_raw_data_fu_655_r_dat2_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat2_we0 = StgValue_150_write_raw_data_fu_622_r_dat2_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat2_we0 = StgValue_117_write_raw_data_fu_589_r_dat2_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat2_we0 = StgValue_87_write_raw_data_fu_556_r_dat2_we0;
        end else begin
            raw_dat2_we0 = 1'b0;
        end
    end else begin
        raw_dat2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat3_address0 = StgValue_173_write_raw_data_fu_655_r_dat3_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat3_address0 = StgValue_150_write_raw_data_fu_622_r_dat3_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat3_address0 = StgValue_117_write_raw_data_fu_589_r_dat3_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat3_address0 = StgValue_87_write_raw_data_fu_556_r_dat3_address0;
        end else begin
            raw_dat3_address0 = 'bx;
        end
    end else begin
        raw_dat3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat3_ce0 = StgValue_173_write_raw_data_fu_655_r_dat3_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat3_ce0 = StgValue_150_write_raw_data_fu_622_r_dat3_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat3_ce0 = StgValue_117_write_raw_data_fu_589_r_dat3_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat3_ce0 = StgValue_87_write_raw_data_fu_556_r_dat3_ce0;
        end else begin
            raw_dat3_ce0 = 1'b0;
        end
    end else begin
        raw_dat3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat3_d0 = StgValue_173_write_raw_data_fu_655_r_dat3_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat3_d0 = StgValue_150_write_raw_data_fu_622_r_dat3_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat3_d0 = StgValue_117_write_raw_data_fu_589_r_dat3_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat3_d0 = StgValue_87_write_raw_data_fu_556_r_dat3_d0;
        end else begin
            raw_dat3_d0 = 'bx;
        end
    end else begin
        raw_dat3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat3_we0 = StgValue_173_write_raw_data_fu_655_r_dat3_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat3_we0 = StgValue_150_write_raw_data_fu_622_r_dat3_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat3_we0 = StgValue_117_write_raw_data_fu_589_r_dat3_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat3_we0 = StgValue_87_write_raw_data_fu_556_r_dat3_we0;
        end else begin
            raw_dat3_we0 = 1'b0;
        end
    end else begin
        raw_dat3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat4_address0 = StgValue_173_write_raw_data_fu_655_r_dat4_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat4_address0 = StgValue_150_write_raw_data_fu_622_r_dat4_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat4_address0 = StgValue_117_write_raw_data_fu_589_r_dat4_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat4_address0 = StgValue_87_write_raw_data_fu_556_r_dat4_address0;
        end else begin
            raw_dat4_address0 = 'bx;
        end
    end else begin
        raw_dat4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat4_ce0 = StgValue_173_write_raw_data_fu_655_r_dat4_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat4_ce0 = StgValue_150_write_raw_data_fu_622_r_dat4_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat4_ce0 = StgValue_117_write_raw_data_fu_589_r_dat4_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat4_ce0 = StgValue_87_write_raw_data_fu_556_r_dat4_ce0;
        end else begin
            raw_dat4_ce0 = 1'b0;
        end
    end else begin
        raw_dat4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat4_d0 = StgValue_173_write_raw_data_fu_655_r_dat4_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat4_d0 = StgValue_150_write_raw_data_fu_622_r_dat4_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat4_d0 = StgValue_117_write_raw_data_fu_589_r_dat4_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat4_d0 = StgValue_87_write_raw_data_fu_556_r_dat4_d0;
        end else begin
            raw_dat4_d0 = 'bx;
        end
    end else begin
        raw_dat4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat4_we0 = StgValue_173_write_raw_data_fu_655_r_dat4_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat4_we0 = StgValue_150_write_raw_data_fu_622_r_dat4_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat4_we0 = StgValue_117_write_raw_data_fu_589_r_dat4_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat4_we0 = StgValue_87_write_raw_data_fu_556_r_dat4_we0;
        end else begin
            raw_dat4_we0 = 1'b0;
        end
    end else begin
        raw_dat4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat5_address0 = StgValue_173_write_raw_data_fu_655_r_dat5_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat5_address0 = StgValue_150_write_raw_data_fu_622_r_dat5_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat5_address0 = StgValue_117_write_raw_data_fu_589_r_dat5_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat5_address0 = StgValue_87_write_raw_data_fu_556_r_dat5_address0;
        end else begin
            raw_dat5_address0 = 'bx;
        end
    end else begin
        raw_dat5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat5_ce0 = StgValue_173_write_raw_data_fu_655_r_dat5_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat5_ce0 = StgValue_150_write_raw_data_fu_622_r_dat5_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat5_ce0 = StgValue_117_write_raw_data_fu_589_r_dat5_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat5_ce0 = StgValue_87_write_raw_data_fu_556_r_dat5_ce0;
        end else begin
            raw_dat5_ce0 = 1'b0;
        end
    end else begin
        raw_dat5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat5_d0 = StgValue_173_write_raw_data_fu_655_r_dat5_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat5_d0 = StgValue_150_write_raw_data_fu_622_r_dat5_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat5_d0 = StgValue_117_write_raw_data_fu_589_r_dat5_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat5_d0 = StgValue_87_write_raw_data_fu_556_r_dat5_d0;
        end else begin
            raw_dat5_d0 = 'bx;
        end
    end else begin
        raw_dat5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat5_we0 = StgValue_173_write_raw_data_fu_655_r_dat5_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat5_we0 = StgValue_150_write_raw_data_fu_622_r_dat5_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat5_we0 = StgValue_117_write_raw_data_fu_589_r_dat5_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat5_we0 = StgValue_87_write_raw_data_fu_556_r_dat5_we0;
        end else begin
            raw_dat5_we0 = 1'b0;
        end
    end else begin
        raw_dat5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat6_address0 = StgValue_173_write_raw_data_fu_655_r_dat6_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat6_address0 = StgValue_150_write_raw_data_fu_622_r_dat6_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat6_address0 = StgValue_117_write_raw_data_fu_589_r_dat6_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat6_address0 = StgValue_87_write_raw_data_fu_556_r_dat6_address0;
        end else begin
            raw_dat6_address0 = 'bx;
        end
    end else begin
        raw_dat6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat6_ce0 = StgValue_173_write_raw_data_fu_655_r_dat6_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat6_ce0 = StgValue_150_write_raw_data_fu_622_r_dat6_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat6_ce0 = StgValue_117_write_raw_data_fu_589_r_dat6_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat6_ce0 = StgValue_87_write_raw_data_fu_556_r_dat6_ce0;
        end else begin
            raw_dat6_ce0 = 1'b0;
        end
    end else begin
        raw_dat6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat6_d0 = StgValue_173_write_raw_data_fu_655_r_dat6_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat6_d0 = StgValue_150_write_raw_data_fu_622_r_dat6_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat6_d0 = StgValue_117_write_raw_data_fu_589_r_dat6_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat6_d0 = StgValue_87_write_raw_data_fu_556_r_dat6_d0;
        end else begin
            raw_dat6_d0 = 'bx;
        end
    end else begin
        raw_dat6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat6_we0 = StgValue_173_write_raw_data_fu_655_r_dat6_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat6_we0 = StgValue_150_write_raw_data_fu_622_r_dat6_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat6_we0 = StgValue_117_write_raw_data_fu_589_r_dat6_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat6_we0 = StgValue_87_write_raw_data_fu_556_r_dat6_we0;
        end else begin
            raw_dat6_we0 = 1'b0;
        end
    end else begin
        raw_dat6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat7_address0 = StgValue_173_write_raw_data_fu_655_r_dat7_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat7_address0 = StgValue_150_write_raw_data_fu_622_r_dat7_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat7_address0 = StgValue_117_write_raw_data_fu_589_r_dat7_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat7_address0 = StgValue_87_write_raw_data_fu_556_r_dat7_address0;
        end else begin
            raw_dat7_address0 = 'bx;
        end
    end else begin
        raw_dat7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat7_ce0 = StgValue_173_write_raw_data_fu_655_r_dat7_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat7_ce0 = StgValue_150_write_raw_data_fu_622_r_dat7_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat7_ce0 = StgValue_117_write_raw_data_fu_589_r_dat7_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat7_ce0 = StgValue_87_write_raw_data_fu_556_r_dat7_ce0;
        end else begin
            raw_dat7_ce0 = 1'b0;
        end
    end else begin
        raw_dat7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat7_d0 = StgValue_173_write_raw_data_fu_655_r_dat7_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat7_d0 = StgValue_150_write_raw_data_fu_622_r_dat7_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat7_d0 = StgValue_117_write_raw_data_fu_589_r_dat7_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat7_d0 = StgValue_87_write_raw_data_fu_556_r_dat7_d0;
        end else begin
            raw_dat7_d0 = 'bx;
        end
    end else begin
        raw_dat7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat7_we0 = StgValue_173_write_raw_data_fu_655_r_dat7_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat7_we0 = StgValue_150_write_raw_data_fu_622_r_dat7_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat7_we0 = StgValue_117_write_raw_data_fu_589_r_dat7_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat7_we0 = StgValue_87_write_raw_data_fu_556_r_dat7_we0;
        end else begin
            raw_dat7_we0 = 1'b0;
        end
    end else begin
        raw_dat7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat8_address0 = StgValue_173_write_raw_data_fu_655_r_dat8_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat8_address0 = StgValue_150_write_raw_data_fu_622_r_dat8_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat8_address0 = StgValue_117_write_raw_data_fu_589_r_dat8_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat8_address0 = StgValue_87_write_raw_data_fu_556_r_dat8_address0;
        end else begin
            raw_dat8_address0 = 'bx;
        end
    end else begin
        raw_dat8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat8_ce0 = StgValue_173_write_raw_data_fu_655_r_dat8_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat8_ce0 = StgValue_150_write_raw_data_fu_622_r_dat8_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat8_ce0 = StgValue_117_write_raw_data_fu_589_r_dat8_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat8_ce0 = StgValue_87_write_raw_data_fu_556_r_dat8_ce0;
        end else begin
            raw_dat8_ce0 = 1'b0;
        end
    end else begin
        raw_dat8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat8_d0 = StgValue_173_write_raw_data_fu_655_r_dat8_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat8_d0 = StgValue_150_write_raw_data_fu_622_r_dat8_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat8_d0 = StgValue_117_write_raw_data_fu_589_r_dat8_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat8_d0 = StgValue_87_write_raw_data_fu_556_r_dat8_d0;
        end else begin
            raw_dat8_d0 = 'bx;
        end
    end else begin
        raw_dat8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat8_we0 = StgValue_173_write_raw_data_fu_655_r_dat8_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat8_we0 = StgValue_150_write_raw_data_fu_622_r_dat8_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat8_we0 = StgValue_117_write_raw_data_fu_589_r_dat8_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat8_we0 = StgValue_87_write_raw_data_fu_556_r_dat8_we0;
        end else begin
            raw_dat8_we0 = 1'b0;
        end
    end else begin
        raw_dat8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat9_address0 = StgValue_173_write_raw_data_fu_655_r_dat9_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat9_address0 = StgValue_150_write_raw_data_fu_622_r_dat9_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat9_address0 = StgValue_117_write_raw_data_fu_589_r_dat9_address0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat9_address0 = StgValue_87_write_raw_data_fu_556_r_dat9_address0;
        end else begin
            raw_dat9_address0 = 'bx;
        end
    end else begin
        raw_dat9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat9_ce0 = StgValue_173_write_raw_data_fu_655_r_dat9_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat9_ce0 = StgValue_150_write_raw_data_fu_622_r_dat9_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat9_ce0 = StgValue_117_write_raw_data_fu_589_r_dat9_ce0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat9_ce0 = StgValue_87_write_raw_data_fu_556_r_dat9_ce0;
        end else begin
            raw_dat9_ce0 = 1'b0;
        end
    end else begin
        raw_dat9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_502 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat9_d0 = StgValue_173_write_raw_data_fu_655_r_dat9_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat9_d0 = StgValue_150_write_raw_data_fu_622_r_dat9_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat9_d0 = StgValue_117_write_raw_data_fu_589_r_dat9_d0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat9_d0 = StgValue_87_write_raw_data_fu_556_r_dat9_d0;
        end else begin
            raw_dat9_d0 = 'bx;
        end
    end else begin
        raw_dat9_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_501 == 1'b1)) begin
        if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_0)) begin
            raw_dat9_we0 = StgValue_173_write_raw_data_fu_655_r_dat9_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_1)) begin
            raw_dat9_we0 = StgValue_150_write_raw_data_fu_622_r_dat9_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_2)) begin
            raw_dat9_we0 = StgValue_117_write_raw_data_fu_589_r_dat9_we0;
        end else if ((deran_V_read_read_fu_208_p2 == ap_const_lv2_3)) begin
            raw_dat9_we0 = StgValue_87_write_raw_data_fu_556_r_dat9_we0;
        end else begin
            raw_dat9_we0 = 1'b0;
        end
    end else begin
        raw_dat9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        if ((~(1'b0 == reset_read_read_fu_226_p2) & (1'b0 == write_read_read_fu_214_p2))) begin
            val_assign_phi_fu_491_p6 = write_pos;
        end else if ((~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2))) begin
            val_assign_phi_fu_491_p6 = tmp_s_fu_872_p2;
        end else if ((1'b0 == reset_read_read_fu_226_p2)) begin
            val_assign_phi_fu_491_p6 = ap_const_lv16_FFFF;
        end else begin
            val_assign_phi_fu_491_p6 = 'bx;
        end
    end else begin
        val_assign_phi_fu_491_p6 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign StgValue_117_write_raw_data_fu_589_dat = ((tmp_11_fu_999_p3[0:0] === 1'b1) ? grp_fu_695_p2 : data_in);

assign StgValue_150_write_raw_data_fu_622_dat = ((r_V_6_fu_1071_p1[0:0] === 1'b1) ? grp_fu_695_p2 : data_in);

assign StgValue_87_write_raw_data_fu_556_dat = ((tmp_13_fu_909_p3[0:0] === 1'b1) ? data_in_assign_2_fu_689_p2 : data_in);

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

always @ (*) begin
    ap_condition_501 = ((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2));
end

always @ (*) begin
    ap_condition_502 = ((ap_CS_fsm_state1 == 1'b1) & ~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2));
end

always @ (*) begin
    ap_condition_941 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & (1'b1 == StgValue_87_write_raw_data_fu_556_mem_o_ap_vld));
end

always @ (*) begin
    ap_condition_944 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & (1'b1 == StgValue_117_write_raw_data_fu_589_mem_o_ap_vld));
end

always @ (*) begin
    ap_condition_947 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & (1'b1 == StgValue_150_write_raw_data_fu_622_mem_o_ap_vld));
end

always @ (*) begin
    ap_condition_950 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & (1'b1 == StgValue_173_write_raw_data_fu_655_mem_o_ap_vld));
end

always @ (*) begin
    ap_condition_953 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_3) & (1'b1 == StgValue_87_write_raw_data_fu_556_pos_r_o_ap_vld));
end

always @ (*) begin
    ap_condition_956 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_2) & (1'b1 == StgValue_117_write_raw_data_fu_589_pos_r_o_ap_vld));
end

always @ (*) begin
    ap_condition_959 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_1) & (1'b1 == StgValue_150_write_raw_data_fu_622_pos_r_o_ap_vld));
end

always @ (*) begin
    ap_condition_962 = (~(1'b0 == reset_read_read_fu_226_p2) & ~(1'b0 == write_read_read_fu_214_p2) & (deran_V_read_read_fu_208_p2 == ap_const_lv2_0) & (1'b1 == StgValue_173_write_raw_data_fu_655_pos_r_o_ap_vld));
end

assign ccsds_V_new_cast_fu_1202_p1 = tmp_7_fu_1173_p3;

assign cur_write_pos_V = val_assign_phi_fu_491_p6;

assign data_in_1_fu_917_p3 = ((tmp_13_fu_909_p3[0:0] === 1'b1) ? data_in_assign_2_fu_689_p2 : data_in);

assign data_in_assign_2_fu_689_p2 = (ap_const_lv8_0 - data_in);

assign data_in_s_fu_1007_p3 = ((tmp_11_fu_999_p3[0:0] === 1'b1) ? grp_fu_695_p2 : data_in);

assign decode_done_b_read_read_fu_190_p2 = decode_done_b;

assign decode_done_read_read_fu_202_p2 = decode_done;

assign decode_start = (not_decode_ready_fu_1219_p0 ^ 1'b1);

assign decode_start_b = (not_decode_ready_b_fu_1232_p0 ^ 1'b1);

assign decode_start_b_flag_2_fu_1226_p1 = decode_ready_b;

assign decode_start_b_flag_2_fu_1226_p2 = (decode_start_b_flag_s_phi_fu_545_p6 | decode_start_b_flag_2_fu_1226_p1);

assign decode_start_flag_2_fu_1213_p1 = decode_ready;

assign decode_start_flag_2_fu_1213_p2 = (decode_start_flag_s_phi_fu_531_p6 | decode_start_flag_2_fu_1213_p1);

assign deran_V_read_read_fu_208_p2 = deran_V;

assign deran_data = p_3_phi_fu_470_p12;

assign grp_fu_695_p2 = (ap_const_lv8_0 - data_in);

assign irig_data_fu_1117_p3 = ((r_V_6_fu_1071_p1[0:0] === 1'b1) ? grp_fu_695_p2 : data_in);

assign lhs_V_2_cast_fu_1131_p1 = numbits_V;

assign lhs_V_3_cast_fu_1021_p1 = numbits_V;

assign lhs_V_4_cast_fu_931_p1 = numbits_V;

assign lhs_V_cast_fu_1186_p1 = numbits_V;

assign mux = out_mux;

assign mux_pos_load_load_fu_710_p1 = mux_pos;

assign newSel1_fu_838_p3 = ((or_cond_fu_818_p2[0:0] === 1'b1) ? newSel_cast_cast_fu_810_p3 : newSel_fu_824_p3);

assign newSel2_fu_852_p3 = ((or_cond2_fu_846_p2[0:0] === 1'b1) ? newSel1_fu_838_p3 : ap_const_lv12_80);

assign newSel_cast_cast_fu_810_p3 = ((sel_tmp8_fu_804_p2[0:0] === 1'b1) ? ap_const_lv12_200 : ap_const_lv12_400);

assign newSel_fu_824_p3 = ((sel_tmp5_fu_768_p2[0:0] === 1'b1) ? ap_const_lv12_100 : ap_const_lv12_800);

assign new_bit_fu_1111_p2 = (r_V_s_fu_1105_p2 ^ tmp1_fu_1099_p2);

assign not_decode_ready_b_fu_1232_p0 = decode_ready_b;

assign not_decode_ready_fu_1219_p0 = decode_ready;

assign or_cond1_fu_832_p2 = (sel_tmp5_fu_768_p2 | tmp_16_fu_744_p2);

assign or_cond2_fu_846_p2 = (or_cond_fu_818_p2 | or_cond1_fu_832_p2);

assign or_cond_fu_818_p2 = (sel_tmp8_fu_804_p2 | sel_tmp1_fu_786_p2);

assign p_4_fu_1147_p2 = (ccsds_V | ap_const_lv16_100);

assign r_V_3_fu_1135_p2 = ($signed(ap_const_lv17_1FFFF) + $signed(lhs_V_2_cast_fu_1131_p1));

assign r_V_4_fu_1025_p2 = ($signed(ap_const_lv17_1FFFF) + $signed(lhs_V_3_cast_fu_1021_p1));

assign r_V_5_fu_935_p2 = ($signed(ap_const_lv17_1FFFF) + $signed(lhs_V_4_cast_fu_931_p1));

assign r_V_6_fu_1071_p1 = ccsds_V[0:0];

assign r_V_7_fu_1091_p3 = ccsds_V[ap_const_lv32_7];

assign r_V_fu_1190_p2 = ($signed(lhs_V_cast_fu_1186_p1) + $signed(ap_const_lv17_1FFFF));

assign r_V_s_fu_1105_p2 = (tmp_8_fu_1083_p3 ^ tmp_4_fu_1075_p3);

assign reset_read_read_fu_226_p2 = reset;

assign sel_tmp1_fu_786_p2 = (tmp_fu_780_p2 & sel_tmp4_fu_762_p2);

assign sel_tmp2_fu_750_p2 = ((numbits_V != ap_const_lv16_1400) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_756_p2 = ((numbits_V != ap_const_lv16_800) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_762_p2 = (sel_tmp2_fu_750_p2 & sel_tmp3_fu_756_p2);

assign sel_tmp5_fu_768_p2 = (sel_tmp4_fu_762_p2 & tmp_14_fu_732_p2);

assign sel_tmp6_fu_792_p2 = ((numbits_V == ap_const_lv16_1400) ? 1'b1 : 1'b0);

assign sel_tmp7_fu_798_p2 = ((numbits_V == ap_const_lv16_800) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_804_p2 = (sel_tmp6_fu_792_p2 | sel_tmp7_fu_798_p2);

assign sel_tmp_fu_774_p2 = (tmp_14_fu_732_p2 ^ 1'b1);

assign storemerge2_fu_1057_p3 = ((tmp_22_fu_1043_p3[0:0] === 1'b1) ? tmp_23_fu_1051_p2 : tmp_21_fu_1037_p2);

assign storemerge3_fu_965_p3 = ((tmp_25_fu_953_p2[0:0] === 1'b1) ? tmp_26_fu_959_p2 : tmp_24_fu_947_p2);

assign tmp1_fu_1099_p2 = (r_V_7_fu_1091_p3 ^ r_V_6_fu_1071_p1);

assign tmp_10_fu_979_p1 = irig[13:0];

assign tmp_11_fu_999_p3 = tmp_25_cast_fu_993_p2[ap_const_lv32_D];

assign tmp_12_fu_889_p1 = irig[13:0];

assign tmp_13_fu_909_p3 = tmp_31_cast_fu_903_p2[ap_const_lv32_D];

assign tmp_14_fu_732_p2 = ((numbits_V == ap_const_lv16_600) ? 1'b1 : 1'b0);

assign tmp_15_cast_fu_1182_p1 = $signed(tmp_s_fu_872_p2);

assign tmp_15_fu_738_p2 = ((numbits_V == ap_const_lv16_1800) ? 1'b1 : 1'b0);

assign tmp_16_fu_744_p2 = ((numbits_V == ap_const_lv16_2000) ? 1'b1 : 1'b0);

assign tmp_17_fu_1196_p2 = ((tmp_15_cast_fu_1182_p1 == r_V_fu_1190_p2) ? 1'b1 : 1'b0);

assign tmp_18_fu_1141_p2 = ((tmp_21_cast_fu_1127_p1 == r_V_3_fu_1135_p2) ? 1'b1 : 1'b0);

assign tmp_19_fu_1031_p2 = ((tmp_27_cast_fu_1017_p1 == r_V_4_fu_1025_p2) ? 1'b1 : 1'b0);

assign tmp_1_fu_1153_p4 = {{p_4_fu_1147_p2[ap_const_lv32_F : ap_const_lv32_1]}};

assign tmp_20_fu_941_p2 = ((tmp_33_cast_fu_927_p1 == r_V_5_fu_935_p2) ? 1'b1 : 1'b0);

assign tmp_21_cast_fu_1127_p1 = $signed(tmp_s_fu_872_p2);

assign tmp_21_fu_1037_p2 = irig << ap_const_lv32_1;

assign tmp_22_fu_1043_p3 = data_in[ap_const_lv32_7];

assign tmp_23_fu_1051_p2 = (tmp_21_fu_1037_p2 | ap_const_lv32_1);

assign tmp_24_fu_947_p2 = irig << ap_const_lv32_1;

assign tmp_25_cast_fu_993_p2 = (tmp_10_fu_979_p1 ^ tmp_3_fu_983_p4);

assign tmp_25_fu_953_p2 = (($signed(data_in) > $signed(8'b00000000)) ? 1'b1 : 1'b0);

assign tmp_26_fu_959_p2 = (tmp_24_fu_947_p2 | ap_const_lv32_1);

assign tmp_27_cast_fu_1017_p1 = $signed(tmp_s_fu_872_p2);

assign tmp_31_cast_fu_903_p2 = (tmp_12_fu_889_p1 ^ tmp_5_fu_893_p4);

assign tmp_33_cast_fu_927_p1 = $signed(tmp_s_fu_872_p2);

assign tmp_3_fu_983_p4 = {{irig[ap_const_lv32_E : ap_const_lv32_1]}};

assign tmp_4_fu_1075_p3 = ccsds_V[ap_const_lv32_3];

assign tmp_5_fu_893_p4 = {{irig[ap_const_lv32_E : ap_const_lv32_1]}};

assign tmp_6_fu_1163_p4 = {{ccsds_V[ap_const_lv32_F : ap_const_lv32_1]}};

assign tmp_7_fu_1173_p3 = ((new_bit_fu_1111_p2[0:0] === 1'b1) ? tmp_1_fu_1153_p4 : tmp_6_fu_1163_p4);

assign tmp_8_fu_1083_p3 = ccsds_V[ap_const_lv32_5];

assign tmp_fu_780_p2 = (tmp_15_fu_738_p2 & sel_tmp_fu_774_p2);

assign tmp_s_fu_872_p2 = (write_pos + ap_const_lv16_1);

assign write_read_read_fu_214_p2 = write_r;

always @ (posedge ap_clk) begin
    trig[6:0] <= 7'b0000000;
end

endmodule //LDPC_buff
