<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_bram_blk_mem_gen_0_1_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_processing_system7_0_0_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_axi_bram_ctrl_0_0_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_auto_pc_0_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_axi_bram_ctrl_0_bram_0_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_axi_bram_ctrl_0_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_bram_blk_mem_gen_0_1_synth_1"/>
	</Run>
	<Run Id="design_bram_rst_ps7_0_50M_0_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_bram_axi_bram_ctrl_1_0_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_axi_bram_ctrl_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_bram_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="design_bram_xbar_0_synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/design_bram_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_bram_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_bram_processing_system7_0_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_bram_auto_pc_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_bram_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_1_0_synth_1"/>
		<Parent Id="design_bram_xbar_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_bram_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_bram_processing_system7_0_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_bram_auto_pc_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_0_bram_0_synth_1"/>
		<Parent Id="design_bram_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="design_bram_axi_bram_ctrl_1_0_synth_1"/>
		<Parent Id="design_bram_xbar_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

