

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler      warp_limiting:2:8:0 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8b4aaf7e3609dab37e573b39f9f1cd11  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Parsing file _cuobjdump_complete_output_fwnDlU
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4016ca, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VFkD2G"
Running: cat _ptx_VFkD2G | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_d1Umau
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_d1Umau --output-file  /dev/null 2> _ptx_VFkD2Ginfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VFkD2G _ptx2_d1Umau _ptx_VFkD2Ginfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40158e, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 30720 (ipc=61.4) sim_rate=15360 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 07:02:15 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(11,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1220,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1221,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1226,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1227,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1232,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1233,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1238,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1239,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1244,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1245,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1250,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1251,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1256,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1257,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1268,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1269,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1274,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1275,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1286,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1292,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1293,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1298,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1299,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(28,0,0) tid=(345,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1643,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1644,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1644,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1644,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1645,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1645,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1652,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1653,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1658,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1665,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1673,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1683,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1686,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1688,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1691,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1692,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1694,0), 2 CTAs running
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(40,0,0) tid=(366,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1704,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1721,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1981,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 340208 (ipc=170.1) sim_rate=113402 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:02:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2008,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2013,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2014,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2014,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2019,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2029,0), 1 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(56,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2037,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2041,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2044,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2046,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2055,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2056,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2074,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2081,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2316,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2355,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2359,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2360,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2361,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2371,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2371,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2376,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2379,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2391,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2392,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2399,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2405,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2411,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2625,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2701,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2708,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8291,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8292
gpu_sim_insn = 450436
gpu_ipc =      54.3218
gpu_tot_sim_cycle = 8292
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      54.3218
gpu_tot_issued_cta = 63
gpu_stall_dramfull = 288
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=150145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9256
	L1I_total_cache_misses = 721
	L1I_total_cache_miss_rate = 0.0779
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[4]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 749
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 749
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8535
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 721
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:265	W0_Idle:24467	W0_Scoreboard:44898	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 278 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8291 
mrq_lat_table:296 	9 	17 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	262 	20 	0 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       612         0       916       909      1976      2262      2666      5357         0      7463      8260         0         0         0      1816         0 
dram[1]:      1157         0       876       901      1875      2229      3840         0         0         0      2966         0         0         0         0         0 
dram[2]:         0         0       897       921      1912      1491         0      3437      7069         0         0         0         0         0         0         0 
dram[3]:         0         0       881       893      2199      2210         0      3034         0      6538         0      5750         0         0         0         0 
dram[4]:         0         0       901       913      2269      2282         0      2360      3772         0         0         0         0         0         0         0 
dram[5]:         0         0       888       897      2207      2172         0      7532         0         0      7866      3369         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1300    none         261       263       260       211       193       126    none         125       125    none      none      none         268    none  
dram[1]:          0    none         262       262       233       231       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         261       260       228       216    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         261       271       206       260    none         263    none         125    none         126    none      none      none      none  
dram[4]:     none      none         259       260       223       261    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         261       263       205       230    none         268    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       269       273       275       268       268       252         0       251       251         0         0         0       268         0
dram[1]:          0         0       272       277       276       268       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       268       268       278         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       270       275       268       268         0       268         0       251         0       252         0         0         0         0
dram[4]:          0         0       268       268       268       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       270       275       268       268         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10945 n_nop=10815 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.0212
n_activity=906 dram_eff=0.2561
bk0: 6a 10872i bk1: 0a 10944i bk2: 28a 10870i bk3: 28a 10819i bk4: 16a 10890i bk5: 18a 10859i bk6: 6a 10911i bk7: 2a 10922i bk8: 0a 10944i bk9: 2a 10921i bk10: 2a 10921i bk11: 0a 10942i bk12: 0a 10944i bk13: 0a 10945i bk14: 2a 10930i bk15: 0a 10945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00338054
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10945 n_nop=10829 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01992
n_activity=684 dram_eff=0.3187
bk0: 4a 10926i bk1: 0a 10948i bk2: 28a 10869i bk3: 28a 10849i bk4: 18a 10874i bk5: 16a 10875i bk6: 6a 10907i bk7: 0a 10942i bk8: 0a 10943i bk9: 0a 10943i bk10: 4a 10906i bk11: 0a 10942i bk12: 0a 10942i bk13: 0a 10946i bk14: 0a 10946i bk15: 0a 10947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00539059
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7fcb8edf2300 :  mf: uid= 16574, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8289), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10945 n_nop=10836 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01846
n_activity=683 dram_eff=0.2958
bk0: 0a 10946i bk1: 0a 10949i bk2: 28a 10871i bk3: 28a 10866i bk4: 14a 10879i bk5: 20a 10845i bk6: 0a 10942i bk7: 4a 10913i bk8: 2a 10920i bk9: 0a 10941i bk10: 0a 10942i bk11: 0a 10942i bk12: 0a 10942i bk13: 0a 10943i bk14: 0a 10945i bk15: 0a 10946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00191868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10945 n_nop=10838 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01827
n_activity=656 dram_eff=0.3049
bk0: 0a 10945i bk1: 0a 10948i bk2: 28a 10872i bk3: 32a 10847i bk4: 16a 10875i bk5: 12a 10905i bk6: 0a 10946i bk7: 4a 10925i bk8: 0a 10944i bk9: 2a 10922i bk10: 0a 10943i bk11: 2a 10921i bk12: 0a 10942i bk13: 0a 10943i bk14: 0a 10943i bk15: 0a 10945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00465966
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10945 n_nop=10840 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01809
n_activity=647 dram_eff=0.306
bk0: 0a 10945i bk1: 0a 10948i bk2: 28a 10874i bk3: 32a 10859i bk4: 18a 10871i bk5: 14a 10893i bk6: 0a 10946i bk7: 2a 10929i bk8: 2a 10921i bk9: 0a 10943i bk10: 0a 10943i bk11: 0a 10943i bk12: 0a 10943i bk13: 0a 10944i bk14: 0a 10944i bk15: 0a 10945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000730927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10945 n_nop=10832 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01937
n_activity=691 dram_eff=0.3068
bk0: 0a 10944i bk1: 0a 10947i bk2: 28a 10861i bk3: 32a 10823i bk4: 16a 10878i bk5: 16a 10887i bk6: 0a 10944i bk7: 2a 10928i bk8: 0a 10944i bk9: 0a 10945i bk10: 2a 10922i bk11: 4a 10908i bk12: 0a 10943i bk13: 0a 10944i bk14: 0a 10944i bk15: 0a 10944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00465966

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 332
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 223
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9087
	minimum = 6
	maximum = 34
Network latency average = 8.54058
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.73292
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00308195
	minimum = 0.00229137 (at node 0)
	maximum = 0.00832127 (at node 1)
Accepted packet rate average = 0.00308195
	minimum = 0.00229137 (at node 0)
	maximum = 0.00832127 (at node 1)
Injected flit rate average = 0.00869647
	minimum = 0.00229137 (at node 0)
	maximum = 0.0303907 (at node 15)
Accepted flit rate average= 0.00869647
	minimum = 0.00277376 (at node 18)
	maximum = 0.026411 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9087 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.54058 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.73292 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00308195 (1 samples)
	minimum = 0.00229137 (1 samples)
	maximum = 0.00832127 (1 samples)
Accepted packet rate average = 0.00308195 (1 samples)
	minimum = 0.00229137 (1 samples)
	maximum = 0.00832127 (1 samples)
Injected flit rate average = 0.00869647 (1 samples)
	minimum = 0.00229137 (1 samples)
	maximum = 0.0303907 (1 samples)
Accepted flit rate average = 0.00869647 (1 samples)
	minimum = 0.00277376 (1 samples)
	maximum = 0.026411 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150145 (inst/sec)
gpgpu_simulation_rate = 2764 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8292)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8292)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8292)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8292)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(13,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 8792  inst.: 527236 (ipc=153.6) sim_rate=131809 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:02:17 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(14,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (853,8292), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(854,8292)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (859,8292), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(860,8292)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (865,8292), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(866,8292)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (871,8292), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(872,8292)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (877,8292), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(878,8292)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (883,8292), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(884,8292)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (889,8292), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(890,8292)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (895,8292), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(896,8292)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (901,8292), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(902,8292)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (907,8292), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(908,8292)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1059,8292), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1060,8292)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1077,8292), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1078,8292)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1079,8292), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1080,8292)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1081,8292), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1082,8292)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1083,8292), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1084,8292)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(34,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1222,8292), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1223,8292)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1226,8292), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1227,8292)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1240,8292), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1241,8292)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1244,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1246,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1261,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1275,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1275,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1280,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1290,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1290,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1302,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1307,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1313,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1320,8292), 2 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(35,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1578,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1583,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1594,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1601,8292), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1605,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1615,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1625,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1627,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1645,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1651,8292), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(53,0,0) tid=(340,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1660,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1661,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1662,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1675,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1676,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1928,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1932,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1944,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1951,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1957,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1959,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1965,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1974,8292), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1980,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1993,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 10292  inst.: 894872 (ipc=222.2) sim_rate=178974 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:02:18 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2002,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2004,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2009,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2010,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2027,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2208,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2244,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2264,8292), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2265
gpu_sim_insn = 450228
gpu_ipc =     198.7762
gpu_tot_sim_cycle = 10557
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      85.3144
gpu_tot_issued_cta = 126
gpu_stall_dramfull = 403
gpu_stall_icnt2sh    = 266
gpu_total_sim_rate=180132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18371
	L1I_total_cache_misses = 1201
	L1I_total_cache_miss_rate = 0.0654
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[1]: Access = 268, Miss = 93, Miss_rate = 0.347, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 148, Miss = 38, Miss_rate = 0.257, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 140, Miss = 37, Miss_rate = 0.264, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 37, Miss_rate = 0.264, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 589
	L1D_total_cache_miss_rate = 0.2717
	L1D_total_cache_pending_hits = 1499
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0586
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3854
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17170
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1201
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 30, 30, 43, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:453	W0_Idle:38572	W0_Scoreboard:76386	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 19 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 247 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 10319 
mrq_lat_table:526 	14 	19 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108 	515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	663 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	487 	45 	0 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       612         0       916       909      1976      2262      2666      5357         0      7463      8260         0         0         0      1816         0 
dram[1]:      1157         0       876       901      1875      2229      3840         0         0         0      2966         0         0         0         0         0 
dram[2]:       319         0       897       921      1912      1491         0      3437      7069         0         0         0         0      1041         0         0 
dram[3]:         0         0       881       893      2199      2210         0      3034         0      6538         0      5750         0         0         0         0 
dram[4]:         0         0       901       913      2269      2282         0      2360      3772         0         0         0         0         0         0         0 
dram[5]:         0         0       888       897      2207      2172         0      7532         0         0      7866      3369         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1300    none         271       273       264       265       228       126    none         125       125    none      none      none         268    none  
dram[1]:          0    none         272       262       265       266       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         261       270       265       273    none         218       126    none      none      none      none         558    none      none  
dram[3]:     none      none         261       279       270       260    none         475    none         125    none         126    none      none      none      none  
dram[4]:     none      none         259       278       273       265    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         261       272       260       276    none         410    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0       269       273       275       268       268       252         0       251       251         0         0         0       268         0
dram[1]:          0         0       272       277       276       268       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       268       268       268       321         0       268       252         0         0         0         0       266         0         0
dram[3]:          0         0       270       275       268       268         0       268         0       251         0       252         0         0         0         0
dram[4]:          0         0       268       268       268       268         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       270       275       268       268         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13934 n_nop=13724 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02813
n_activity=1377 dram_eff=0.2847
bk0: 6a 13861i bk1: 0a 13933i bk2: 28a 13859i bk3: 28a 13808i bk4: 56a 13788i bk5: 58a 13754i bk6: 6a 13900i bk7: 2a 13911i bk8: 0a 13933i bk9: 2a 13910i bk10: 2a 13910i bk11: 0a 13931i bk12: 0a 13933i bk13: 0a 13934i bk14: 2a 13919i bk15: 0a 13934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00265538
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13934 n_nop=13742 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02655
n_activity=1123 dram_eff=0.3295
bk0: 4a 13915i bk1: 0a 13937i bk2: 28a 13858i bk3: 28a 13838i bk4: 56a 13785i bk5: 54a 13778i bk6: 6a 13896i bk7: 0a 13931i bk8: 0a 13932i bk9: 0a 13932i bk10: 4a 13895i bk11: 0a 13931i bk12: 0a 13931i bk13: 0a 13935i bk14: 0a 13935i bk15: 0a 13936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00423425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13934 n_nop=13735 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02713
n_activity=1208 dram_eff=0.3129
bk0: 4a 13915i bk1: 0a 13937i bk2: 28a 13860i bk3: 28a 13855i bk4: 56a 13776i bk5: 56a 13732i bk6: 0a 13931i bk7: 4a 13902i bk8: 2a 13909i bk9: 0a 13930i bk10: 0a 13931i bk11: 0a 13931i bk12: 0a 13932i bk13: 2a 13892i bk14: 0a 13933i bk15: 0a 13934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.009545
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13934 n_nop=13747 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02584
n_activity=1126 dram_eff=0.3197
bk0: 0a 13934i bk1: 0a 13937i bk2: 28a 13861i bk3: 32a 13836i bk4: 56a 13776i bk5: 52a 13806i bk6: 0a 13935i bk7: 4a 13914i bk8: 0a 13933i bk9: 2a 13911i bk10: 0a 13932i bk11: 2a 13910i bk12: 0a 13931i bk13: 0a 13932i bk14: 0a 13932i bk15: 0a 13934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00401895
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13934 n_nop=13749 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02569
n_activity=1133 dram_eff=0.316
bk0: 0a 13934i bk1: 0a 13937i bk2: 28a 13863i bk3: 32a 13848i bk4: 58a 13779i bk5: 54a 13796i bk6: 0a 13935i bk7: 2a 13918i bk8: 2a 13910i bk9: 0a 13932i bk10: 0a 13932i bk11: 0a 13932i bk12: 0a 13932i bk13: 0a 13933i bk14: 0a 13933i bk15: 0a 13934i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00100474
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13934 n_nop=13743 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02641
n_activity=1151 dram_eff=0.3197
bk0: 0a 13933i bk1: 0a 13936i bk2: 28a 13850i bk3: 32a 13812i bk4: 56a 13780i bk5: 54a 13769i bk6: 0a 13933i bk7: 2a 13917i bk8: 0a 13933i bk9: 0a 13934i bk10: 2a 13911i bk11: 4a 13897i bk12: 0a 13932i bk13: 0a 13933i bk14: 0a 13933i bk15: 0a 13933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00366011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 144
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71912
	minimum = 6
	maximum = 33
Network latency average = 8.48382
	minimum = 6
	maximum = 33
Slowest packet = 701
Flit latency average = 6.8414
	minimum = 6
	maximum = 33
Slowest flit = 1958
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0111193
	minimum = 0.00794702 (at node 5)
	maximum = 0.0238411 (at node 19)
Accepted packet rate average = 0.0111193
	minimum = 0.00794702 (at node 5)
	maximum = 0.0238411 (at node 19)
Injected flit rate average = 0.0304145
	minimum = 0.00794702 (at node 5)
	maximum = 0.115673 (at node 19)
Accepted flit rate average= 0.0304145
	minimum = 0.010596 (at node 18)
	maximum = 0.0556291 (at node 1)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.81391 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Network latency average = 8.5122 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 6.78716 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00710062 (2 samples)
	minimum = 0.00511919 (2 samples)
	maximum = 0.0160812 (2 samples)
Accepted packet rate average = 0.00710062 (2 samples)
	minimum = 0.00511919 (2 samples)
	maximum = 0.0160812 (2 samples)
Injected flit rate average = 0.0195555 (2 samples)
	minimum = 0.00511919 (2 samples)
	maximum = 0.073032 (2 samples)
Accepted flit rate average = 0.0195555 (2 samples)
	minimum = 0.00668489 (2 samples)
	maximum = 0.0410201 (2 samples)
Injected packet size average = 2.75405 (2 samples)
Accepted packet size average = 2.75405 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 180132 (inst/sec)
gpgpu_simulation_rate = 2111 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10557)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,10557)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,10557)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,10557)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(11,0,0) tid=(262,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(11,0,0) tid=(443,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (332,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (332,10557), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(333,10557)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(333,10557)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (333,10557), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(334,10557)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (338,10557), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(339,10557)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (339,10557), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(340,10557)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (344,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (344,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (344,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (344,10557), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(345,10557)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(345,10557)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(345,10557)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(345,10557)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (359,10557), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(360,10557)
GPGPU-Sim uArch: cycles simulated: 11057  inst.: 1088976 (ipc=376.6) sim_rate=181496 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:02:19 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(32,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (582,10557), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(583,10557)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (589,10557), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(590,10557)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (591,10557), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(592,10557)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (597,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (597,10557), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(598,10557)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(598,10557)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (598,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (598,10557), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(599,10557)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(599,10557)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (599,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (599,10557), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(600,10557)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (601,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (603,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (603,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (605,10557), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(33,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (815,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (825,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (826,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (828,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (828,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (829,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (829,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (830,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (831,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (834,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (836,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (837,10557), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (838,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (839,10557), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(56,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (988,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1048,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1049,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1052,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1054,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1057,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1058,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1058,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1059,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1067,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1270,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1276,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1285,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1291,10557), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14557  inst.: 1352639 (ipc=113.0) sim_rate=193234 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:02:20 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6960,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7030,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7234,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7265,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7306,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7573,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7620,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7626,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7701,10557), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7710,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7734,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7737,10557), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7738
gpu_sim_insn = 456218
gpu_ipc =      58.9581
gpu_tot_sim_cycle = 18295
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      74.1668
gpu_tot_issued_cta = 189
gpu_stall_dramfull = 403
gpu_stall_icnt2sh    = 270
gpu_total_sim_rate=193840

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30847
	L1I_total_cache_misses = 1224
	L1I_total_cache_miss_rate = 0.0397
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 196, Miss = 51, Miss_rate = 0.260, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 109, Miss_rate = 0.328, Pending_hits = 155, Reservation_fails = 0
	L1D_cache_core[2]: Access = 216, Miss = 58, Miss_rate = 0.269, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[3]: Access = 334, Miss = 107, Miss_rate = 0.320, Pending_hits = 155, Reservation_fails = 0
	L1D_cache_core[4]: Access = 204, Miss = 53, Miss_rate = 0.260, Pending_hits = 150, Reservation_fails = 0
	L1D_cache_core[5]: Access = 438, Miss = 148, Miss_rate = 0.338, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[6]: Access = 311, Miss = 100, Miss_rate = 0.322, Pending_hits = 142, Reservation_fails = 0
	L1D_cache_core[7]: Access = 399, Miss = 138, Miss_rate = 0.346, Pending_hits = 129, Reservation_fails = 0
	L1D_cache_core[8]: Access = 212, Miss = 55, Miss_rate = 0.259, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[9]: Access = 457, Miss = 159, Miss_rate = 0.348, Pending_hits = 162, Reservation_fails = 0
	L1D_cache_core[10]: Access = 212, Miss = 55, Miss_rate = 0.259, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[11]: Access = 310, Miss = 102, Miss_rate = 0.329, Pending_hits = 137, Reservation_fails = 0
	L1D_cache_core[12]: Access = 654, Miss = 241, Miss_rate = 0.369, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[13]: Access = 304, Miss = 98, Miss_rate = 0.322, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 307, Miss = 98, Miss_rate = 0.319, Pending_hits = 143, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1572
	L1D_total_cache_miss_rate = 0.3217
	L1D_total_cache_pending_hits = 2241
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0362
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6385
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 532
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 29623
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 45, 45, 58, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1040
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:607	W0_Idle:94854	W0_Scoreboard:146326	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8320 {8:1040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141440 {136:1040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 23 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 209 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18294 
mrq_lat_table:1062 	21 	44 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	916 	723 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1697 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	963 	92 	0 	0 	0 	0 	0 	1 	6 	22 	400 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       612         0       916       909      1976      2262      2666      5357      1950      7463      8260      2595      3241      6335      1816      1462 
dram[1]:      1157      1038       876       901      1875      2229      3840      2010      1788      2444      2966      3138      2363      1132         0      1460 
dram[2]:       319      4944       897       921      1912      2875      2422      3437      7069      2351      1457      2575      6164      1041         0      1022 
dram[3]:         0         0       881       893      2199      2210      1721      3034      2341      6538      2760      5750         0      5522         0         0 
dram[4]:      1232      1051       901       913      2269      2282      1469      2360      3772      1782      2374      1657      6210      1334         0         0 
dram[5]:         0         0       888       897      2207      2338      1482      7532      1007      2316      7866      3369      4060      6579         0      1506 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 20.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1175/117 = 10.042735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         5        10        15         7         3         1         1         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1300    none         427       428       408       401       312       225       123       131       149       148       128       126       268       272
dram[1]:          0       268       431       408       353       447       295       226       139       133       168       123       125       268    none         268
dram[2]:          0       268       398       425       374       417       272       225       151       137       157       140       176       558    none         268
dram[3]:     none      none         406       437       387       367       282       295       125       149       126       148    none         176    none      none  
dram[4]:        268       269       397       440       379       421       254       232       136       162       123       132       125       268    none      none  
dram[5]:     none      none         398       429       371       407       221       249       139       133       153       171       196       125    none         268
maximum mf latency per bank:
dram[0]:        278         0       269       273       275       268       268       268       252       251       251       258       256       252       268       272
dram[1]:          0       268       272       277       276       268       277       268       268       260       284       251       252       268         0       268
dram[2]:          0       268       277       268       268       321       271       277       277       251       268       261       268       266         0       268
dram[3]:          0         0       270       275       268       268       268       278       267       260       269       261         0       268         0         0
dram[4]:        268       269       277       268       268       268       269       268       256       277       252       268       253       268         0         0
dram[5]:          0         0       277       275       268       277       268       268       272       261       277       252       252       251         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24147 n_nop=23771 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02957
n_activity=2702 dram_eff=0.2642
bk0: 6a 24071i bk1: 0a 24144i bk2: 28a 24071i bk3: 28a 24020i bk4: 64a 23984i bk5: 60a 23964i bk6: 34a 24036i bk7: 22a 24043i bk8: 18a 24009i bk9: 18a 23993i bk10: 22a 23969i bk11: 6a 24088i bk12: 2a 24124i bk13: 2a 24123i bk14: 2a 24129i bk15: 2a 24128i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00306456
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7fcb84372a00 :  mf: uid= 46742, sid06:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (18292), 
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7fcb8433ef60 :  mf: uid= 46743, sid09:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (18294), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24147 n_nop=23763 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02973
n_activity=2718 dram_eff=0.2642
bk0: 4a 24126i bk1: 2a 24134i bk2: 28a 24070i bk3: 28a 24052i bk4: 60a 23992i bk5: 60a 23982i bk6: 38a 23944i bk7: 26a 24043i bk8: 20a 23966i bk9: 16a 23998i bk10: 18a 23923i bk11: 10a 24054i bk12: 4a 24096i bk13: 2a 24128i bk14: 0a 24143i bk15: 2a 24129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0082826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24147 n_nop=23765 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02824
n_activity=2773 dram_eff=0.2459
bk0: 4a 24127i bk1: 2a 24136i bk2: 30a 24046i bk3: 28a 24070i bk4: 60a 23985i bk5: 64a 23884i bk6: 18a 24070i bk7: 32a 23961i bk8: 26a 23853i bk9: 10a 24035i bk10: 10a 24037i bk11: 10a 24004i bk12: 4a 24092i bk13: 2a 24102i bk14: 0a 24145i bk15: 2a 24131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0112229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24147 n_nop=23799 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02742
n_activity=2444 dram_eff=0.2709
bk0: 0a 24145i bk1: 0a 24149i bk2: 28a 24075i bk3: 32a 24050i bk4: 64a 23974i bk5: 58a 24010i bk6: 24a 24049i bk7: 32a 23984i bk8: 12a 24034i bk9: 12a 24036i bk10: 12a 24021i bk11: 18a 23957i bk12: 0a 24144i bk13: 4a 24094i bk14: 0a 24142i bk15: 0a 24144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0101462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24147 n_nop=23779 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02849
n_activity=2682 dram_eff=0.2565
bk0: 2a 24131i bk1: 2a 24131i bk2: 30a 24047i bk3: 32a 24059i bk4: 62a 23981i bk5: 56a 24005i bk6: 28a 24046i bk7: 32a 23987i bk8: 12a 24043i bk9: 14a 23980i bk10: 12a 24045i bk11: 18a 23972i bk12: 4a 24097i bk13: 2a 24124i bk14: 0a 24141i bk15: 0a 24146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00554934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24147 n_nop=23749 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03089
n_activity=2951 dram_eff=0.2528
bk0: 0a 24144i bk1: 0a 24148i bk2: 30a 24034i bk3: 32a 24025i bk4: 62a 23979i bk5: 64a 23916i bk6: 26a 24023i bk7: 30a 24015i bk8: 22a 23949i bk9: 30a 23865i bk10: 16a 23987i bk11: 6a 24093i bk12: 2a 24120i bk13: 2a 24121i bk14: 0a 24143i bk15: 2a 24129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00774423

========= L2 cache stats =========
L2_cache_bank[0]: Access = 191, Miss = 88, Miss_rate = 0.461, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 165, Miss = 86, Miss_rate = 0.521, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 7, Reservation_fails = 144
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[6]: Access = 126, Miss = 70, Miss_rate = 0.556, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 127, Miss = 75, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1719
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5410
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6229
icnt_total_pkts_simt_to_mem=2303
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.60832
	minimum = 6
	maximum = 21
Network latency average = 7.51064
	minimum = 6
	maximum = 17
Slowest packet = 1443
Flit latency average = 6.29693
	minimum = 6
	maximum = 13
Slowest flit = 4829
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00989824
	minimum = 0.00206772 (at node 0)
	maximum = 0.0284311 (at node 12)
Accepted packet rate average = 0.00989824
	minimum = 0.00206772 (at node 0)
	maximum = 0.0284311 (at node 12)
Injected flit rate average = 0.0226157
	minimum = 0.00206772 (at node 0)
	maximum = 0.047299 (at node 15)
Accepted flit rate average= 0.0226157
	minimum = 0.0103386 (at node 0)
	maximum = 0.0759886 (at node 12)
Injected packet length average = 2.28482
Accepted packet length average = 2.28482
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.41204 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Network latency average = 8.17835 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28 (3 samples)
Flit latency average = 6.62375 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00803316 (3 samples)
	minimum = 0.00410203 (3 samples)
	maximum = 0.0201978 (3 samples)
Accepted packet rate average = 0.00803316 (3 samples)
	minimum = 0.00410203 (3 samples)
	maximum = 0.0201978 (3 samples)
Injected flit rate average = 0.0205756 (3 samples)
	minimum = 0.00410203 (3 samples)
	maximum = 0.0644544 (3 samples)
Accepted flit rate average = 0.0205756 (3 samples)
	minimum = 0.00790279 (3 samples)
	maximum = 0.0526763 (3 samples)
Injected packet size average = 2.56133 (3 samples)
Accepted packet size average = 2.56133 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 193840 (inst/sec)
gpgpu_simulation_rate = 2613 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18295)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18295)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18295)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18295)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (334,18295), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(335,18295)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 18795  inst.: 1543278 (ipc=372.8) sim_rate=192909 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:02:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (537,18295), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(538,18295)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (541,18295), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(542,18295)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (547,18295), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(548,18295)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (557,18295), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(558,18295)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (575,18295), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(576,18295)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (579,18295), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(580,18295)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (606,18295), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(607,18295)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (618,18295), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(619,18295)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (625,18295), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(626,18295)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(38,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (639,18295), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(640,18295)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (653,18295), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(654,18295)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (666,18295), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(667,18295)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (684,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (684,18295), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(685,18295)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(685,18295)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (793,18295), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(794,18295)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (800,18295), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(801,18295)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (823,18295), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(824,18295)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (829,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (844,18295), 2 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(34,0,0) tid=(291,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (849,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (852,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (861,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (877,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (896,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (928,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (939,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (946,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (963,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1007,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1021,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1030,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1054,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1070,18295), 1 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(57,0,0) tid=(397,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1093,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1103,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1106,18295), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1108,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1129,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1155,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1174,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1185,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1198,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1204,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1215,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1232,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1234,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1239,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1242,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1244,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1278,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1293,18295), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1308,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1357,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1358,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1391,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1403,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1426,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1435,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1477,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1522,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1544,18295), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1545
gpu_sim_insn = 452904
gpu_ipc =     293.1418
gpu_tot_sim_cycle = 19840
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      91.2191
gpu_tot_issued_cta = 252
gpu_stall_dramfull = 403
gpu_stall_icnt2sh    = 273
gpu_total_sim_rate=201087

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40967
	L1I_total_cache_misses = 1224
	L1I_total_cache_miss_rate = 0.0299
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 300, Miss = 99, Miss_rate = 0.330, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[1]: Access = 464, Miss = 170, Miss_rate = 0.366, Pending_hits = 215, Reservation_fails = 0
	L1D_cache_core[2]: Access = 340, Miss = 124, Miss_rate = 0.365, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 434, Miss = 149, Miss_rate = 0.343, Pending_hits = 194, Reservation_fails = 0
	L1D_cache_core[4]: Access = 340, Miss = 115, Miss_rate = 0.338, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[5]: Access = 578, Miss = 222, Miss_rate = 0.384, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[6]: Access = 447, Miss = 165, Miss_rate = 0.369, Pending_hits = 202, Reservation_fails = 0
	L1D_cache_core[7]: Access = 523, Miss = 201, Miss_rate = 0.384, Pending_hits = 177, Reservation_fails = 0
	L1D_cache_core[8]: Access = 320, Miss = 107, Miss_rate = 0.334, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 577, Miss = 218, Miss_rate = 0.378, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 336, Miss = 121, Miss_rate = 0.360, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 422, Miss = 159, Miss_rate = 0.377, Pending_hits = 185, Reservation_fails = 28
	L1D_cache_core[12]: Access = 794, Miss = 319, Miss_rate = 0.402, Pending_hits = 204, Reservation_fails = 5
	L1D_cache_core[13]: Access = 432, Miss = 166, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 443, Miss = 172, Miss_rate = 0.388, Pending_hits = 191, Reservation_fails = 54
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2507
	L1D_total_cache_miss_rate = 0.3714
	L1D_total_cache_pending_hits = 2970
	L1D_total_cache_reservation_fails = 87
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0259
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9041
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39743
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1224
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 133, 133, 120, 120, 120, 133, 133, 120, 120, 120, 120, 120, 120, 120, 60, 60, 86, 60, 60, 73, 60, 60, 60, 60, 60, 60, 60, 60, 73, 60, 73, 60, 73, 60, 60, 60, 60, 60, 60, 60, 73, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 87
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1283
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:922	W0_Idle:100033	W0_Scoreboard:163804	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10264 {8:1283,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174488 {136:1283,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 23 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 189 
max_icnt2mem_latency = 160 
max_icnt2sh_latency = 19839 
mrq_lat_table:1062 	21 	44 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1977 	769 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2396 	184 	123 	80 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1142 	154 	2 	0 	0 	0 	0 	1 	6 	22 	400 	1019 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       612         0       916       909      1976      2262      2666      5357      1950      7463      8260      2595      3241      6335      1816      1462 
dram[1]:      1157      1038       876       901      1875      2229      3840      2010      1788      2444      2966      3138      2363      1132         0      1460 
dram[2]:       319      4944       897       921      1912      2875      2422      3437      7069      2351      1457      2575      6164      1041         0      1022 
dram[3]:         0         0       881       893      2199      2210      1721      3034      2341      6538      2760      5750         0      5522         0         0 
dram[4]:      1232      1051       901       913      2269      2282      1469      2360      3772      1782      2374      1657      6210      1334         0         0 
dram[5]:         0         0       888       897      2207      2338      1482      7532      1007      2316      7866      3369      4060      6579         0      1506 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 22.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 20.000000 10.500000 30.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1175/117 = 10.042735
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        11         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         5        10        15         7         3         1         1         0         0 
total reads: 245
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1300    none         539       581       671       643       472       300       123       131       149       148       128       126       268       272
dram[1]:          0       268       595       539       546       755       425       323       139       133       168       123       125       268    none         268
dram[2]:          0       268       645       482       616       702       451       301       151       137       157       140       176      7920    none         268
dram[3]:     none      none         558       543       638       600       396       396       125       149       126       148    none         176    none      none  
dram[4]:        268       269       524       555       589       651       392       322       136       162       123       132       125       268    none      none  
dram[5]:     none      none         520       536       593       651       329       354       139       133       153       171       196       125    none         268
maximum mf latency per bank:
dram[0]:        278         0       269       273       276       272       276       268       252       251       251       258       256       252       268       272
dram[1]:          0       268       272       277       276       277       277       268       268       260       284       251       252       268         0       268
dram[2]:          0       268       277       268       290       321       271       277       277       251       268       261       268       299         0       268
dram[3]:          0         0       270       275       282       290       268       278       267       260       269       261         0       268         0         0
dram[4]:        268       269       277       271       268       268       269       268       256       277       252       268       253       268         0         0
dram[5]:          0         0       277       275       268       277       268       268       272       261       277       252       252       251         0       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26186 n_nop=25810 n_act=17 n_pre=2 n_req=200 n_rd=314 n_write=43 bw_util=0.02727
n_activity=2702 dram_eff=0.2642
bk0: 6a 26110i bk1: 0a 26183i bk2: 28a 26110i bk3: 28a 26059i bk4: 64a 26023i bk5: 60a 26003i bk6: 34a 26075i bk7: 22a 26082i bk8: 18a 26048i bk9: 18a 26032i bk10: 22a 26008i bk11: 6a 26127i bk12: 2a 26163i bk13: 2a 26162i bk14: 2a 26168i bk15: 2a 26167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00282594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26186 n_nop=25802 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02742
n_activity=2729 dram_eff=0.2631
bk0: 4a 26165i bk1: 2a 26173i bk2: 28a 26109i bk3: 28a 26091i bk4: 60a 26031i bk5: 60a 26021i bk6: 38a 25983i bk7: 26a 26082i bk8: 20a 26005i bk9: 16a 26037i bk10: 18a 25962i bk11: 10a 26093i bk12: 4a 26135i bk13: 2a 26167i bk14: 0a 26182i bk15: 2a 26168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00763767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26186 n_nop=25804 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02604
n_activity=2773 dram_eff=0.2459
bk0: 4a 26166i bk1: 2a 26175i bk2: 30a 26085i bk3: 28a 26109i bk4: 60a 26024i bk5: 64a 25923i bk6: 18a 26109i bk7: 32a 26000i bk8: 26a 25892i bk9: 10a 26074i bk10: 10a 26076i bk11: 10a 26043i bk12: 4a 26131i bk13: 2a 26141i bk14: 0a 26184i bk15: 2a 26170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.010349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26186 n_nop=25838 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02528
n_activity=2444 dram_eff=0.2709
bk0: 0a 26184i bk1: 0a 26188i bk2: 28a 26114i bk3: 32a 26089i bk4: 64a 26013i bk5: 58a 26049i bk6: 24a 26088i bk7: 32a 26023i bk8: 12a 26073i bk9: 12a 26075i bk10: 12a 26060i bk11: 18a 25996i bk12: 0a 26183i bk13: 4a 26133i bk14: 0a 26181i bk15: 0a 26183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00935614
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26186 n_nop=25818 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02627
n_activity=2682 dram_eff=0.2565
bk0: 2a 26170i bk1: 2a 26170i bk2: 30a 26086i bk3: 32a 26098i bk4: 62a 26020i bk5: 56a 26044i bk6: 28a 26085i bk7: 32a 26026i bk8: 12a 26082i bk9: 14a 26019i bk10: 12a 26084i bk11: 18a 26011i bk12: 4a 26136i bk13: 2a 26163i bk14: 0a 26180i bk15: 0a 26185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00511724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=26186 n_nop=25788 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02849
n_activity=2951 dram_eff=0.2528
bk0: 0a 26183i bk1: 0a 26187i bk2: 30a 26073i bk3: 32a 26064i bk4: 62a 26018i bk5: 64a 25955i bk6: 26a 26062i bk7: 30a 26054i bk8: 22a 25988i bk9: 30a 25904i bk10: 16a 26026i bk11: 6a 26132i bk12: 2a 26159i bk13: 2a 26160i bk14: 0a 26182i bk15: 2a 26168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00714122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 273, Miss = 88, Miss_rate = 0.322, Pending_hits = 7, Reservation_fails = 225
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 86, Miss_rate = 0.358, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 7, Reservation_fails = 144
L2_cache_bank[5]: Access = 437, Miss = 75, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[6]: Access = 205, Miss = 70, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 197, Miss = 78, Miss_rate = 0.396, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 199, Miss = 75, Miss_rate = 0.377, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 206, Miss = 78, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 203, Miss = 79, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 83, Miss_rate = 0.371, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2826
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3291
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 597
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8308
icnt_total_pkts_simt_to_mem=4274
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.2913
	minimum = 6
	maximum = 157
Network latency average = 12.5104
	minimum = 6
	maximum = 135
Slowest packet = 3693
Flit latency average = 11.5632
	minimum = 6
	maximum = 134
Slowest flit = 9150
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0530744
	minimum = 0.0317152 (at node 3)
	maximum = 0.183819 (at node 20)
Accepted packet rate average = 0.0530744
	minimum = 0.0317152 (at node 3)
	maximum = 0.183819 (at node 20)
Injected flit rate average = 0.0970874
	minimum = 0.0550162 (at node 3)
	maximum = 0.23301 (at node 20)
Accepted flit rate average= 0.0970874
	minimum = 0.0653722 (at node 3)
	maximum = 0.35534 (at node 20)
Injected packet length average = 1.82927
Accepted packet length average = 1.82927
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1319 (4 samples)
	minimum = 6 (4 samples)
	maximum = 61.25 (4 samples)
Network latency average = 9.26136 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54.75 (4 samples)
Flit latency average = 7.85862 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0192935 (4 samples)
	minimum = 0.0110053 (4 samples)
	maximum = 0.0611031 (4 samples)
Accepted packet rate average = 0.0192935 (4 samples)
	minimum = 0.0110053 (4 samples)
	maximum = 0.0611031 (4 samples)
Injected flit rate average = 0.0397035 (4 samples)
	minimum = 0.0168306 (4 samples)
	maximum = 0.106593 (4 samples)
Accepted flit rate average = 0.0397035 (4 samples)
	minimum = 0.0222701 (4 samples)
	maximum = 0.128342 (4 samples)
Injected packet size average = 2.05787 (4 samples)
Accepted packet size average = 2.05787 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 201087 (inst/sec)
gpgpu_simulation_rate = 2204 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19840)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19840)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19840)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19840)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,0,0) tid=(442,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (336,19840), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(337,19840)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(22,0,0) tid=(356,0,0)
GPGPU-Sim uArch: cycles simulated: 20340  inst.: 1978605 (ipc=337.6) sim_rate=219845 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:02:22 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(34,0,0) tid=(318,0,0)
GPGPU-Sim uArch: cycles simulated: 21340  inst.: 2131685 (ipc=214.6) sim_rate=213168 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:02:23 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(35,0,0) tid=(294,0,0)
GPGPU-Sim uArch: cycles simulated: 23340  inst.: 2158439 (ipc=99.6) sim_rate=196221 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:02:24 2016
GPGPU-Sim uArch: cycles simulated: 25340  inst.: 2190112 (ipc=69.2) sim_rate=182509 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:02:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5707,19840), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5708,19840)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5875,19840), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5876,19840)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5914,19840), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5915,19840)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5941,19840), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5942,19840)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6052,19840), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6053,19840)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6069,19840), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6070,19840)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6111,19840), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6112,19840)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6204,19840), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6205,19840)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(49,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6251,19840), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6252,19840)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6314,19840), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6315,19840)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6349,19840), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6350,19840)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6358,19840), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6359,19840)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6393,19840), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6394,19840)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6434,19840), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6435,19840)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6460,19840), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6461,19840)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6466,19840), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6467,19840)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6639,19840), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6640,19840)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6659,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6703,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6775,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6782,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6787,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6797,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6844,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6899,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6954,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6967,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6993,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7033,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7092,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7126,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7145,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7158,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7205,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7209,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7323,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7367,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7484,19840), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 27340  inst.: 2335050 (ipc=70.0) sim_rate=179619 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:02:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7567,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7569,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7626,19840), 1 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(57,0,0) tid=(422,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7736,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7820,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8128,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8186,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8847,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10824,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10988,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 30840  inst.: 2353830 (ipc=49.5) sim_rate=168130 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:02:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11099,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11277,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11409,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11510,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11520,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11542,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11645,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11654,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11840,19840), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11847,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12431,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12440,19840), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12539,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13135,19840), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 13136
gpu_sim_insn = 547599
gpu_ipc =      41.6869
gpu_tot_sim_cycle = 32976
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      71.4879
gpu_tot_issued_cta = 315
gpu_stall_dramfull = 403
gpu_stall_icnt2sh    = 1858
gpu_total_sim_rate=168384

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99512
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0129
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2028, Miss = 819, Miss_rate = 0.404, Pending_hits = 234, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2206, Miss = 898, Miss_rate = 0.407, Pending_hits = 269, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1752, Miss = 722, Miss_rate = 0.412, Pending_hits = 241, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2082, Miss = 862, Miss_rate = 0.414, Pending_hits = 235, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2247, Miss = 904, Miss_rate = 0.402, Pending_hits = 229, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2794, Miss = 1177, Miss_rate = 0.421, Pending_hits = 256, Reservation_fails = 113
	L1D_cache_core[6]: Access = 2027, Miss = 846, Miss_rate = 0.417, Pending_hits = 259, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2306, Miss = 999, Miss_rate = 0.433, Pending_hits = 224, Reservation_fails = 53
	L1D_cache_core[8]: Access = 1972, Miss = 780, Miss_rate = 0.396, Pending_hits = 257, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2386, Miss = 976, Miss_rate = 0.409, Pending_hits = 260, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1908, Miss = 781, Miss_rate = 0.409, Pending_hits = 251, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2314, Miss = 973, Miss_rate = 0.420, Pending_hits = 246, Reservation_fails = 28
	L1D_cache_core[12]: Access = 2745, Miss = 1182, Miss_rate = 0.431, Pending_hits = 263, Reservation_fails = 64
	L1D_cache_core[13]: Access = 2642, Miss = 1153, Miss_rate = 0.436, Pending_hits = 233, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2784, Miss = 1136, Miss_rate = 0.408, Pending_hits = 265, Reservation_fails = 88
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 14208
	L1D_total_cache_miss_rate = 0.4155
	L1D_total_cache_pending_hits = 3722
	L1D_total_cache_reservation_fails = 346
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0128
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 301
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18555
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98229
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
526, 135, 148, 148, 593, 135, 135, 148, 554, 135, 135, 135, 135, 135, 135, 541, 496, 90, 116, 90, 496, 103, 496, 548, 90, 90, 90, 90, 496, 496, 509, 90, 88, 75, 88, 75, 481, 75, 75, 75, 75, 481, 520, 75, 75, 75, 533, 75, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 2080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5526
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2080
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4764	W0_Idle:121930	W0_Scoreboard:359354	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 44208 {8:5526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 751536 {136:5526,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 340 
averagemflatency = 167 
max_icnt2mem_latency = 160 
max_icnt2sh_latency = 32975 
mrq_lat_table:2758 	74 	135 	243 	162 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12825 	1904 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13498 	1071 	127 	80 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3750 	1617 	174 	0 	0 	0 	0 	1 	6 	22 	400 	8751 	8 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        19        18        18        22        45         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        25        38        31         4         9         3         2 
dram[2]:         2         5        14        14        31        29        38        18        42        53        51        23         4         5         1         3 
dram[3]:         1         3        14        16        34        29        25        18        44        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        40         8        12        16         4         4         2         1 
dram[5]:         2         3        14        16        33        28        17        31        20        30        41        45         2         2         2         3 
maximum service time to same row:
dram[0]:      5355      4886       916       909      2605      5516      2666      5357      1950      7463      8260      2595      4411      6335      1816      5871 
dram[1]:      1818      5041      5519      3361      3397      9813      3840      2010      1788      2575      2966      3138      2363      4088      5925      5925 
dram[2]:      4683      4944      3967      3507      4712      4126      4572      3437      7069      8732      4623      2575      6164      1407      5731      5277 
dram[3]:      5739      5936      5372      3983      5828      2697      2414      4637      5935      6538      2760      5750      1900      5522      4975      5651 
dram[4]:      1232      5698      4328      4939      5071      2282      2922      3205      3772      1782      2374      1657      6210      3254      6656      4530 
dram[5]:      2083      5013      2890       897      5477      2338      1482      7551      1007      2316      7866      3369      4060      6579      5244      5781 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.000000 17.000000  8.285714 22.666666 14.000000  8.222222  5.200000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.000000  4.200000  3.666667  7.400000  5.000000  7.857143 18.000000 10.142858  6.750000  6.166667  5.000000  1.545455  2.800000  1.666667  1.750000 
dram[2]:  1.500000  1.714286  4.250000  3.333333  6.333333  3.750000  7.125000  5.363636  7.777778 14.200000  6.000000  8.444445  2.000000  2.800000  1.250000  2.250000 
dram[3]:  1.000000  1.750000  4.600000  2.875000 10.250000  5.428571  8.833333  6.222222 12.600000 11.833333 17.250000 11.833333  2.285714  1.666667  1.200000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  3.125000  7.000000  8.500000  6.333333  8.000000  9.500000  9.250000 10.428572 13.800000  1.583333  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 10.600000 11.400000 14.200000 18.500000  6.545455 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/575 = 5.933913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        15        33        32        35        35         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        18        32        36        33        33         4         5         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        18        17        30        34        33        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        17        17        36        33        35        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        19        35        36        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 184/173 = 1.06
average mf latency per bank:
dram[0]:        790       274       782       836      1860      1957      1036       778       421       375       395       340       360       379       267       326
dram[1]:        227       314       714       644      1866      2080       923       836       366       378       420       341       390       329       286       277
dram[2]:        158       300      1003       604      2061      1928       859       832       371       380       329       338       322      3008       277       464
dram[3]:        282       273       734       661      2037      1953       864       834       366       366       378       390       307       381       276       264
dram[4]:        278       269       655       629      1913      2230       837       864       361       385       366       360       308       288       273       268
dram[5]:        273       309       644       690      1977      1958       940       847       348       375       345       310       260       300       396       265
maximum mf latency per bank:
dram[0]:        283       278       286       280       309       285       281       310       304       281       296       320       284       284       268       281
dram[1]:        291       291       320       289       310       340       302       299       301       315       306       308       301       298       309       290
dram[2]:        309       308       304       297       299       321       309       300       287       282       283       292       321       307       282       326
dram[3]:        288       286       306       305       314       295       322       291       333       316       313       331       287       298       281       277
dram[4]:        288       279       285       293       292       285       321       302       300       310       316       296       310       306       277       279
dram[5]:        287       297       300       288       283       297       300       323       291       321       296       326       295       282       313       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43525 n_nop=42430 n_act=89 n_pre=73 n_req=554 n_rd=758 n_write=175 bw_util=0.04287
n_activity=7482 dram_eff=0.2494
bk0: 12a 43359i bk1: 4a 43474i bk2: 30a 43424i bk3: 32a 43352i bk4: 86a 43051i bk5: 76a 43133i bk6: 72a 43079i bk7: 86a 42932i bk8: 70a 42852i bk9: 76a 42795i bk10: 78a 42632i bk11: 86a 42286i bk12: 16a 43318i bk13: 14a 43278i bk14: 4a 43480i bk15: 16a 43370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.036324
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43525 n_nop=42334 n_act=111 n_pre=95 n_req=582 n_rd=806 n_write=179 bw_util=0.04526
n_activity=8242 dram_eff=0.239
bk0: 10a 43397i bk1: 8a 43416i bk2: 42a 43323i bk3: 44a 43274i bk4: 72a 43233i bk5: 78a 43136i bk6: 78a 42886i bk7: 72a 43012i bk8: 78a 42741i bk9: 90a 42553i bk10: 82a 42485i bk11: 84a 42379i bk12: 26a 43125i bk13: 18a 43271i bk14: 10a 43421i bk15: 14a 43374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0510511
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43525 n_nop=42327 n_act=112 n_pre=96 n_req=584 n_rd=812 n_write=178 bw_util=0.04549
n_activity=8218 dram_eff=0.2409
bk0: 6a 43471i bk1: 24a 43300i bk2: 34a 43349i bk3: 40a 43260i bk4: 74a 43214i bk5: 86a 42978i bk6: 78a 42771i bk7: 86a 42810i bk8: 76a 42685i bk9: 76a 42722i bk10: 80a 42519i bk11: 84a 42495i bk12: 24a 43223i bk13: 16a 43236i bk14: 10a 43399i bk15: 18a 43345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414704
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43525 n_nop=42432 n_act=86 n_pre=70 n_req=555 n_rd=764 n_write=173 bw_util=0.04306
n_activity=7516 dram_eff=0.2493
bk0: 4a 43473i bk1: 14a 43417i bk2: 46a 43321i bk3: 46a 43206i bk4: 78a 43240i bk5: 76a 43200i bk6: 70a 42980i bk7: 78a 42882i bk8: 66a 42725i bk9: 74a 42660i bk10: 72a 42757i bk11: 76a 42618i bk12: 24a 43217i bk13: 16a 43281i bk14: 12a 43361i bk15: 12a 43451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.057691
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43525 n_nop=42381 n_act=96 n_pre=80 n_req=574 n_rd=788 n_write=180 bw_util=0.04448
n_activity=7998 dram_eff=0.2421
bk0: 4a 43473i bk1: 6a 43482i bk2: 44a 43287i bk3: 50a 43208i bk4: 80a 43189i bk5: 68a 43268i bk6: 80a 42926i bk7: 78a 42866i bk8: 80a 42599i bk9: 82a 42608i bk10: 76a 42539i bk11: 70a 42732i bk12: 30a 43084i bk13: 18a 43305i bk14: 10a 43405i bk15: 12a 43435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0398392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43525 n_nop=42437 n_act=81 n_pre=65 n_req=563 n_rd=758 n_write=184 bw_util=0.04329
n_activity=7745 dram_eff=0.2433
bk0: 12a 43408i bk1: 12a 43387i bk2: 46a 43193i bk3: 40a 43302i bk4: 70a 43262i bk5: 82a 43147i bk6: 72a 42971i bk7: 76a 42986i bk8: 72a 42696i bk9: 76a 42750i bk10: 78a 42596i bk11: 78a 42631i bk12: 12a 43359i bk13: 8a 43380i bk14: 12a 43428i bk15: 12a 43463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0360023

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1301, Miss = 184, Miss_rate = 0.141, Pending_hits = 11, Reservation_fails = 225
L2_cache_bank[1]: Access = 1187, Miss = 195, Miss_rate = 0.164, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1238, Miss = 199, Miss_rate = 0.161, Pending_hits = 8, Reservation_fails = 107
L2_cache_bank[3]: Access = 1224, Miss = 204, Miss_rate = 0.167, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 1219, Miss = 191, Miss_rate = 0.157, Pending_hits = 14, Reservation_fails = 144
L2_cache_bank[5]: Access = 1476, Miss = 215, Miss_rate = 0.146, Pending_hits = 8, Reservation_fails = 107
L2_cache_bank[6]: Access = 1222, Miss = 186, Miss_rate = 0.152, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1175, Miss = 196, Miss_rate = 0.167, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1213, Miss = 202, Miss_rate = 0.167, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 1200, Miss = 192, Miss_rate = 0.160, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1171, Miss = 187, Miss_rate = 0.160, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1193, Miss = 192, Miss_rate = 0.161, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 14819
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1581
L2_total_cache_pending_hits = 112
L2_total_cache_reservation_fails = 583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=37313
icnt_total_pkts_simt_to_mem=24007
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.93746
	minimum = 6
	maximum = 73
Network latency average = 9.38568
	minimum = 6
	maximum = 47
Slowest packet = 6360
Flit latency average = 8.49883
	minimum = 6
	maximum = 43
Slowest flit = 23369
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0676287
	minimum = 0.0464373 (at node 2)
	maximum = 0.0790956 (at node 20)
Accepted packet rate average = 0.0676287
	minimum = 0.0464373 (at node 2)
	maximum = 0.0790956 (at node 20)
Injected flit rate average = 0.137417
	minimum = 0.0765073 (at node 2)
	maximum = 0.199376 (at node 20)
Accepted flit rate average= 0.137417
	minimum = 0.111906 (at node 2)
	maximum = 0.188642 (at node 13)
Injected packet length average = 2.03194
Accepted packet length average = 2.03194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.093 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63.6 (5 samples)
Network latency average = 9.28622 (5 samples)
	minimum = 6 (5 samples)
	maximum = 53.2 (5 samples)
Flit latency average = 7.98666 (5 samples)
	minimum = 6 (5 samples)
	maximum = 51.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0289605 (5 samples)
	minimum = 0.0180917 (5 samples)
	maximum = 0.0647016 (5 samples)
Accepted packet rate average = 0.0289605 (5 samples)
	minimum = 0.0180917 (5 samples)
	maximum = 0.0647016 (5 samples)
Injected flit rate average = 0.0592462 (5 samples)
	minimum = 0.0287659 (5 samples)
	maximum = 0.12515 (5 samples)
Accepted flit rate average = 0.0592462 (5 samples)
	minimum = 0.0401974 (5 samples)
	maximum = 0.140402 (5 samples)
Injected packet size average = 2.04576 (5 samples)
Accepted packet size average = 2.04576 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 168384 (inst/sec)
gpgpu_simulation_rate = 2355 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,32976)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,32976)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,32976)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,32976)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(11,0,0) tid=(335,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(19,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 33976  inst.: 2547820 (ipc=190.4) sim_rate=169854 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:02:28 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1087,32976), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1088,32976)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1112,32976), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1113,32976)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1123,32976), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1124,32976)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1140,32976), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1141,32976)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1141,32976), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1142,32976)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1146,32976), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1147,32976)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1167,32976), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1168,32976)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1200,32976), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1201,32976)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(37,0,0) tid=(476,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1454,32976), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1455,32976)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1459,32976), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1460,32976)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1477,32976), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1478,32976)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1481,32976), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1482,32976)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1556,32976), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1557,32976)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1619,32976), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1620,32976)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1640,32976), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1641,32976)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1799,32976), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1800,32976)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1851,32976), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1852,32976)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1859,32976), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1860,32976)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1916,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1932,32976), 2 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(42,0,0) tid=(279,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2168,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2198,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2204,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2263,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2278,32976), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35476  inst.: 2755612 (ipc=159.3) sim_rate=172225 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:02:29 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2519,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2557,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2586,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2613,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2634,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2711,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2746,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2754,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2829,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2903,32976), 1 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(57,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3236,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3238,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3385,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3387,32976), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3430,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3489,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3558,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3559,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3642,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3676,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3706,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3718,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3744,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3811,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3862,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3916,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3964,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3979,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3988,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3991,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4048,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4114,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4117,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4117,32976), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4183,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4204,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4273,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4340,32976), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4341
gpu_sim_insn = 492696
gpu_ipc =     113.4983
gpu_tot_sim_cycle = 37317
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      76.3749
gpu_tot_issued_cta = 378
gpu_stall_dramfull = 403
gpu_stall_icnt2sh    = 1861
gpu_total_sim_rate=178130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113442
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0113
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2340, Miss = 1061, Miss_rate = 0.453, Pending_hits = 273, Reservation_fails = 2261
	L1D_cache_core[1]: Access = 2518, Miss = 1137, Miss_rate = 0.452, Pending_hits = 311, Reservation_fails = 2692
	L1D_cache_core[2]: Access = 2152, Miss = 1033, Miss_rate = 0.480, Pending_hits = 292, Reservation_fails = 2405
	L1D_cache_core[3]: Access = 2398, Miss = 1110, Miss_rate = 0.463, Pending_hits = 276, Reservation_fails = 2400
	L1D_cache_core[4]: Access = 2563, Miss = 1150, Miss_rate = 0.449, Pending_hits = 267, Reservation_fails = 2805
	L1D_cache_core[5]: Access = 3194, Miss = 1491, Miss_rate = 0.467, Pending_hits = 312, Reservation_fails = 2375
	L1D_cache_core[6]: Access = 2343, Miss = 1096, Miss_rate = 0.468, Pending_hits = 307, Reservation_fails = 2009
	L1D_cache_core[7]: Access = 2606, Miss = 1228, Miss_rate = 0.471, Pending_hits = 266, Reservation_fails = 2878
	L1D_cache_core[8]: Access = 2328, Miss = 1058, Miss_rate = 0.454, Pending_hits = 306, Reservation_fails = 1794
	L1D_cache_core[9]: Access = 2706, Miss = 1225, Miss_rate = 0.453, Pending_hits = 303, Reservation_fails = 2466
	L1D_cache_core[10]: Access = 2216, Miss = 1015, Miss_rate = 0.458, Pending_hits = 289, Reservation_fails = 2879
	L1D_cache_core[11]: Access = 2630, Miss = 1219, Miss_rate = 0.463, Pending_hits = 287, Reservation_fails = 1718
	L1D_cache_core[12]: Access = 3053, Miss = 1416, Miss_rate = 0.464, Pending_hits = 305, Reservation_fails = 2071
	L1D_cache_core[13]: Access = 2958, Miss = 1400, Miss_rate = 0.473, Pending_hits = 274, Reservation_fails = 2793
	L1D_cache_core[14]: Access = 3100, Miss = 1384, Miss_rate = 0.446, Pending_hits = 312, Reservation_fails = 2116
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 18023
	L1D_total_cache_miss_rate = 0.4609
	L1D_total_cache_pending_hits = 4380
	L1D_total_cache_reservation_fails = 35662
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0101
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15822
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 25446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 112159
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
582, 191, 204, 204, 649, 191, 191, 204, 610, 191, 191, 191, 191, 191, 191, 597, 524, 118, 144, 118, 524, 131, 511, 576, 118, 118, 118, 118, 524, 524, 537, 118, 116, 103, 116, 103, 496, 103, 103, 103, 103, 509, 548, 103, 103, 103, 561, 103, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 37396
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5821
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37396
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62208	W0_Idle:135519	W0_Scoreboard:379307	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46568 {8:5821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 791656 {136:5821,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 648 
averagemflatency = 200 
max_icnt2mem_latency = 517 
max_icnt2sh_latency = 37316 
mrq_lat_table:2758 	74 	135 	243 	162 	36 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13627 	5242 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13704 	1180 	252 	469 	2488 	931 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3986 	1676 	174 	0 	0 	0 	0 	1 	6 	22 	400 	8751 	3920 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        19        18        18        22        45         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        25        38        31         4         9         3         2 
dram[2]:         2         5        14        14        31        29        38        18        42        53        51        23         4         5         1         3 
dram[3]:         1         3        14        16        34        29        25        18        44        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        40         8        12        16         4         4         2         1 
dram[5]:         2         3        14        16        33        28        17        31        20        30        41        45         2         2         2         3 
maximum service time to same row:
dram[0]:      5355      4886       916       909      2605      5516      2666      5357      1950      7463      8260      2595      4411      6335      1816      5871 
dram[1]:      1818      5041      5519      3361      3397      9813      3840      2010      1788      2575      2966      3138      2363      4088      5925      5925 
dram[2]:      4683      4944      3967      3507      4712      4126      4572      3437      7069      8732      4623      2575      6164      1407      5731      5277 
dram[3]:      5739      5936      5372      3983      5828      2697      2414      4637      5935      6538      2760      5750      1900      5522      4975      5651 
dram[4]:      1232      5698      4328      4939      5071      2282      2922      3205      3772      1782      2374      1657      6210      3254      6656      4530 
dram[5]:      2083      5013      2890       897      5477      2338      1482      7551      1007      2316      7866      3369      4060      6579      5244      5781 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.000000 17.000000  8.285714 22.666666 14.000000  8.222222  5.200000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.000000  4.200000  3.666667  7.400000  5.000000  7.857143 18.000000 10.142858  6.750000  6.166667  5.000000  1.545455  2.800000  1.666667  1.750000 
dram[2]:  1.500000  1.714286  4.250000  3.333333  6.333333  3.750000  7.125000  5.363636  7.777778 14.200000  6.000000  8.444445  2.000000  2.800000  1.250000  2.250000 
dram[3]:  1.000000  1.750000  4.600000  2.875000 10.250000  5.428571  8.833333  6.222222 12.600000 11.833333 17.250000 11.833333  2.285714  1.666667  1.200000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  3.125000  7.000000  8.500000  6.333333  8.000000  9.500000  9.250000 10.428572 13.800000  1.583333  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 10.600000 11.400000 14.200000 18.500000  6.545455 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/575 = 5.933913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        15        33        32        35        35         4         4         0         0 
dram[1]:         0         0         0         0         1         1        16        18        32        36        33        33         4         5         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        18        17        30        34        33        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        17        17        36        33        35        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        19        35        36        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 184/173 = 1.06
average mf latency per bank:
dram[0]:        790       274      1837      1821      2942      3156      1397      1197       421       375       395       340       360       379       267       326
dram[1]:        227       314      1295      1243      3293      3251      1313      1184       366       378       420       341       390       329       286       277
dram[2]:        158       300      1972      1707      3397      3223      1247      1200       371       380       329       338       322     26553       277       464
dram[3]:        282       273      1520      1406      3352      3249      1169      1137       366       366       378       390       307       381       276       264
dram[4]:        278       269      1592      1501      2984      3527      1147      1187       361       385       366       360       308       288       273       268
dram[5]:        273       309      1097      1460      3126      2979      1298      1153       348       375       345       310       260       300       396       265
maximum mf latency per bank:
dram[0]:        283       278       373       364       490       493       444       495       304       281       296       320       284       284       268       281
dram[1]:        291       291       412       384       495       469       492       469       301       315       306       308       301       298       309       290
dram[2]:        309       308       406       490       535       647       530       525       287       282       283       292       321       609       282       326
dram[3]:        288       286       511       502       550       575       393       342       333       316       313       331       287       298       281       277
dram[4]:        288       279       534       552       648       474       429       392       300       310       316       296       310       306       277       279
dram[5]:        287       297       304       382       451       452       487       398       291       321       296       326       295       282       313       279

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49254 n_nop=48159 n_act=89 n_pre=73 n_req=554 n_rd=758 n_write=175 bw_util=0.03789
n_activity=7482 dram_eff=0.2494
bk0: 12a 49088i bk1: 4a 49203i bk2: 30a 49153i bk3: 32a 49081i bk4: 86a 48780i bk5: 76a 48862i bk6: 72a 48808i bk7: 86a 48661i bk8: 70a 48581i bk9: 76a 48524i bk10: 78a 48361i bk11: 86a 48015i bk12: 16a 49047i bk13: 14a 49007i bk14: 4a 49209i bk15: 16a 49099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0320989
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49254 n_nop=48063 n_act=111 n_pre=95 n_req=582 n_rd=806 n_write=179 bw_util=0.04
n_activity=8242 dram_eff=0.239
bk0: 10a 49126i bk1: 8a 49145i bk2: 42a 49052i bk3: 44a 49003i bk4: 72a 48962i bk5: 78a 48865i bk6: 78a 48615i bk7: 72a 48741i bk8: 78a 48470i bk9: 90a 48282i bk10: 82a 48214i bk11: 84a 48108i bk12: 26a 48854i bk13: 18a 49000i bk14: 10a 49150i bk15: 14a 49103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0451131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49254 n_nop=48056 n_act=112 n_pre=96 n_req=584 n_rd=812 n_write=178 bw_util=0.0402
n_activity=8218 dram_eff=0.2409
bk0: 6a 49200i bk1: 24a 49029i bk2: 34a 49078i bk3: 40a 48989i bk4: 74a 48943i bk5: 86a 48707i bk6: 78a 48500i bk7: 86a 48539i bk8: 76a 48414i bk9: 76a 48451i bk10: 80a 48248i bk11: 84a 48224i bk12: 24a 48952i bk13: 16a 48965i bk14: 10a 49128i bk15: 18a 49074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0366468
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49254 n_nop=48161 n_act=86 n_pre=70 n_req=555 n_rd=764 n_write=173 bw_util=0.03805
n_activity=7516 dram_eff=0.2493
bk0: 4a 49202i bk1: 14a 49146i bk2: 46a 49050i bk3: 46a 48935i bk4: 78a 48969i bk5: 76a 48929i bk6: 70a 48709i bk7: 78a 48611i bk8: 66a 48454i bk9: 74a 48389i bk10: 72a 48486i bk11: 76a 48347i bk12: 24a 48946i bk13: 16a 49010i bk14: 12a 49090i bk15: 12a 49180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0509806
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49254 n_nop=48110 n_act=96 n_pre=80 n_req=574 n_rd=788 n_write=180 bw_util=0.03931
n_activity=7998 dram_eff=0.2421
bk0: 4a 49202i bk1: 6a 49211i bk2: 44a 49016i bk3: 50a 48937i bk4: 80a 48918i bk5: 68a 48997i bk6: 80a 48655i bk7: 78a 48595i bk8: 80a 48328i bk9: 82a 48337i bk10: 76a 48268i bk11: 70a 48461i bk12: 30a 48813i bk13: 18a 49034i bk14: 10a 49134i bk15: 12a 49164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0352053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49254 n_nop=48166 n_act=81 n_pre=65 n_req=563 n_rd=758 n_write=184 bw_util=0.03825
n_activity=7745 dram_eff=0.2433
bk0: 12a 49137i bk1: 12a 49116i bk2: 46a 48922i bk3: 40a 49031i bk4: 70a 48991i bk5: 82a 48876i bk6: 72a 48700i bk7: 76a 48715i bk8: 72a 48425i bk9: 76a 48479i bk10: 78a 48325i bk11: 78a 48360i bk12: 12a 49088i bk13: 8a 49109i bk14: 12a 49157i bk15: 12a 49192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0318147

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1565, Miss = 184, Miss_rate = 0.118, Pending_hits = 11, Reservation_fails = 225
L2_cache_bank[1]: Access = 1458, Miss = 195, Miss_rate = 0.134, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1507, Miss = 199, Miss_rate = 0.132, Pending_hits = 8, Reservation_fails = 107
L2_cache_bank[3]: Access = 1487, Miss = 204, Miss_rate = 0.137, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 1487, Miss = 191, Miss_rate = 0.128, Pending_hits = 14, Reservation_fails = 144
L2_cache_bank[5]: Access = 2721, Miss = 215, Miss_rate = 0.079, Pending_hits = 8, Reservation_fails = 107
L2_cache_bank[6]: Access = 1492, Miss = 186, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1449, Miss = 196, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 1480, Miss = 202, Miss_rate = 0.136, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 1476, Miss = 192, Miss_rate = 0.130, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1436, Miss = 187, Miss_rate = 0.130, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 1468, Miss = 192, Miss_rate = 0.131, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 19026
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1231
L2_total_cache_pending_hits = 112
L2_total_cache_reservation_fails = 583
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=42700
icnt_total_pkts_simt_to_mem=32126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.2572
	minimum = 6
	maximum = 314
Network latency average = 29.83
	minimum = 6
	maximum = 219
Slowest packet = 29856
Flit latency average = 33.6962
	minimum = 6
	maximum = 218
Slowest flit = 70234
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0717875
	minimum = 0.0585119 (at node 7)
	maximum = 0.2868 (at node 20)
Accepted packet rate average = 0.0717875
	minimum = 0.0585119 (at node 7)
	maximum = 0.2868 (at node 20)
Injected flit rate average = 0.115232
	minimum = 0.0810873 (at node 15)
	maximum = 0.307994 (at node 20)
Accepted flit rate average= 0.115232
	minimum = 0.0750979 (at node 7)
	maximum = 0.568302 (at node 20)
Injected packet length average = 1.60518
Accepted packet length average = 1.60518
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4537 (6 samples)
	minimum = 6 (6 samples)
	maximum = 105.333 (6 samples)
Network latency average = 12.7102 (6 samples)
	minimum = 6 (6 samples)
	maximum = 80.8333 (6 samples)
Flit latency average = 12.2716 (6 samples)
	minimum = 6 (6 samples)
	maximum = 79.1667 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0360984 (6 samples)
	minimum = 0.0248284 (6 samples)
	maximum = 0.101718 (6 samples)
Accepted packet rate average = 0.0360984 (6 samples)
	minimum = 0.0248284 (6 samples)
	maximum = 0.101718 (6 samples)
Injected flit rate average = 0.0685772 (6 samples)
	minimum = 0.0374861 (6 samples)
	maximum = 0.155624 (6 samples)
Accepted flit rate average = 0.0685772 (6 samples)
	minimum = 0.0460141 (6 samples)
	maximum = 0.211719 (6 samples)
Injected packet size average = 1.89973 (6 samples)
Accepted packet size average = 1.89973 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 178130 (inst/sec)
gpgpu_simulation_rate = 2332 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,37317)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,37317)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,37317)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,37317)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(12,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 37817  inst.: 2956374 (ipc=212.6) sim_rate=173904 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:02:30 2016
GPGPU-Sim uArch: cycles simulated: 39317  inst.: 2972965 (ipc=61.4) sim_rate=165164 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:02:31 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(10,0,0) tid=(316,0,0)
GPGPU-Sim uArch: cycles simulated: 41317  inst.: 2995933 (ipc=36.5) sim_rate=157680 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:02:32 2016
GPGPU-Sim uArch: cycles simulated: 43317  inst.: 3019348 (ipc=28.2) sim_rate=150967 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:02:33 2016
GPGPU-Sim uArch: cycles simulated: 45317  inst.: 3042274 (ipc=24.0) sim_rate=144870 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:02:34 2016
GPGPU-Sim uArch: cycles simulated: 47317  inst.: 3064392 (ipc=21.4) sim_rate=139290 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:02:35 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(10,0,0) tid=(438,0,0)
GPGPU-Sim uArch: cycles simulated: 49317  inst.: 3087804 (ipc=19.8) sim_rate=134252 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:02:36 2016
GPGPU-Sim uArch: cycles simulated: 51817  inst.: 3117563 (ipc=18.4) sim_rate=129898 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:02:37 2016
GPGPU-Sim uArch: cycles simulated: 53817  inst.: 3142542 (ipc=17.7) sim_rate=125701 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:02:38 2016
GPGPU-Sim uArch: cycles simulated: 55817  inst.: 3168230 (ipc=17.2) sim_rate=121855 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:02:39 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,0,0) tid=(408,0,0)
GPGPU-Sim uArch: cycles simulated: 57817  inst.: 3191194 (ipc=16.6) sim_rate=118192 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:02:40 2016
GPGPU-Sim uArch: cycles simulated: 59817  inst.: 3216449 (ipc=16.3) sim_rate=114873 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:02:41 2016
GPGPU-Sim uArch: cycles simulated: 61817  inst.: 3242497 (ipc=16.0) sim_rate=111810 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:02:42 2016
GPGPU-Sim uArch: cycles simulated: 63817  inst.: 3271486 (ipc=15.9) sim_rate=109049 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:02:43 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 65817  inst.: 3302357 (ipc=15.9) sim_rate=106527 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:02:44 2016
GPGPU-Sim uArch: cycles simulated: 67817  inst.: 3335348 (ipc=15.9) sim_rate=104229 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:02:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31729,37317), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31730,37317)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(8,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 69817  inst.: 3373044 (ipc=16.1) sim_rate=102213 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:02:46 2016
GPGPU-Sim uArch: cycles simulated: 71817  inst.: 3407309 (ipc=16.2) sim_rate=100214 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:02:47 2016
GPGPU-Sim uArch: cycles simulated: 73317  inst.: 3434486 (ipc=16.2) sim_rate=98128 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:02:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36277,37317), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36278,37317)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36683,37317), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36684,37317)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (37434,37317), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(37435,37317)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37445,37317), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37446,37317)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(20,0,0) tid=(331,0,0)
GPGPU-Sim uArch: cycles simulated: 75317  inst.: 3473792 (ipc=16.4) sim_rate=96494 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:02:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38020,37317), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38021,37317)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38122,37317), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38123,37317)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39047,37317), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39048,37317)
GPGPU-Sim uArch: cycles simulated: 76817  inst.: 3498226 (ipc=16.4) sim_rate=94546 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:02:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39514,37317), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(39515,37317)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (39855,37317), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(39856,37317)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40308,37317), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(40309,37317)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40608,37317), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(40609,37317)
GPGPU-Sim uArch: cycles simulated: 78817  inst.: 3528022 (ipc=16.3) sim_rate=92842 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:02:51 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42253,37317), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(42254,37317)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42879,37317), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42880,37317)
GPGPU-Sim uArch: cycles simulated: 80317  inst.: 3551455 (ipc=16.3) sim_rate=91062 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:02:52 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43394,37317), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(43395,37317)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(18,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 82317  inst.: 3575541 (ipc=16.1) sim_rate=89388 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:02:53 2016
GPGPU-Sim uArch: cycles simulated: 84317  inst.: 3600674 (ipc=16.0) sim_rate=87821 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:02:54 2016
GPGPU-Sim uArch: cycles simulated: 85817  inst.: 3620178 (ipc=15.9) sim_rate=86194 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:02:55 2016
GPGPU-Sim uArch: cycles simulated: 87317  inst.: 3641467 (ipc=15.8) sim_rate=84685 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:02:56 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(39,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 89317  inst.: 3671599 (ipc=15.8) sim_rate=83445 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:02:57 2016
GPGPU-Sim uArch: cycles simulated: 90817  inst.: 3696208 (ipc=15.8) sim_rate=82137 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:02:58 2016
GPGPU-Sim uArch: cycles simulated: 92317  inst.: 3718088 (ipc=15.8) sim_rate=80828 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:02:59 2016
GPGPU-Sim uArch: cycles simulated: 94317  inst.: 3749995 (ipc=15.8) sim_rate=79787 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:03:00 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(41,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 96317  inst.: 3781011 (ipc=15.8) sim_rate=78771 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:03:01 2016
GPGPU-Sim uArch: cycles simulated: 98317  inst.: 3811858 (ipc=15.8) sim_rate=77793 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:03:02 2016
GPGPU-Sim uArch: cycles simulated: 99817  inst.: 3835637 (ipc=15.8) sim_rate=76712 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:03:03 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(44,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (63292,37317), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(63293,37317)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63785,37317), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63786,37317)
GPGPU-Sim uArch: cycles simulated: 101817  inst.: 3874324 (ipc=15.9) sim_rate=75967 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:03:04 2016
GPGPU-Sim uArch: cycles simulated: 103817  inst.: 3903483 (ipc=15.8) sim_rate=75066 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:03:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (67492,37317), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(67493,37317)
GPGPU-Sim uArch: cycles simulated: 105317  inst.: 3930754 (ipc=15.9) sim_rate=74165 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:03:06 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (68121,37317), 2 CTAs running
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(38,0,0) tid=(469,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (68737,37317), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (69534,37317), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 107317  inst.: 3960109 (ipc=15.9) sim_rate=73335 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:03:07 2016
GPGPU-Sim uArch: cycles simulated: 109317  inst.: 3990497 (ipc=15.8) sim_rate=72554 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:03:08 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72257,37317), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (73192,37317), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (73219,37317), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 111317  inst.: 4022597 (ipc=15.8) sim_rate=71832 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:03:09 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (74422,37317), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (74727,37317), 2 CTAs running
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(55,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74922,37317), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 113317  inst.: 4054196 (ipc=15.8) sim_rate=71126 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:03:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (76338,37317), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 115317  inst.: 4084235 (ipc=15.8) sim_rate=70417 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:03:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (78551,37317), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79621,37317), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 117317  inst.: 4113447 (ipc=15.8) sim_rate=69719 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:03:12 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(32,0,0) tid=(367,0,0)
GPGPU-Sim uArch: cycles simulated: 119317  inst.: 4141642 (ipc=15.8) sim_rate=69027 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:03:13 2016
GPGPU-Sim uArch: cycles simulated: 121317  inst.: 4170051 (ipc=15.7) sim_rate=68361 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:03:14 2016
GPGPU-Sim uArch: cycles simulated: 122817  inst.: 4193086 (ipc=15.7) sim_rate=67630 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:03:15 2016
GPGPU-Sim uArch: cycles simulated: 124817  inst.: 4222642 (ipc=15.7) sim_rate=67026 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:03:16 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(36,0,0) tid=(359,0,0)
GPGPU-Sim uArch: cycles simulated: 126817  inst.: 4251197 (ipc=15.7) sim_rate=66424 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:03:17 2016
GPGPU-Sim uArch: cycles simulated: 128817  inst.: 4281747 (ipc=15.6) sim_rate=65873 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:03:18 2016
GPGPU-Sim uArch: cycles simulated: 130817  inst.: 4313278 (ipc=15.6) sim_rate=65352 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:03:19 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(47,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (95220,37317), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 132817  inst.: 4344513 (ipc=15.6) sim_rate=64843 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:03:20 2016
GPGPU-Sim uArch: cycles simulated: 134817  inst.: 4370857 (ipc=15.6) sim_rate=64277 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:03:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (97923,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (98126,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (98446,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98756,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (99822,37317), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 137317  inst.: 4410053 (ipc=15.6) sim_rate=63913 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:03:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (100168,37317), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(57,0,0) tid=(346,0,0)
GPGPU-Sim uArch: cycles simulated: 139317  inst.: 4440714 (ipc=15.6) sim_rate=63438 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:03:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (102504,37317), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 141317  inst.: 4470673 (ipc=15.6) sim_rate=62967 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:03:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (104050,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (104071,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (104106,37317), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 143817  inst.: 4507237 (ipc=15.6) sim_rate=62600 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:03:25 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(55,0,0) tid=(492,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (106950,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (107817,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (108116,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (108878,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (108999,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 146317  inst.: 4541929 (ipc=15.5) sim_rate=62218 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:03:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111014,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 149317  inst.: 4582683 (ipc=15.5) sim_rate=61928 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:03:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113128,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (113130,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (113372,37317), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(60,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114121,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114148,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114948,37317), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 152817  inst.: 4623610 (ipc=15.4) sim_rate=61648 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:03:28 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116168,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (118373,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (118477,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (118774,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (119420,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (120452,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 157817  inst.: 4661038 (ipc=15.0) sim_rate=61329 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:03:29 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (120928,37317), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (122595,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (125887,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (126384,37317), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 126385
gpu_sim_insn = 1823993
gpu_ipc =      14.4320
gpu_tot_sim_cycle = 163702
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      28.5523
gpu_tot_issued_cta = 441
gpu_stall_dramfull = 356477
gpu_stall_icnt2sh    = 864374
gpu_total_sim_rate=61500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 354485
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 21731, Miss = 14960, Miss_rate = 0.688, Pending_hits = 1356, Reservation_fails = 73533
	L1D_cache_core[1]: Access = 22962, Miss = 15343, Miss_rate = 0.668, Pending_hits = 1343, Reservation_fails = 63181
	L1D_cache_core[2]: Access = 20120, Miss = 13346, Miss_rate = 0.663, Pending_hits = 1166, Reservation_fails = 62386
	L1D_cache_core[3]: Access = 20410, Miss = 14168, Miss_rate = 0.694, Pending_hits = 1207, Reservation_fails = 71631
	L1D_cache_core[4]: Access = 21605, Miss = 14629, Miss_rate = 0.677, Pending_hits = 1236, Reservation_fails = 68757
	L1D_cache_core[5]: Access = 25744, Miss = 17135, Miss_rate = 0.666, Pending_hits = 1468, Reservation_fails = 63306
	L1D_cache_core[6]: Access = 20116, Miss = 13493, Miss_rate = 0.671, Pending_hits = 1234, Reservation_fails = 60732
	L1D_cache_core[7]: Access = 20092, Miss = 13071, Miss_rate = 0.651, Pending_hits = 1076, Reservation_fails = 57282
	L1D_cache_core[8]: Access = 20380, Miss = 13958, Miss_rate = 0.685, Pending_hits = 1321, Reservation_fails = 65973
	L1D_cache_core[9]: Access = 19978, Miss = 13125, Miss_rate = 0.657, Pending_hits = 1173, Reservation_fails = 54530
	L1D_cache_core[10]: Access = 24406, Miss = 16519, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 70874
	L1D_cache_core[11]: Access = 21604, Miss = 14840, Miss_rate = 0.687, Pending_hits = 1218, Reservation_fails = 68750
	L1D_cache_core[12]: Access = 21392, Miss = 14187, Miss_rate = 0.663, Pending_hits = 1238, Reservation_fails = 60081
	L1D_cache_core[13]: Access = 23153, Miss = 16183, Miss_rate = 0.699, Pending_hits = 1448, Reservation_fails = 77449
	L1D_cache_core[14]: Access = 20646, Miss = 13607, Miss_rate = 0.659, Pending_hits = 1165, Reservation_fails = 59349
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 218564
	L1D_total_cache_miss_rate = 0.6739
	L1D_total_cache_pending_hits = 19101
	L1D_total_cache_reservation_fails = 977814
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84577
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 643120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60463
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 334694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 353202
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1528, 1081, 1098, 1098, 1595, 1111, 612, 1150, 1556, 1122, 1137, 1137, 1077, 1137, 1137, 1528, 997, 565, 617, 561, 982, 604, 969, 591, 591, 591, 591, 591, 997, 997, 1010, 524, 589, 576, 529, 576, 969, 550, 546, 576, 576, 982, 995, 550, 576, 576, 1008, 576, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 1148202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 106426
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1148202
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1161985	W0_Idle:190739	W0_Scoreboard:2275851	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 851408 {8:106426,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14473936 {136:106426,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 876 
averagemflatency = 342 
max_icnt2mem_latency = 642 
max_icnt2sh_latency = 163701 
mrq_lat_table:7996 	281 	207 	397 	690 	166 	96 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49130 	155810 	15835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29282 	13448 	21704 	66843 	62574 	26940 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8377 	45301 	49688 	3067 	8 	0 	0 	1 	6 	22 	400 	8751 	26472 	55717 	22965 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        11        14        14        32        32        27        21        47        27        29        45        13        12        14        11 
dram[1]:         6        13        14        14        31        31        27        34        44        25        38        31         9        10         8         9 
dram[2]:         9         8        14        14        31        29        38        23        42        53        51        33        11         7         8         7 
dram[3]:         9         8        14        16        34        29        25        21        44        54        53        46        14         9        10        12 
dram[4]:         9         9        14        16        33        28        23        25        40        55        55        50        12        11        10         7 
dram[5]:        10         7        14        16        33        28        29        31        47        38        41        45         8        10         9         8 
maximum service time to same row:
dram[0]:     32204     24139     17568     13805     15385     18038     15993     23318     13959     12927     24901     17867     24465     31815     22301     21155 
dram[1]:     17930     29009     11787     12947     16374     17315     27490     35134     13321     13471     17813     20097     21822     30137     26476     27751 
dram[2]:     34875     25319     11926     12885     16378     20954     19573     15791     15586     14970     11576     30571     29700     27935     24503     22285 
dram[3]:     28234     31336     10428     10758     14443     22122     27028     23204     14245     12984     27966     19798     24300     31984     20659     30102 
dram[4]:     27660     25857     12750     14041     22912     19889     30144     16521     14445     24843     22350     25346     31838     26809     20436     33131 
dram[5]:     24042     17902     13004     14519     17643     22865     26043     21169     16033     14106     24081     31510     30122     30639     27584     32723 
average row accesses per activate:
dram[0]:  2.160000  2.791667  2.200000  2.179487  3.088235  3.343750  4.333333  4.961538  4.793103  4.172414  3.682927  3.363636  2.405406  2.128205  2.189189  1.952381 
dram[1]:  2.576923  2.458333  2.194444  2.468750  3.407408  3.107143  4.344828  6.250000  3.783784  3.276596  3.020000  3.288889  1.913043  2.256410  2.027778  2.125000 
dram[2]:  2.476191  2.700000  2.076923  2.210526  2.487180  2.757576  4.357143  4.068965  3.702703  5.071429  3.040816  3.615385  1.911111  2.324324  2.387097  2.147059 
dram[3]:  2.764706  2.625000  2.222222  2.256410  2.972222  3.000000  4.379310  3.937500  4.125000  2.962963  3.285714  3.090909  2.735294  2.189189  1.916667  2.187500 
dram[4]:  2.000000  2.869565  2.130435  2.157895  3.333333  2.800000  4.586207  5.086957  4.114286  3.658537  3.476191  3.512195  1.943396  1.977273  2.075000  2.081081 
dram[5]:  2.416667  2.259259  1.814815  2.300000  3.571429  2.848485  4.250000  4.703704  4.176471  4.184210  3.558140  4.000000  2.025641  2.000000  2.352941  2.357143 
average row locality = 9884/3371 = 2.932068
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        65        76       101       101       115       112       106        88       116       113        85        79        81        82 
dram[1]:        67        59        68        71        90        82       110       107       108       117       116       114        84        83        73        85 
dram[2]:        52        54        70        77        93        87       104       102       102       109       116       105        82        80        74        73 
dram[3]:        47        63        71        73       100       105       109       108       100       126       105       102        89        79        92        70 
dram[4]:        62        66        85        71        92       106       115       100       108       115       109       108        99        85        83        77 
dram[5]:        58        61        87        79        95        89       101       108       107       123       120       113        75        78        80        66 
total reads: 8615
bank skew: 126/47 = 2.68
chip skew: 1481/1380 = 1.07
number of total write accesses:
dram[0]:         0         0        12         9         4         6        15        17        33        33        35        35         4         4         0         0 
dram[1]:         0         0        11         8         2         5        16        18        32        37        35        34         4         5         0         0 
dram[2]:         0         0        11         7         4         4        18        16        35        33        33        36         4         6         0         0 
dram[3]:         0         0         9        15         7         3        18        18        32        34        33        34         4         2         0         0 
dram[4]:         0         0        13        11         8         6        18        17        36        35        37        36         4         2         0         0 
dram[5]:         0         0        11        13         5         5        18        19        35        36        33        35         4         2         0         0 
total reads: 1269
min_bank_accesses = 0!
chip skew: 223/207 = 1.08
average mf latency per bank:
dram[0]:       2009      2123      2649      2339     18775     18352     13056     11514      6734      6308      6106      5421      3315      2825      2366      2044
dram[1]:       2048      2332      2091      2346     21229     24379     12759     13276      6611      6551      5684      6115      3165      2948      2125      2240
dram[2]:       2281      2055      2153      2569     21148     23373     12483     14555      5934      6677      5778      6233      2745      7488      2259      2241
dram[3]:       2274      2254      2483      2158     19774     19448     12647     12271      6559      5867      6570      6056      3227      2818      2085      2178
dram[4]:       2417      2104      2419      2159     21296     19576     12374     14156      6272      6770      6052      6458      2827      2948      2090      2068
dram[5]:       2653      2293      2163      2217     22226     22794     13524     12612      6432      6102      6293      6090      3876      3179      2549      1746
maximum mf latency per bank:
dram[0]:        721       654       753       725       772       700       764       754       802       825       768       799       759       736       812       633
dram[1]:        677       722       774       723       739       738       818       808       789       720       753       875       687       679       672       734
dram[2]:        629       818       705       742       719       752       709       756       738       750       703       767       732       737       817       778
dram[3]:        666       693       706       785       876       719       760       752       731       787       694       747       740       710       674       809
dram[4]:        782       709       788       751       744       796       762       833       720       826       799       776       777       823       832       871
dram[5]:        699       757       722       737       773       766       765       758       715       778       741       712       778       752       790       722

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216081 n_nop=211893 n_act=543 n_pre=527 n_req=1648 n_rd=2882 n_write=236 bw_util=0.02886
n_activity=31874 dram_eff=0.1956
bk0: 108a 215031i bk1: 134a 215088i bk2: 130a 214635i bk3: 152a 214385i bk4: 202a 214526i bk5: 202a 214638i bk6: 230a 214397i bk7: 224a 214329i bk8: 212a 214457i bk9: 176a 214511i bk10: 232a 213979i bk11: 226a 213714i bk12: 170a 214661i bk13: 158a 214619i bk14: 162a 214730i bk15: 164a 214536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0436781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216081 n_nop=211874 n_act=562 n_pre=546 n_req=1641 n_rd=2868 n_write=231 bw_util=0.02868
n_activity=33016 dram_eff=0.1877
bk0: 134a 214929i bk1: 118a 215034i bk2: 136a 214617i bk3: 142a 214700i bk4: 180a 214911i bk5: 164a 214831i bk6: 220a 214339i bk7: 214a 214470i bk8: 216a 214259i bk9: 234a 213897i bk10: 232a 213679i bk11: 228a 213789i bk12: 168a 214378i bk13: 166a 214584i bk14: 146a 214729i bk15: 170a 214531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0446083
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216081 n_nop=212012 n_act=547 n_pre=531 n_req=1587 n_rd=2760 n_write=231 bw_util=0.02768
n_activity=31446 dram_eff=0.1902
bk0: 104a 215190i bk1: 108a 215249i bk2: 140a 214498i bk3: 154a 214442i bk4: 186a 214437i bk5: 174a 214577i bk6: 208a 214239i bk7: 204a 214386i bk8: 204a 214258i bk9: 218a 214353i bk10: 232a 213742i bk11: 210a 213968i bk12: 164a 214401i bk13: 160a 214532i bk14: 148a 214740i bk15: 146a 214774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0494398
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216081 n_nop=211834 n_act=572 n_pre=556 n_req=1648 n_rd=2878 n_write=241 bw_util=0.02887
n_activity=33140 dram_eff=0.1882
bk0: 94a 215347i bk1: 126a 215050i bk2: 142a 214529i bk3: 146a 214323i bk4: 200a 214427i bk5: 210a 214389i bk6: 218a 214295i bk7: 216a 214092i bk8: 200a 214268i bk9: 252a 213571i bk10: 210a 213983i bk11: 204a 213840i bk12: 178a 214667i bk13: 158a 214624i bk14: 184a 214249i bk15: 140a 214789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0461216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216081 n_nop=211687 n_act=593 n_pre=577 n_req=1704 n_rd=2962 n_write=262 bw_util=0.02984
n_activity=34773 dram_eff=0.1854
bk0: 124a 214930i bk1: 132a 215171i bk2: 170a 214393i bk3: 142a 214495i bk4: 184a 214724i bk5: 212a 214312i bk6: 230a 214309i bk7: 200a 214400i bk8: 216a 214148i bk9: 230a 214011i bk10: 218a 213853i bk11: 216a 214012i bk12: 198a 214192i bk13: 170a 214514i bk14: 166a 214668i bk15: 154a 214777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0458717
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=216081 n_nop=211862 n_act=554 n_pre=538 n_req=1656 n_rd=2880 n_write=247 bw_util=0.02894
n_activity=33093 dram_eff=0.189
bk0: 116a 215222i bk1: 122a 215084i bk2: 174a 214121i bk3: 158a 214456i bk4: 190a 214701i bk5: 178a 214631i bk6: 202a 214341i bk7: 216a 214360i bk8: 214a 214216i bk9: 246a 214092i bk10: 240a 213966i bk11: 226a 214040i bk12: 150a 214653i bk13: 156a 214684i bk14: 160a 214814i bk15: 132a 215034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0340752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18249, Miss = 723, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 225
L2_cache_bank[1]: Access = 18029, Miss = 718, Miss_rate = 0.040, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 18140, Miss = 716, Miss_rate = 0.039, Pending_hits = 8, Reservation_fails = 107
L2_cache_bank[3]: Access = 18561, Miss = 718, Miss_rate = 0.039, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 18211, Miss = 693, Miss_rate = 0.038, Pending_hits = 15, Reservation_fails = 144
L2_cache_bank[5]: Access = 19448, Miss = 687, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 107
L2_cache_bank[6]: Access = 18420, Miss = 713, Miss_rate = 0.039, Pending_hits = 7, Reservation_fails = 12
L2_cache_bank[7]: Access = 18145, Miss = 726, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 18459, Miss = 753, Miss_rate = 0.041, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 18392, Miss = 728, Miss_rate = 0.040, Pending_hits = 8, Reservation_fails = 4
L2_cache_bank[10]: Access = 18581, Miss = 723, Miss_rate = 0.039, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[11]: Access = 18230, Miss = 717, Miss_rate = 0.039, Pending_hits = 13, Reservation_fails = 0
L2_total_cache_accesses = 220865
L2_total_cache_misses = 8615
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 114
L2_total_cache_reservation_fails = 599
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.259
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=646959
icnt_total_pkts_simt_to_mem=335306
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.5045
	minimum = 6
	maximum = 564
Network latency average = 33.4182
	minimum = 6
	maximum = 417
Slowest packet = 47530
Flit latency average = 26.1655
	minimum = 6
	maximum = 416
Slowest flit = 417781
Fragmentation average = 0.119011
	minimum = 0
	maximum = 285
Injected packet rate average = 0.118298
	minimum = 0.0943941 (at node 7)
	maximum = 0.135657 (at node 25)
Accepted packet rate average = 0.118298
	minimum = 0.0943941 (at node 7)
	maximum = 0.135657 (at node 25)
Injected flit rate average = 0.265924
	minimum = 0.142897 (at node 9)
	maximum = 0.412106 (at node 24)
Accepted flit rate average= 0.265924
	minimum = 0.196827 (at node 20)
	maximum = 0.373328 (at node 5)
Injected packet length average = 2.24793
Accepted packet length average = 2.24793
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.0324 (7 samples)
	minimum = 6 (7 samples)
	maximum = 170.857 (7 samples)
Network latency average = 15.6685 (7 samples)
	minimum = 6 (7 samples)
	maximum = 128.857 (7 samples)
Flit latency average = 14.2564 (7 samples)
	minimum = 6 (7 samples)
	maximum = 127.286 (7 samples)
Fragmentation average = 0.0170015 (7 samples)
	minimum = 0 (7 samples)
	maximum = 40.7143 (7 samples)
Injected packet rate average = 0.0478411 (7 samples)
	minimum = 0.0347664 (7 samples)
	maximum = 0.106566 (7 samples)
Accepted packet rate average = 0.0478411 (7 samples)
	minimum = 0.0347664 (7 samples)
	maximum = 0.106566 (7 samples)
Injected flit rate average = 0.0967696 (7 samples)
	minimum = 0.0525448 (7 samples)
	maximum = 0.192264 (7 samples)
Accepted flit rate average = 0.0967696 (7 samples)
	minimum = 0.0675588 (7 samples)
	maximum = 0.234806 (7 samples)
Injected packet size average = 2.02273 (7 samples)
Accepted packet size average = 2.02273 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 16 sec (76 sec)
gpgpu_simulation_rate = 61500 (inst/sec)
gpgpu_simulation_rate = 2153 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,163702)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,163702)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,163702)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,163702)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(14,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 164202  inst.: 4841589 (ipc=335.0) sim_rate=62877 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:03:30 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(28,0,0) tid=(414,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1066,163702), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1067,163702)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1134,163702), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1135,163702)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1143,163702), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1144,163702)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1161,163702), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1162,163702)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1170,163702), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1171,163702)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1171,163702), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1172,163702)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1189,163702), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1190,163702)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1200,163702), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1201,163702)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(26,0,0) tid=(327,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1474,163702), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1475,163702)
GPGPU-Sim uArch: cycles simulated: 165202  inst.: 5033055 (ipc=239.3) sim_rate=64526 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:03:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1504,163702), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1505,163702)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1516,163702), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1517,163702)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1540,163702), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1541,163702)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1543,163702), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1544,163702)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1568,163702), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1569,163702)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1585,163702), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1586,163702)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(37,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1841,163702), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1842,163702)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1881,163702), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1882,163702)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1883,163702), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1884,163702)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1990,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1997,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2125,163702), 2 CTAs running
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(51,0,0) tid=(259,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2221,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2237,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2246,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2564,163702), 2 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(51,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2661,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2685,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2694,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2710,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2722,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2727,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2746,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2754,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2900,163702), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 166702  inst.: 5311545 (ipc=212.5) sim_rate=67234 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:03:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3016,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3037,163702), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3182,163702), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(54,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3352,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3431,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3446,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3539,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3683,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3704,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3782,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3826,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3832,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3865,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3913,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3940,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4003,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4012,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4018,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4042,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4069,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4105,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4129,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4144,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4194,163702), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4238,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4301,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4303,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4324,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4436,163702), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 11.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4437
gpu_sim_insn = 731316
gpu_ipc =     164.8222
gpu_tot_sim_cycle = 168139
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      32.1483
gpu_tot_issued_cta = 504
gpu_stall_dramfull = 356477
gpu_stall_icnt2sh    = 864387
gpu_total_sim_rate=68422

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 368525
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 22051, Miss = 15212, Miss_rate = 0.690, Pending_hits = 1404, Reservation_fails = 75282
	L1D_cache_core[1]: Access = 23282, Miss = 15589, Miss_rate = 0.670, Pending_hits = 1384, Reservation_fails = 65609
	L1D_cache_core[2]: Access = 20440, Miss = 13597, Miss_rate = 0.665, Pending_hits = 1207, Reservation_fails = 65292
	L1D_cache_core[3]: Access = 20810, Miss = 14484, Miss_rate = 0.696, Pending_hits = 1256, Reservation_fails = 74032
	L1D_cache_core[4]: Access = 21925, Miss = 14881, Miss_rate = 0.679, Pending_hits = 1282, Reservation_fails = 70905
	L1D_cache_core[5]: Access = 26064, Miss = 17385, Miss_rate = 0.667, Pending_hits = 1516, Reservation_fails = 65919
	L1D_cache_core[6]: Access = 20476, Miss = 13771, Miss_rate = 0.673, Pending_hits = 1282, Reservation_fails = 62704
	L1D_cache_core[7]: Access = 20412, Miss = 13317, Miss_rate = 0.652, Pending_hits = 1121, Reservation_fails = 59687
	L1D_cache_core[8]: Access = 20700, Miss = 14207, Miss_rate = 0.686, Pending_hits = 1361, Reservation_fails = 68755
	L1D_cache_core[9]: Access = 20378, Miss = 13434, Miss_rate = 0.659, Pending_hits = 1228, Reservation_fails = 56760
	L1D_cache_core[10]: Access = 24726, Miss = 16767, Miss_rate = 0.678, Pending_hits = 1497, Reservation_fails = 73251
	L1D_cache_core[11]: Access = 21924, Miss = 15086, Miss_rate = 0.688, Pending_hits = 1254, Reservation_fails = 71766
	L1D_cache_core[12]: Access = 21712, Miss = 14435, Miss_rate = 0.665, Pending_hits = 1283, Reservation_fails = 62073
	L1D_cache_core[13]: Access = 23473, Miss = 16430, Miss_rate = 0.700, Pending_hits = 1492, Reservation_fails = 79901
	L1D_cache_core[14]: Access = 20966, Miss = 13857, Miss_rate = 0.661, Pending_hits = 1203, Reservation_fails = 62193
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 222452
	L1D_total_cache_miss_rate = 0.6754
	L1D_total_cache_pending_hits = 19770
	L1D_total_cache_reservation_fails = 1014129
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 106722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 652998
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65471
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 361131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367242
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1584, 1137, 1154, 1154, 1651, 1167, 668, 1206, 1612, 1178, 1193, 1193, 1133, 1193, 1193, 1584, 1025, 593, 645, 589, 1010, 632, 997, 619, 619, 619, 619, 619, 1025, 1025, 1038, 552, 617, 604, 557, 604, 997, 578, 574, 604, 604, 1010, 1023, 578, 604, 604, 1036, 604, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1184517
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 106722
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1184517
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1220192	W0_Idle:204453	W0_Scoreboard:2297514	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 853776 {8:106722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14514192 {136:106722,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 876 
averagemflatency = 342 
max_icnt2mem_latency = 642 
max_icnt2sh_latency = 168138 
mrq_lat_table:8157 	294 	224 	465 	737 	230 	131 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49843 	159291 	15937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	29518 	13541 	21854 	67272 	65012 	27890 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8616 	45358 	49688 	3067 	8 	0 	0 	1 	6 	22 	400 	8751 	26472 	55717 	26965 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9        11        14        14        32        32        27        21        47        27        29        45        13        12        14        11 
dram[1]:         6        13        14        14        31        31        27        34        44        25        38        31         9        10         8         9 
dram[2]:         9         8        14        14        31        29        38        23        42        53        51        33        11         7         8         7 
dram[3]:         9         8        14        16        34        29        25        21        44        54        53        46        14         9        10        12 
dram[4]:         9         9        14        16        33        28        23        25        40        55        55        50        12        11        10         7 
dram[5]:        10         7        14        16        33        28        29        31        47        38        41        45         8        10         9         8 
maximum service time to same row:
dram[0]:     32204     24139     17568     13805     15385     18038     15993     23318     13959     12927     24901     17867     24465     31815     22301     21155 
dram[1]:     17930     29009     11787     12947     16374     17315     27490     35134     13321     13471     17813     20097     21822     30137     26476     27751 
dram[2]:     34875     25319     11926     12885     16378     20954     19573     15791     15586     14970     11576     30571     29700     27935     24503     22285 
dram[3]:     28234     31336     10428     10758     14443     22122     27028     23204     14245     12984     27966     19798     24300     31984     20659     30102 
dram[4]:     27660     25857     12750     14041     22912     19889     30144     16521     14445     24843     22350     25346     31838     26809     20436     33131 
dram[5]:     24042     17902     13004     14519     17643     22865     26043     21169     16033     14106     24081     31510     30122     30639     27584     32723 
average row accesses per activate:
dram[0]:  2.160000  2.791667  3.114286  2.641026  3.088235  3.343750  4.333333  4.961538  4.793103  4.172414  3.682927  3.363636  2.405406  2.128205  2.189189  1.952381 
dram[1]:  2.576923  2.458333  3.416667  3.406250  3.407408  3.107143  4.344828  6.250000  3.783784  3.276596  3.020000  3.288889  1.913043  2.256410  2.027778  2.125000 
dram[2]:  2.476191  2.700000  2.846154  2.552632  2.487180  2.757576  4.357143  4.068965  3.702703  5.071429  3.040816  3.615385  1.911111  2.324324  2.387097  2.147059 
dram[3]:  2.764706  2.625000  3.305556  3.692308  2.972222  3.000000  4.379310  3.937500  4.125000  2.962963  3.285714  3.090909  2.735294  2.189189  1.916667  2.187500 
dram[4]:  2.000000  2.869565  2.652174  2.763158  3.333333  2.800000  4.586207  5.086957  4.114286  3.658537  3.476191  3.512195  1.943396  1.977273  2.075000  2.081081 
dram[5]:  2.416667  2.259259  2.611111  3.625000  3.571429  2.848485  4.250000  4.703704  4.176471  4.184210  3.558140  4.000000  2.025641  2.000000  2.352941  2.357143 
average row locality = 10289/3371 = 3.052210
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        74        83       101       101       115       112       106        88       116       113        85        79        81        82 
dram[1]:        67        59        78        78        90        82       110       107       108       117       116       114        84        83        73        85 
dram[2]:        52        54        80        82        93        87       104       102       102       109       116       105        82        80        74        73 
dram[3]:        47        63        80        86       100       105       109       108       100       126       105       102        89        79        92        70 
dram[4]:        62        66        93        79        92       106       115       100       108       115       109       108        99        85        83        77 
dram[5]:        58        61        96        90        95        89       101       108       107       123       120       113        75        78        80        66 
total reads: 8721
bank skew: 126/47 = 2.68
chip skew: 1497/1395 = 1.07
number of total write accesses:
dram[0]:         0         0        35        20         4         6        15        17        33        33        35        35         4         4         0         0 
dram[1]:         0         0        45        31         2         5        16        18        32        37        35        34         4         5         0         0 
dram[2]:         0         0        31        15         4         4        18        16        35        33        33        36         4         6         0         0 
dram[3]:         0         0        39        58         7         3        18        18        32        34        33        34         4         2         0         0 
dram[4]:         0         0        29        26         8         6        18        17        36        35        37        36         4         2         0         0 
dram[5]:         0         0        45        55         5         5        18        19        35        36        33        35         4         2         0         0 
total reads: 1568
min_bank_accesses = 0!
chip skew: 292/235 = 1.24
average mf latency per bank:
dram[0]:       2009      2123      2042      2102     19232     18787     13198     11696      6734      6308      6106      5421      3315      2825      2366      2044
dram[1]:       2048      2332      1510      1852     21795     24913     12948     13437      6611      6551      5684      6115      3165      2948      2125      2240
dram[2]:       2281      2055      1742      2452     21668     24024     12662     14756      5934      6677      5778      6233      2745     11400      2259      2241
dram[3]:       2274      2254      1867      1484     20299     19922     12771     12406      6559      5867      6570      6056      3227      2818      2085      2178
dram[4]:       2417      2104      2140      1911     21761     19980     12513     14308      6272      6770      6052      6458      2827      2948      2090      2068
dram[5]:       2653      2293      1622      1542     22664     23261     13678     12758      6432      6102      6293      6090      3876      3179      2549      1746
maximum mf latency per bank:
dram[0]:        721       654       753       725       772       700       764       754       802       825       768       799       759       736       812       633
dram[1]:        677       722       774       723       739       738       818       808       789       720       753       875       687       679       672       734
dram[2]:        629       818       705       742       719       752       709       756       738       750       703       767       732       737       817       778
dram[3]:        666       693       706       785       876       719       760       752       731       787       694       747       740       710       674       809
dram[4]:        782       709       788       751       744       796       762       833       720       826       799       776       777       823       832       871
dram[5]:        699       757       722       737       773       766       765       758       715       778       741       712       778       752       790       722

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221937 n_nop=217683 n_act=543 n_pre=527 n_req=1698 n_rd=2914 n_write=270 bw_util=0.02869
n_activity=32397 dram_eff=0.1966
bk0: 108a 220887i bk1: 134a 220944i bk2: 148a 220242i bk3: 166a 220106i bk4: 202a 220382i bk5: 202a 220494i bk6: 230a 220253i bk7: 224a 220185i bk8: 212a 220313i bk9: 176a 220367i bk10: 232a 219835i bk11: 226a 219570i bk12: 170a 220517i bk13: 158a 220475i bk14: 162a 220586i bk15: 164a 220392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0433006
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221937 n_nop=217639 n_act=562 n_pre=546 n_req=1715 n_rd=2902 n_write=288 bw_util=0.02875
n_activity=33558 dram_eff=0.1901
bk0: 134a 220785i bk1: 118a 220890i bk2: 156a 220099i bk3: 156a 220279i bk4: 180a 220767i bk5: 164a 220687i bk6: 220a 220195i bk7: 214a 220326i bk8: 216a 220115i bk9: 234a 219753i bk10: 232a 219535i bk11: 228a 219645i bk12: 168a 220234i bk13: 166a 220440i bk14: 146a 220585i bk15: 170a 220387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0567143
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221937 n_nop=217810 n_act=547 n_pre=531 n_req=1630 n_rd=2790 n_write=259 bw_util=0.02748
n_activity=31946 dram_eff=0.1909
bk0: 104a 221046i bk1: 108a 221105i bk2: 160a 220140i bk3: 164a 220209i bk4: 186a 220293i bk5: 174a 220433i bk6: 208a 220095i bk7: 204a 220242i bk8: 204a 220114i bk9: 218a 220209i bk10: 232a 219598i bk11: 210a 219824i bk12: 164a 220257i bk13: 160a 220388i bk14: 148a 220596i bk15: 146a 220630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0485453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221937 n_nop=217573 n_act=572 n_pre=556 n_req=1743 n_rd=2922 n_write=314 bw_util=0.02916
n_activity=33902 dram_eff=0.1909
bk0: 94a 221203i bk1: 126a 220906i bk2: 160a 220046i bk3: 172a 219694i bk4: 200a 220283i bk5: 210a 220245i bk6: 218a 220151i bk7: 216a 219948i bk8: 200a 220124i bk9: 252a 219427i bk10: 210a 219839i bk11: 204a 219696i bk12: 178a 220523i bk13: 158a 220480i bk14: 184a 220105i bk15: 140a 220645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0593772
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221937 n_nop=217480 n_act=593 n_pre=577 n_req=1751 n_rd=2994 n_write=293 bw_util=0.02962
n_activity=35265 dram_eff=0.1864
bk0: 124a 220786i bk1: 132a 221027i bk2: 186a 220018i bk3: 158a 220161i bk4: 184a 220580i bk5: 212a 220168i bk6: 230a 220165i bk7: 200a 220256i bk8: 216a 220004i bk9: 230a 219867i bk10: 218a 219709i bk11: 216a 219868i bk12: 198a 220048i bk13: 170a 220370i bk14: 166a 220524i bk15: 154a 220633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0465087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=221937 n_nop=217602 n_act=554 n_pre=538 n_req=1752 n_rd=2920 n_write=323 bw_util=0.02922
n_activity=33775 dram_eff=0.192
bk0: 116a 221078i bk1: 122a 220940i bk2: 192a 219593i bk3: 180a 219858i bk4: 190a 220557i bk5: 178a 220487i bk6: 202a 220197i bk7: 216a 220216i bk8: 214a 220072i bk9: 246a 219948i bk10: 240a 219822i bk11: 226a 219896i bk12: 150a 220509i bk13: 156a 220540i bk14: 160a 220670i bk15: 132a 220890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0465718

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18521, Miss = 732, Miss_rate = 0.040, Pending_hits = 25, Reservation_fails = 225
L2_cache_bank[1]: Access = 18302, Miss = 725, Miss_rate = 0.040, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[2]: Access = 18413, Miss = 726, Miss_rate = 0.039, Pending_hits = 32, Reservation_fails = 107
L2_cache_bank[3]: Access = 18835, Miss = 725, Miss_rate = 0.038, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[4]: Access = 18484, Miss = 703, Miss_rate = 0.038, Pending_hits = 25, Reservation_fails = 144
L2_cache_bank[5]: Access = 20722, Miss = 692, Miss_rate = 0.033, Pending_hits = 11, Reservation_fails = 107
L2_cache_bank[6]: Access = 18696, Miss = 722, Miss_rate = 0.039, Pending_hits = 28, Reservation_fails = 12
L2_cache_bank[7]: Access = 18426, Miss = 739, Miss_rate = 0.040, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[8]: Access = 18732, Miss = 761, Miss_rate = 0.041, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[9]: Access = 18671, Miss = 736, Miss_rate = 0.039, Pending_hits = 15, Reservation_fails = 4
L2_cache_bank[10]: Access = 18851, Miss = 732, Miss_rate = 0.039, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[11]: Access = 18508, Miss = 728, Miss_rate = 0.039, Pending_hits = 44, Reservation_fails = 0
L2_total_cache_accesses = 225161
L2_total_cache_misses = 8721
L2_total_cache_miss_rate = 0.0387
L2_total_cache_pending_hits = 307
L2_total_cache_reservation_fails = 599
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116945
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 265
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=652439
icnt_total_pkts_simt_to_mem=343602
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.1316
	minimum = 6
	maximum = 315
Network latency average = 29.888
	minimum = 6
	maximum = 221
Slowest packet = 442039
Flit latency average = 33.6896
	minimum = 6
	maximum = 220
Slowest flit = 992787
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0717201
	minimum = 0.0608519 (at node 25)
	maximum = 0.287131 (at node 20)
Accepted packet rate average = 0.0717201
	minimum = 0.0608519 (at node 25)
	maximum = 0.287131 (at node 20)
Injected flit rate average = 0.114993
	minimum = 0.0806851 (at node 25)
	maximum = 0.31057 (at node 20)
Accepted flit rate average= 0.114993
	minimum = 0.0757268 (at node 0)
	maximum = 0.568402 (at node 20)
Injected packet length average = 1.60335
Accepted packet length average = 1.60335
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.9198 (8 samples)
	minimum = 6 (8 samples)
	maximum = 188.875 (8 samples)
Network latency average = 17.4459 (8 samples)
	minimum = 6 (8 samples)
	maximum = 140.375 (8 samples)
Flit latency average = 16.6856 (8 samples)
	minimum = 6 (8 samples)
	maximum = 138.875 (8 samples)
Fragmentation average = 0.0148763 (8 samples)
	minimum = 0 (8 samples)
	maximum = 35.625 (8 samples)
Injected packet rate average = 0.050826 (8 samples)
	minimum = 0.0380271 (8 samples)
	maximum = 0.129137 (8 samples)
Accepted packet rate average = 0.050826 (8 samples)
	minimum = 0.0380271 (8 samples)
	maximum = 0.129137 (8 samples)
Injected flit rate average = 0.0990475 (8 samples)
	minimum = 0.0560623 (8 samples)
	maximum = 0.207052 (8 samples)
Accepted flit rate average = 0.0990475 (8 samples)
	minimum = 0.0685798 (8 samples)
	maximum = 0.276505 (8 samples)
Injected packet size average = 1.94876 (8 samples)
Accepted packet size average = 1.94876 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 19 sec (79 sec)
gpgpu_simulation_rate = 68422 (inst/sec)
gpgpu_simulation_rate = 2128 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,168139)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,168139)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,168139)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,168139)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(13,0,0) tid=(443,0,0)
GPGPU-Sim uArch: cycles simulated: 168639  inst.: 5527901 (ipc=245.0) sim_rate=69098 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:03:33 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 170639  inst.: 5576262 (ipc=68.3) sim_rate=68842 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:03:34 2016
GPGPU-Sim uArch: cycles simulated: 172639  inst.: 5596940 (ipc=42.6) sim_rate=68255 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:03:35 2016
GPGPU-Sim uArch: cycles simulated: 174639  inst.: 5620969 (ipc=33.2) sim_rate=67722 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:03:36 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 177139  inst.: 5644758 (ipc=26.6) sim_rate=67199 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:03:37 2016
GPGPU-Sim uArch: cycles simulated: 179139  inst.: 5665059 (ipc=23.6) sim_rate=66647 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:03:38 2016
GPGPU-Sim uArch: cycles simulated: 181639  inst.: 5690427 (ipc=21.1) sim_rate=66167 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:03:39 2016
GPGPU-Sim uArch: cycles simulated: 183639  inst.: 5713361 (ipc=19.9) sim_rate=65670 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:03:40 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(12,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 186139  inst.: 5738441 (ipc=18.5) sim_rate=65209 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:03:41 2016
GPGPU-Sim uArch: cycles simulated: 188139  inst.: 5758372 (ipc=17.6) sim_rate=64700 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:03:42 2016
GPGPU-Sim uArch: cycles simulated: 190639  inst.: 5784564 (ipc=16.9) sim_rate=64272 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:03:43 2016
GPGPU-Sim uArch: cycles simulated: 192639  inst.: 5804367 (ipc=16.3) sim_rate=63784 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:03:44 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 195139  inst.: 5832177 (ipc=15.8) sim_rate=63393 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:03:45 2016
GPGPU-Sim uArch: cycles simulated: 197139  inst.: 5852033 (ipc=15.4) sim_rate=62925 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:03:46 2016
GPGPU-Sim uArch: cycles simulated: 199639  inst.: 5876797 (ipc=15.0) sim_rate=62519 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:03:47 2016
GPGPU-Sim uArch: cycles simulated: 201639  inst.: 5898572 (ipc=14.7) sim_rate=62090 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:03:48 2016
GPGPU-Sim uArch: cycles simulated: 204139  inst.: 5924182 (ipc=14.4) sim_rate=61710 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:03:49 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,0,0) tid=(399,0,0)
GPGPU-Sim uArch: cycles simulated: 206139  inst.: 5945840 (ipc=14.2) sim_rate=61297 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:03:50 2016
GPGPU-Sim uArch: cycles simulated: 208639  inst.: 5971774 (ipc=14.0) sim_rate=60936 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:03:51 2016
GPGPU-Sim uArch: cycles simulated: 210639  inst.: 5992472 (ipc=13.8) sim_rate=60530 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:03:52 2016
GPGPU-Sim uArch: cycles simulated: 213139  inst.: 6018378 (ipc=13.6) sim_rate=60183 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:03:53 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(12,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 215139  inst.: 6039257 (ipc=13.5) sim_rate=59794 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:03:54 2016
GPGPU-Sim uArch: cycles simulated: 217639  inst.: 6064084 (ipc=13.3) sim_rate=59451 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:03:55 2016
GPGPU-Sim uArch: cycles simulated: 219639  inst.: 6083718 (ipc=13.2) sim_rate=59065 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:03:56 2016
GPGPU-Sim uArch: cycles simulated: 222139  inst.: 6109216 (ipc=13.0) sim_rate=58742 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:03:57 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 224139  inst.: 6128744 (ipc=12.9) sim_rate=58368 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:03:58 2016
GPGPU-Sim uArch: cycles simulated: 226639  inst.: 6155443 (ipc=12.8) sim_rate=58070 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:03:59 2016
GPGPU-Sim uArch: cycles simulated: 228639  inst.: 6178337 (ipc=12.8) sim_rate=57741 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:04:00 2016
GPGPU-Sim uArch: cycles simulated: 231139  inst.: 6203276 (ipc=12.7) sim_rate=57437 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:04:01 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(7,0,0) tid=(271,0,0)
GPGPU-Sim uArch: cycles simulated: 233139  inst.: 6223693 (ipc=12.6) sim_rate=57098 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:04:02 2016
GPGPU-Sim uArch: cycles simulated: 235639  inst.: 6249952 (ipc=12.5) sim_rate=56817 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:04:03 2016
GPGPU-Sim uArch: cycles simulated: 237639  inst.: 6271195 (ipc=12.5) sim_rate=56497 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:04:04 2016
GPGPU-Sim uArch: cycles simulated: 240139  inst.: 6296718 (ipc=12.4) sim_rate=56220 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:04:05 2016
GPGPU-Sim uArch: cycles simulated: 242139  inst.: 6319859 (ipc=12.4) sim_rate=55927 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:04:06 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,0,0) tid=(355,0,0)
GPGPU-Sim uArch: cycles simulated: 244139  inst.: 6343676 (ipc=12.3) sim_rate=55646 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:04:07 2016
GPGPU-Sim uArch: cycles simulated: 246139  inst.: 6368268 (ipc=12.3) sim_rate=55376 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:04:08 2016
GPGPU-Sim uArch: cycles simulated: 248139  inst.: 6394791 (ipc=12.4) sim_rate=55127 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:04:09 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(11,0,0) tid=(108,0,0)
GPGPU-Sim uArch: cycles simulated: 250639  inst.: 6428838 (ipc=12.4) sim_rate=54947 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:04:10 2016
GPGPU-Sim uArch: cycles simulated: 252639  inst.: 6460160 (ipc=12.5) sim_rate=54747 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:04:11 2016
GPGPU-Sim uArch: cycles simulated: 254639  inst.: 6490855 (ipc=12.5) sim_rate=54545 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:04:12 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(15,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 256639  inst.: 6517237 (ipc=12.6) sim_rate=54310 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:04:13 2016
GPGPU-Sim uArch: cycles simulated: 258639  inst.: 6541528 (ipc=12.6) sim_rate=54062 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:04:14 2016
GPGPU-Sim uArch: cycles simulated: 260639  inst.: 6568334 (ipc=12.6) sim_rate=53838 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:04:15 2016
GPGPU-Sim uArch: cycles simulated: 263139  inst.: 6598629 (ipc=12.6) sim_rate=53647 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:04:16 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(478,0,0)
GPGPU-Sim uArch: cycles simulated: 265139  inst.: 6620960 (ipc=12.5) sim_rate=53394 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:04:17 2016
GPGPU-Sim uArch: cycles simulated: 267139  inst.: 6645885 (ipc=12.5) sim_rate=53167 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:04:18 2016
GPGPU-Sim uArch: cycles simulated: 269139  inst.: 6670236 (ipc=12.5) sim_rate=52938 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:04:19 2016
GPGPU-Sim uArch: cycles simulated: 271139  inst.: 6693078 (ipc=12.5) sim_rate=52701 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:04:20 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(8,0,0) tid=(511,0,0)
GPGPU-Sim uArch: cycles simulated: 273139  inst.: 6717255 (ipc=12.5) sim_rate=52478 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:04:21 2016
GPGPU-Sim uArch: cycles simulated: 275139  inst.: 6739890 (ipc=12.5) sim_rate=52247 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:04:22 2016
GPGPU-Sim uArch: cycles simulated: 277139  inst.: 6763078 (ipc=12.5) sim_rate=52023 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:04:23 2016
GPGPU-Sim uArch: cycles simulated: 278639  inst.: 6779529 (ipc=12.4) sim_rate=51752 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:04:24 2016
GPGPU-Sim uArch: cycles simulated: 280639  inst.: 6800604 (ipc=12.4) sim_rate=51519 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:04:25 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,0,0) tid=(304,0,0)
GPGPU-Sim uArch: cycles simulated: 282639  inst.: 6823121 (ipc=12.4) sim_rate=51301 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:04:26 2016
GPGPU-Sim uArch: cycles simulated: 284639  inst.: 6844700 (ipc=12.4) sim_rate=51079 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:04:27 2016
GPGPU-Sim uArch: cycles simulated: 286639  inst.: 6866114 (ipc=12.3) sim_rate=50860 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:04:28 2016
GPGPU-Sim uArch: cycles simulated: 288139  inst.: 6882378 (ipc=12.3) sim_rate=50605 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:04:29 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(16,0,0) tid=(282,0,0)
GPGPU-Sim uArch: cycles simulated: 290139  inst.: 6905196 (ipc=12.3) sim_rate=50402 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:04:30 2016
GPGPU-Sim uArch: cycles simulated: 292139  inst.: 6929952 (ipc=12.3) sim_rate=50217 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:04:31 2016
GPGPU-Sim uArch: cycles simulated: 294139  inst.: 6952047 (ipc=12.3) sim_rate=50014 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:04:32 2016
GPGPU-Sim uArch: cycles simulated: 296139  inst.: 6973901 (ipc=12.3) sim_rate=49813 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:04:33 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(29,0,0) tid=(454,0,0)
GPGPU-Sim uArch: cycles simulated: 298639  inst.: 7001926 (ipc=12.2) sim_rate=49659 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:04:34 2016
GPGPU-Sim uArch: cycles simulated: 300639  inst.: 7024741 (ipc=12.2) sim_rate=49470 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:04:35 2016
GPGPU-Sim uArch: cycles simulated: 302639  inst.: 7046470 (ipc=12.2) sim_rate=49276 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:04:36 2016
GPGPU-Sim uArch: cycles simulated: 304639  inst.: 7067740 (ipc=12.2) sim_rate=49081 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:04:37 2016
GPGPU-Sim uArch: cycles simulated: 306639  inst.: 7090588 (ipc=12.2) sim_rate=48900 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:04:38 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(23,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 308639  inst.: 7111929 (ipc=12.1) sim_rate=48711 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:04:39 2016
GPGPU-Sim uArch: cycles simulated: 310639  inst.: 7133406 (ipc=12.1) sim_rate=48526 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:04:40 2016
GPGPU-Sim uArch: cycles simulated: 312639  inst.: 7157316 (ipc=12.1) sim_rate=48360 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:04:41 2016
GPGPU-Sim uArch: cycles simulated: 314639  inst.: 7178230 (ipc=12.1) sim_rate=48176 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:04:42 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(10,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 316639  inst.: 7202700 (ipc=12.1) sim_rate=48018 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:04:43 2016
GPGPU-Sim uArch: cycles simulated: 318639  inst.: 7225300 (ipc=12.1) sim_rate=47849 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:04:44 2016
GPGPU-Sim uArch: cycles simulated: 321139  inst.: 7253994 (ipc=12.1) sim_rate=47723 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:04:45 2016
GPGPU-Sim uArch: cycles simulated: 323139  inst.: 7279652 (ipc=12.1) sim_rate=47579 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:04:46 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(16,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 325139  inst.: 7307486 (ipc=12.1) sim_rate=47451 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:04:47 2016
GPGPU-Sim uArch: cycles simulated: 327139  inst.: 7336870 (ipc=12.1) sim_rate=47334 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:04:48 2016
GPGPU-Sim uArch: cycles simulated: 329139  inst.: 7363561 (ipc=12.2) sim_rate=47202 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:04:49 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(25,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 331639  inst.: 7397981 (ipc=12.2) sim_rate=47120 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:04:50 2016
GPGPU-Sim uArch: cycles simulated: 333639  inst.: 7423692 (ipc=12.2) sim_rate=46985 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:04:51 2016
GPGPU-Sim uArch: cycles simulated: 335639  inst.: 7449047 (ipc=12.2) sim_rate=46849 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:04:52 2016
GPGPU-Sim uArch: cycles simulated: 338139  inst.: 7480960 (ipc=12.2) sim_rate=46756 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:04:53 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(29,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 340139  inst.: 7508776 (ipc=12.2) sim_rate=46638 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:04:54 2016
GPGPU-Sim uArch: cycles simulated: 342139  inst.: 7530596 (ipc=12.2) sim_rate=46485 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:04:55 2016
GPGPU-Sim uArch: cycles simulated: 344639  inst.: 7560542 (ipc=12.2) sim_rate=46383 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:04:56 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(36,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 346639  inst.: 7585250 (ipc=12.2) sim_rate=46251 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:04:57 2016
GPGPU-Sim uArch: cycles simulated: 349139  inst.: 7616629 (ipc=12.2) sim_rate=46161 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:04:58 2016
GPGPU-Sim uArch: cycles simulated: 351139  inst.: 7641368 (ipc=12.2) sim_rate=46032 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:04:59 2016
GPGPU-Sim uArch: cycles simulated: 353639  inst.: 7670279 (ipc=12.2) sim_rate=45929 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:05:00 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(19,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 355639  inst.: 7693383 (ipc=12.2) sim_rate=45793 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:05:01 2016
GPGPU-Sim uArch: cycles simulated: 358139  inst.: 7724371 (ipc=12.2) sim_rate=45706 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:05:02 2016
GPGPU-Sim uArch: cycles simulated: 360139  inst.: 7749590 (ipc=12.2) sim_rate=45585 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:05:03 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(41,0,0) tid=(411,0,0)
GPGPU-Sim uArch: cycles simulated: 362639  inst.: 7779852 (ipc=12.2) sim_rate=45496 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:05:04 2016
GPGPU-Sim uArch: cycles simulated: 364639  inst.: 7803899 (ipc=12.2) sim_rate=45371 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:05:05 2016
GPGPU-Sim uArch: cycles simulated: 367139  inst.: 7831033 (ipc=12.2) sim_rate=45266 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:05:06 2016
GPGPU-Sim uArch: cycles simulated: 369139  inst.: 7853730 (ipc=12.2) sim_rate=45136 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:05:07 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(37,0,0) tid=(281,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (202828,168139), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(202829,168139)
GPGPU-Sim uArch: cycles simulated: 371639  inst.: 7882520 (ipc=12.2) sim_rate=45042 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:05:08 2016
GPGPU-Sim uArch: cycles simulated: 374139  inst.: 7908413 (ipc=12.2) sim_rate=44934 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:05:09 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (207817,168139), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(207818,168139)
GPGPU-Sim uArch: cycles simulated: 376139  inst.: 7930927 (ipc=12.1) sim_rate=44807 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:05:10 2016
GPGPU-Sim uArch: cycles simulated: 378139  inst.: 7953854 (ipc=12.1) sim_rate=44684 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:05:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (211300,168139), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(211301,168139)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (211484,168139), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(211485,168139)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(27,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 380639  inst.: 7981673 (ipc=12.1) sim_rate=44590 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:05:12 2016
GPGPU-Sim uArch: cycles simulated: 382639  inst.: 8002884 (ipc=12.1) sim_rate=44460 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:05:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (215184,168139), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(215185,168139)
GPGPU-Sim uArch: cycles simulated: 384639  inst.: 8025019 (ipc=12.1) sim_rate=44337 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:05:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (217594,168139), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(217595,168139)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (218173,168139), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(218174,168139)
GPGPU-Sim uArch: cycles simulated: 386639  inst.: 8045854 (ipc=12.1) sim_rate=44207 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:05:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (219550,168139), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(219551,168139)
GPGPU-Sim uArch: cycles simulated: 388639  inst.: 8068816 (ipc=12.1) sim_rate=44091 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:05:16 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(34,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (220958,168139), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(220959,168139)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (221293,168139), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(221294,168139)
GPGPU-Sim uArch: cycles simulated: 390639  inst.: 8090832 (ipc=12.1) sim_rate=43971 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:05:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (222672,168139), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(222673,168139)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (224481,168139), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(224482,168139)
GPGPU-Sim uArch: cycles simulated: 392639  inst.: 8113276 (ipc=12.1) sim_rate=43855 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:05:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (224699,168139), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(224700,168139)
GPGPU-Sim uArch: cycles simulated: 394639  inst.: 8135199 (ipc=12.1) sim_rate=43737 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:05:19 2016
GPGPU-Sim uArch: cycles simulated: 396639  inst.: 8157055 (ipc=12.0) sim_rate=43620 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:05:20 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(39,0,0) tid=(335,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (229605,168139), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(229606,168139)
GPGPU-Sim uArch: cycles simulated: 398639  inst.: 8179948 (ipc=12.0) sim_rate=43510 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:05:21 2016
GPGPU-Sim uArch: cycles simulated: 400639  inst.: 8202979 (ipc=12.0) sim_rate=43402 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:05:22 2016
GPGPU-Sim uArch: cycles simulated: 402639  inst.: 8225178 (ipc=12.0) sim_rate=43290 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:05:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (236148,168139), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(236149,168139)
GPGPU-Sim uArch: cycles simulated: 404639  inst.: 8247050 (ipc=12.0) sim_rate=43178 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:05:24 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(54,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 406639  inst.: 8274881 (ipc=12.0) sim_rate=43098 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:05:25 2016
GPGPU-Sim uArch: cycles simulated: 408639  inst.: 8298226 (ipc=12.0) sim_rate=42995 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:05:26 2016
GPGPU-Sim uArch: cycles simulated: 410139  inst.: 8318058 (ipc=12.0) sim_rate=42876 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:05:27 2016
GPGPU-Sim uArch: cycles simulated: 412139  inst.: 8341341 (ipc=12.0) sim_rate=42776 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:05:28 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(30,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 414139  inst.: 8368179 (ipc=12.0) sim_rate=42694 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:05:29 2016
GPGPU-Sim uArch: cycles simulated: 416139  inst.: 8393028 (ipc=12.0) sim_rate=42604 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:05:30 2016
GPGPU-Sim uArch: cycles simulated: 418139  inst.: 8418227 (ipc=12.1) sim_rate=42516 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:05:31 2016
GPGPU-Sim uArch: cycles simulated: 419639  inst.: 8437552 (ipc=12.1) sim_rate=42399 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:05:32 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(27,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 421639  inst.: 8459000 (ipc=12.0) sim_rate=42295 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:05:33 2016
GPGPU-Sim uArch: cycles simulated: 423639  inst.: 8484696 (ipc=12.1) sim_rate=42212 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:05:34 2016
GPGPU-Sim uArch: cycles simulated: 425639  inst.: 8509252 (ipc=12.1) sim_rate=42125 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:05:35 2016
GPGPU-Sim uArch: cycles simulated: 427639  inst.: 8535400 (ipc=12.1) sim_rate=42046 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:05:36 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(48,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 429639  inst.: 8557942 (ipc=12.1) sim_rate=41950 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:05:37 2016
GPGPU-Sim uArch: cycles simulated: 431639  inst.: 8582543 (ipc=12.1) sim_rate=41866 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:05:38 2016
GPGPU-Sim uArch: cycles simulated: 433639  inst.: 8606017 (ipc=12.1) sim_rate=41776 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:05:39 2016
GPGPU-Sim uArch: cycles simulated: 435639  inst.: 8628909 (ipc=12.1) sim_rate=41685 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:05:40 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(41,0,0) tid=(397,0,0)
GPGPU-Sim uArch: cycles simulated: 437639  inst.: 8653455 (ipc=12.1) sim_rate=41603 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:05:41 2016
GPGPU-Sim uArch: cycles simulated: 439639  inst.: 8678941 (ipc=12.1) sim_rate=41526 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:05:42 2016
GPGPU-Sim uArch: cycles simulated: 441639  inst.: 8701380 (ipc=12.1) sim_rate=41435 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:05:43 2016
GPGPU-Sim uArch: cycles simulated: 443139  inst.: 8720549 (ipc=12.1) sim_rate=41329 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:05:44 2016
GPGPU-Sim uArch: cycles simulated: 445139  inst.: 8744223 (ipc=12.1) sim_rate=41246 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:05:45 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(25,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 447139  inst.: 8766632 (ipc=12.0) sim_rate=41157 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:05:46 2016
GPGPU-Sim uArch: cycles simulated: 449139  inst.: 8791529 (ipc=12.1) sim_rate=41081 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:05:47 2016
GPGPU-Sim uArch: cycles simulated: 451139  inst.: 8815018 (ipc=12.0) sim_rate=41000 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:05:48 2016
GPGPU-Sim uArch: cycles simulated: 453139  inst.: 8839906 (ipc=12.1) sim_rate=40925 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:05:49 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(23,0,0) tid=(434,0,0)
GPGPU-Sim uArch: cycles simulated: 455139  inst.: 8865159 (ipc=12.1) sim_rate=40853 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:05:50 2016
GPGPU-Sim uArch: cycles simulated: 457139  inst.: 8887374 (ipc=12.0) sim_rate=40767 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:05:51 2016
GPGPU-Sim uArch: cycles simulated: 459639  inst.: 8917862 (ipc=12.0) sim_rate=40720 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:05:52 2016
GPGPU-Sim uArch: cycles simulated: 461639  inst.: 8939232 (ipc=12.0) sim_rate=40632 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:05:53 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(46,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 463639  inst.: 8962609 (ipc=12.0) sim_rate=40554 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:05:54 2016
GPGPU-Sim uArch: cycles simulated: 465639  inst.: 8983388 (ipc=12.0) sim_rate=40465 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:05:55 2016
GPGPU-Sim uArch: cycles simulated: 468139  inst.: 9010722 (ipc=12.0) sim_rate=40406 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:05:56 2016
GPGPU-Sim uArch: cycles simulated: 470139  inst.: 9034393 (ipc=12.0) sim_rate=40332 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:05:57 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(55,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 472639  inst.: 9059765 (ipc=12.0) sim_rate=40265 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:05:58 2016
GPGPU-Sim uArch: cycles simulated: 474639  inst.: 9080594 (ipc=12.0) sim_rate=40179 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:05:59 2016
GPGPU-Sim uArch: cycles simulated: 476639  inst.: 9101395 (ipc=12.0) sim_rate=40094 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:06:00 2016
GPGPU-Sim uArch: cycles simulated: 479139  inst.: 9129136 (ipc=12.0) sim_rate=40040 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:06:01 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(17,0,0) tid=(491,0,0)
GPGPU-Sim uArch: cycles simulated: 481139  inst.: 9151859 (ipc=12.0) sim_rate=39964 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:06:02 2016
GPGPU-Sim uArch: cycles simulated: 483639  inst.: 9179733 (ipc=12.0) sim_rate=39911 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:06:03 2016
GPGPU-Sim uArch: cycles simulated: 485639  inst.: 9202155 (ipc=12.0) sim_rate=39836 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:06:04 2016
GPGPU-Sim uArch: cycles simulated: 487639  inst.: 9224144 (ipc=12.0) sim_rate=39759 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:06:05 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(30,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 490139  inst.: 9252905 (ipc=11.9) sim_rate=39712 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:06:06 2016
GPGPU-Sim uArch: cycles simulated: 492139  inst.: 9275328 (ipc=11.9) sim_rate=39638 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:06:07 2016
GPGPU-Sim uArch: cycles simulated: 494639  inst.: 9304037 (ipc=11.9) sim_rate=39591 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:06:08 2016
GPGPU-Sim uArch: cycles simulated: 496639  inst.: 9326848 (ipc=11.9) sim_rate=39520 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:06:09 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(51,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 499139  inst.: 9353601 (ipc=11.9) sim_rate=39466 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:06:10 2016
GPGPU-Sim uArch: cycles simulated: 501139  inst.: 9376865 (ipc=11.9) sim_rate=39398 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:06:11 2016
GPGPU-Sim uArch: cycles simulated: 503639  inst.: 9404404 (ipc=11.9) sim_rate=39348 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:06:12 2016
GPGPU-Sim uArch: cycles simulated: 505639  inst.: 9427214 (ipc=11.9) sim_rate=39280 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:06:13 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(33,0,0) tid=(298,0,0)
GPGPU-Sim uArch: cycles simulated: 508139  inst.: 9455541 (ipc=11.9) sim_rate=39234 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:06:14 2016
GPGPU-Sim uArch: cycles simulated: 510639  inst.: 9483854 (ipc=11.9) sim_rate=39189 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:06:15 2016
GPGPU-Sim uArch: cycles simulated: 512639  inst.: 9504336 (ipc=11.9) sim_rate=39112 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:06:16 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(34,0,0) tid=(296,0,0)
GPGPU-Sim uArch: cycles simulated: 515139  inst.: 9531527 (ipc=11.9) sim_rate=39063 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:06:17 2016
GPGPU-Sim uArch: cycles simulated: 517139  inst.: 9555958 (ipc=11.9) sim_rate=39003 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:06:18 2016
GPGPU-Sim uArch: cycles simulated: 519639  inst.: 9581905 (ipc=11.9) sim_rate=38950 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:06:19 2016
GPGPU-Sim uArch: cycles simulated: 522139  inst.: 9611766 (ipc=11.9) sim_rate=38914 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:06:20 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(32,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 524639  inst.: 9639101 (ipc=11.9) sim_rate=38867 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:06:21 2016
GPGPU-Sim uArch: cycles simulated: 526639  inst.: 9660588 (ipc=11.9) sim_rate=38797 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:06:22 2016
GPGPU-Sim uArch: cycles simulated: 529139  inst.: 9689612 (ipc=11.9) sim_rate=38758 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:06:23 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (363433,168139), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(363434,168139)
GPGPU-Sim uArch: cycles simulated: 531639  inst.: 9720195 (ipc=11.9) sim_rate=38725 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:06:24 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(37,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 533639  inst.: 9746029 (ipc=11.9) sim_rate=38674 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:06:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (366026,168139), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(366027,168139)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (367944,168139), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(367945,168139)
GPGPU-Sim uArch: cycles simulated: 536139  inst.: 9781112 (ipc=11.9) sim_rate=38660 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:06:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (368499,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (369185,168139), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 538139  inst.: 9808354 (ipc=11.9) sim_rate=38615 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:06:27 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(33,0,0) tid=(356,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (371867,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (371975,168139), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 540639  inst.: 9836121 (ipc=11.9) sim_rate=38573 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:06:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (372668,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (372937,168139), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 542639  inst.: 9859210 (ipc=11.9) sim_rate=38512 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:06:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (375185,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (375475,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (375984,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (376472,168139), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 545139  inst.: 9888138 (ipc=11.9) sim_rate=38475 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:06:30 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (377114,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (378905,168139), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 547639  inst.: 9919057 (ipc=11.9) sim_rate=38445 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:06:31 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(32,0,0) tid=(490,0,0)
GPGPU-Sim uArch: cycles simulated: 550139  inst.: 9948774 (ipc=11.9) sim_rate=38412 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:06:32 2016
GPGPU-Sim uArch: cycles simulated: 552139  inst.: 9971948 (ipc=11.9) sim_rate=38353 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:06:33 2016
GPGPU-Sim uArch: cycles simulated: 554639  inst.: 10000414 (ipc=11.9) sim_rate=38315 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:06:34 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(35,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 557139  inst.: 10030712 (ipc=11.9) sim_rate=38285 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:06:35 2016
GPGPU-Sim uArch: cycles simulated: 559639  inst.: 10058702 (ipc=11.9) sim_rate=38246 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:06:36 2016
GPGPU-Sim uArch: cycles simulated: 562139  inst.: 10091125 (ipc=11.9) sim_rate=38223 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:06:37 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(39,0,0) tid=(505,0,0)
GPGPU-Sim uArch: cycles simulated: 564639  inst.: 10122725 (ipc=11.9) sim_rate=38198 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:06:38 2016
GPGPU-Sim uArch: cycles simulated: 567139  inst.: 10154554 (ipc=11.9) sim_rate=38175 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:06:39 2016
GPGPU-Sim uArch: cycles simulated: 569639  inst.: 10183468 (ipc=11.9) sim_rate=38140 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:06:40 2016
GPGPU-Sim uArch: cycles simulated: 571639  inst.: 10206509 (ipc=11.9) sim_rate=38083 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:06:41 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(55,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 574139  inst.: 10235577 (ipc=11.9) sim_rate=38050 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:06:42 2016
GPGPU-Sim uArch: cycles simulated: 576639  inst.: 10263685 (ipc=11.9) sim_rate=38013 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:06:43 2016
GPGPU-Sim uArch: cycles simulated: 579139  inst.: 10292136 (ipc=11.9) sim_rate=37978 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:06:44 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(38,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 581639  inst.: 10318866 (ipc=11.9) sim_rate=37937 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:06:45 2016
GPGPU-Sim uArch: cycles simulated: 583639  inst.: 10343430 (ipc=11.9) sim_rate=37888 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:06:46 2016
GPGPU-Sim uArch: cycles simulated: 586139  inst.: 10373857 (ipc=11.9) sim_rate=37860 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:06:47 2016
GPGPU-Sim uArch: cycles simulated: 588639  inst.: 10399171 (ipc=11.9) sim_rate=37815 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:06:48 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(61,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 591139  inst.: 10427646 (ipc=11.9) sim_rate=37781 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:06:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (424979,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 593139  inst.: 10449953 (ipc=11.9) sim_rate=37725 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:06:50 2016
GPGPU-Sim uArch: cycles simulated: 595639  inst.: 10478236 (ipc=11.9) sim_rate=37691 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:06:51 2016
GPGPU-Sim uArch: cycles simulated: 597639  inst.: 10501125 (ipc=11.9) sim_rate=37638 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:06:52 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(56,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (431035,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 600139  inst.: 10528036 (ipc=11.9) sim_rate=37600 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:06:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (432198,168139), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (434331,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 602639  inst.: 10556225 (ipc=11.9) sim_rate=37566 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:06:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (435007,168139), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (436382,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 604639  inst.: 10579335 (ipc=11.9) sim_rate=37515 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:06:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (437296,168139), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (437699,168139), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (438166,168139), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(49,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 607639  inst.: 10613515 (ipc=11.9) sim_rate=37503 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:06:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440113,168139), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (440189,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 610139  inst.: 10642131 (ipc=11.8) sim_rate=37472 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:06:57 2016
GPGPU-Sim uArch: cycles simulated: 612639  inst.: 10669665 (ipc=11.8) sim_rate=37437 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:06:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (444810,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 615139  inst.: 10697413 (ipc=11.8) sim_rate=37403 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:06:59 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(53,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 618139  inst.: 10730736 (ipc=11.8) sim_rate=37389 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:07:00 2016
GPGPU-Sim uArch: cycles simulated: 620639  inst.: 10758428 (ipc=11.8) sim_rate=37355 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:07:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (453169,168139), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 624139  inst.: 10798047 (ipc=11.8) sim_rate=37363 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:07:02 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(53,0,0) tid=(488,0,0)
GPGPU-Sim uArch: cycles simulated: 627139  inst.: 10833796 (ipc=11.8) sim_rate=37357 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:07:03 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (459249,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (460688,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (462213,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 630639  inst.: 10867175 (ipc=11.8) sim_rate=37344 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:07:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (462869,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (462959,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (463451,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (463465,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (463636,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (463775,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (463885,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (464661,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 636139  inst.: 10896102 (ipc=11.7) sim_rate=37315 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:07:05 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(50,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (468399,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (471694,168139), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (473931,168139), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 643639  inst.: 10928137 (ipc=11.6) sim_rate=37297 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:07:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (482855,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 651639  inst.: 10962402 (ipc=11.5) sim_rate=37287 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:07:07 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (488421,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 660139  inst.: 10990894 (ipc=11.4) sim_rate=37257 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:07:08 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(50,0,0) tid=(488,0,0)
GPGPU-Sim uArch: cycles simulated: 669639  inst.: 11017807 (ipc=11.2) sim_rate=37222 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:07:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (502884,168139), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (505639,168139), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 679139  inst.: 11044974 (ipc=11.0) sim_rate=37188 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:07:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (519668,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (521295,168139), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 521296
gpu_sim_insn = 5660327
gpu_ipc =      10.8582
gpu_tot_sim_cycle = 689435
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      16.0504
gpu_tot_issued_cta = 567
gpu_stall_dramfull = 2503947
gpu_stall_icnt2sh    = 5274790
gpu_total_sim_rate=37258

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616315
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 74214, Miss = 58568, Miss_rate = 0.789, Pending_hits = 4653, Reservation_fails = 465540
	L1D_cache_core[1]: Access = 74773, Miss = 58265, Miss_rate = 0.779, Pending_hits = 4697, Reservation_fails = 450116
	L1D_cache_core[2]: Access = 84714, Miss = 66539, Miss_rate = 0.785, Pending_hits = 5252, Reservation_fails = 497519
	L1D_cache_core[3]: Access = 72283, Miss = 57198, Miss_rate = 0.791, Pending_hits = 4499, Reservation_fails = 461915
	L1D_cache_core[4]: Access = 72936, Miss = 57236, Miss_rate = 0.785, Pending_hits = 4403, Reservation_fails = 457224
	L1D_cache_core[5]: Access = 90830, Miss = 71160, Miss_rate = 0.783, Pending_hits = 5565, Reservation_fails = 502910
	L1D_cache_core[6]: Access = 71342, Miss = 55922, Miss_rate = 0.784, Pending_hits = 4440, Reservation_fails = 447633
	L1D_cache_core[7]: Access = 72337, Miss = 56281, Miss_rate = 0.778, Pending_hits = 4410, Reservation_fails = 444822
	L1D_cache_core[8]: Access = 72624, Miss = 57265, Miss_rate = 0.789, Pending_hits = 4705, Reservation_fails = 458669
	L1D_cache_core[9]: Access = 72166, Miss = 56269, Miss_rate = 0.780, Pending_hits = 4409, Reservation_fails = 444028
	L1D_cache_core[10]: Access = 76203, Miss = 59340, Miss_rate = 0.779, Pending_hits = 4728, Reservation_fails = 457792
	L1D_cache_core[11]: Access = 78932, Miss = 62623, Miss_rate = 0.793, Pending_hits = 4833, Reservation_fails = 481691
	L1D_cache_core[12]: Access = 72961, Miss = 56599, Miss_rate = 0.776, Pending_hits = 4516, Reservation_fails = 446876
	L1D_cache_core[13]: Access = 74909, Miss = 59161, Miss_rate = 0.790, Pending_hits = 4785, Reservation_fails = 463313
	L1D_cache_core[14]: Access = 72417, Miss = 56461, Miss_rate = 0.780, Pending_hits = 4472, Reservation_fails = 446298
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 888887
	L1D_total_cache_miss_rate = 0.7841
	L1D_total_cache_pending_hits = 70367
	L1D_total_cache_reservation_fails = 6926346
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 661782
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6392769
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102979
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 533577
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 615032
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2500, 2068, 2085, 2070, 2597, 2083, 1599, 2137, 2528, 2124, 2139, 2124, 2079, 2139, 2109, 2515, 1498, 1051, 1103, 1047, 1468, 1075, 1470, 1092, 1062, 1062, 1092, 1077, 1498, 1483, 1496, 1010, 1075, 1062, 1030, 1047, 1455, 1051, 1032, 1077, 1077, 1468, 1496, 1021, 1062, 1047, 1509, 1077, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 7781786
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 661782
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7781786
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11640864	W0_Idle:1546090	W0_Scoreboard:4250689	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5294256 {8:661782,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90002352 {136:661782,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 376 
max_icnt2mem_latency = 804 
max_icnt2sh_latency = 689434 
mrq_lat_table:34956 	1491 	823 	3045 	5808 	692 	232 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	152761 	615601 	123911 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	170671 	63522 	97889 	210709 	247900 	100759 	915 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19386 	337770 	286096 	18068 	476 	1 	0 	1 	6 	22 	400 	8751 	26472 	55717 	47920 	61604 	29585 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	225 	1155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        16        34        23        32        32        27        24        47        27        29        45        29        30        30        23 
dram[1]:        16        21        46        33        31        32        27        34        44        28        38        31        28        30        32        23 
dram[2]:        18        16        33        17        31        30        38        23        42        53        51        33        31        30        28        23 
dram[3]:        18        16        46        65        34        29        26        21        44        54        53        46        29        30        22        21 
dram[4]:        13        15        30        29        33        31        28        25        40        55        55        50        31        30        23        24 
dram[5]:        15        14        44        60        33        29        29        31        47        38        41        45        32        30        22        22 
maximum service time to same row:
dram[0]:     78695     75217     35193     30214     78177     77244     45728     54011     77704     61934     27053     37645     78033     80406     77656     76588 
dram[1]:     60029     92092     32031     48241     78138     81524     62457     36170     75768     82950     17923     42618     77966     82611     77608     77223 
dram[2]:     93313     38276     45204     48437     79908     80298     62740     59497     66053     74659     44047     57161     79631     80042     81827     77265 
dram[3]:     52719     56060     48309     30928     79543     79996     58755     67662     32701     36982     56195     41448     79843     79713     81279     77176 
dram[4]:     76816     78644     29817     52227     75366     79921     66465     25900     52600     64886     25791     55357     79638     79588     50281     77099 
dram[5]:     68997     54832     29788     51963     81672     79890     62114     55849     75232     65461     40244     48787     80463     79756     80323     77085 
average row accesses per activate:
dram[0]:  2.515337  2.380952  2.326733  2.153439  2.286307  2.424084  2.395745  2.421801  2.263636  2.127907  2.234043  2.293333  2.311224  2.269841  2.445860  2.119497 
dram[1]:  2.866667  2.814433  2.417910  2.139785  2.253588  2.374150  2.409283  2.319149  2.234463  2.542453  2.300912  2.463320  2.009346  2.551181  2.526316  2.235294 
dram[2]:  2.453901  2.632258  2.151515  2.050228  2.283721  2.243243  2.347032  2.192453  2.240625  2.374570  2.129683  2.252226  2.165138  2.384146  2.380000  2.102857 
dram[3]:  3.011364  2.608392  2.384146  2.326531  2.264706  2.248889  2.128788  2.271552  2.337719  2.173184  2.107527  2.336806  2.562500  2.132275  2.078788  2.300699 
dram[4]:  2.613793  2.564885  1.963115  2.115942  2.240566  2.417722  2.410788  2.389610  2.345070  2.301818  2.223926  2.258359  2.291892  2.102273  2.178161  2.264901 
dram[5]:  2.695312  2.666667  2.108597  2.365169  2.366812  2.246073  2.495413  2.187755  2.293785  2.449612  2.453901  2.309160  2.125628  2.428571  2.472222  2.144737 
average row locality = 47179/20488 = 2.302763
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       410       350       403       354       469       397       477       422       581       540       546       495       423       397       384       337 
dram[1]:       344       273       411       337       411       316       489       459       598       408       539       464       393       310       384       342 
dram[2]:       346       408       365       405       421       443       432       484       530       535       545       557       430       382       357       368 
dram[3]:       265       373       322       367       348       433       475       446       409       605       445       475       316       392       343       329 
dram[4]:       379       336       417       376       399       359       495       447       512       480       529       543       394       366       379       342 
dram[5]:       345       304       396       333       451       391       455       449       630       478       506       448       386       313       356       326 
total reads: 40134
bank skew: 630/265 = 2.38
chip skew: 7008/6343 = 1.10
number of total write accesses:
dram[0]:         0         0        67        53        82        66        86        89       166       192       189       193        30        32         0         0 
dram[1]:         0         0        75        61        60        33        82        86       193       131       218       174        37        14         0         0 
dram[2]:         0         0        61        44        70        55        82        97       187       156       194       202        42         9         0         0 
dram[3]:         0         0        69        89        37        73        87        81       124       173       143       198        12        11         0         0 
dram[4]:         0         0        62        62        76        23        86       105       154       153       196       200        30         4         0         0 
dram[5]:         0         0        70        88        91        38        89        87       182       154       186       157        37        10         0         0 
total reads: 7045
min_bank_accesses = 0!
chip skew: 1245/1097 = 1.13
average mf latency per bank:
dram[0]:       2876      3477      2588      3054     11485     13848     16446     18193      3927      3810      3705      4039      3302      3492      3191      3702
dram[1]:       3284      4877      2349      3337     12882     21629     15857     18517      3554      5568      3557      4720      3281      4872      3015      3898
dram[2]:       3462      3274      2914      3120     13244     15760     18605     18086      4135      4667      3762      4010      3140      5852      3498      3699
dram[3]:       4298      3350      3078      2765     16229     14777     16037     19136      5283      4034      4790      4327      4333      3703      3498      3806
dram[4]:       3225      3825      2754      3134     13954     21001     16636     19204      4500      5164      4003      4178      3622      4187      3421      4065
dram[5]:       3595      4300      2687      3023     12514     18149     17881     19018      3744      4995      4386      5155      3702      4644      3589      3803
maximum mf latency per bank:
dram[0]:        933       922       934       819       849       893       882       879       904       889       853       931       893       833       979       872
dram[1]:        854       895       862      1002       877       994       893       980       836       969       937      1001       929       897       904       915
dram[2]:        998       947       855      1010       965       961       894       974       956       944       947       959       918       984       907       950
dram[3]:        789       926       850       903       876       913       922       944       834       976       864       976       771       941       815       888
dram[4]:        876      1081       924      1012       943       938       924       993       961       993       952       977      1016       929       894       941
dram[5]:        816       831       830       940       947      1000       857       961       870       947       834       986       882       866       873       904

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910047 n_nop=887149 n_act=3583 n_pre=3567 n_req=8230 n_rd=13970 n_write=1778 bw_util=0.03461
n_activity=169276 dram_eff=0.1861
bk0: 820a 903694i bk1: 700a 904525i bk2: 806a 902283i bk3: 708a 902822i bk4: 938a 900634i bk5: 794a 902314i bk6: 954a 900512i bk7: 844a 900873i bk8: 1162a 896981i bk9: 1080a 896383i bk10: 1092a 896109i bk11: 990a 897032i bk12: 846a 901998i bk13: 794a 902464i bk14: 768a 903876i bk15: 674a 904133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0556664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910047 n_nop=889003 n_act=3232 n_pre=3216 n_req=7642 n_rd=12956 n_write=1640 bw_util=0.03208
n_activity=161475 dram_eff=0.1808
bk0: 688a 905012i bk1: 546a 906153i bk2: 822a 902239i bk3: 674a 902971i bk4: 822a 902066i bk5: 632a 904388i bk6: 978a 900243i bk7: 918a 900256i bk8: 1196a 896043i bk9: 816a 900948i bk10: 1078a 896421i bk11: 928a 898653i bk12: 786a 901748i bk13: 620a 904678i bk14: 768a 903916i bk15: 684a 904219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0552829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910047 n_nop=887068 n_act=3636 n_pre=3620 n_req=8207 n_rd=14016 n_write=1707 bw_util=0.03455
n_activity=170932 dram_eff=0.184
bk0: 692a 904529i bk1: 816a 904040i bk2: 730a 902396i bk3: 810a 901873i bk4: 842a 901365i bk5: 886a 901157i bk6: 864a 900641i bk7: 968a 899355i bk8: 1060a 897246i bk9: 1070a 897910i bk10: 1090a 895884i bk11: 1114a 895861i bk12: 860a 901232i bk13: 764a 903308i bk14: 714a 903950i bk15: 736a 903512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.058909
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910047 n_nop=889294 n_act=3260 n_pre=3244 n_req=7440 n_rd=12686 n_write=1563 bw_util=0.03131
n_activity=160679 dram_eff=0.1774
bk0: 530a 906381i bk1: 746a 904526i bk2: 644a 903512i bk3: 734a 902107i bk4: 696a 903603i bk5: 866a 901277i bk6: 950a 899648i bk7: 892a 899982i bk8: 818a 900962i bk9: 1210a 895872i bk10: 890a 898776i bk11: 950a 897707i bk12: 632a 904515i bk13: 784a 902766i bk14: 686a 903636i bk15: 658a 904396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0526379
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910047 n_nop=887978 n_act=3469 n_pre=3453 n_req=7904 n_rd=13506 n_write=1641 bw_util=0.03329
n_activity=166058 dram_eff=0.1824
bk0: 758a 904430i bk1: 672a 905091i bk2: 834a 901292i bk3: 752a 901935i bk4: 798a 901712i bk5: 718a 903625i bk6: 990a 900377i bk7: 894a 900108i bk8: 1024a 898389i bk9: 960a 898656i bk10: 1058a 896206i bk11: 1086a 896212i bk12: 788a 902496i bk13: 732a 903304i bk14: 758a 903344i bk15: 684a 904251i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0573959
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=910047 n_nop=888646 n_act=3308 n_pre=3292 n_req=7756 n_rd=13134 n_write=1667 bw_util=0.03253
n_activity=163866 dram_eff=0.1806
bk0: 690a 905085i bk1: 608a 905698i bk2: 792a 901932i bk3: 666a 903008i bk4: 902a 900936i bk5: 782a 902698i bk6: 910a 900766i bk7: 898a 899974i bk8: 1260a 896029i bk9: 956a 899259i bk10: 1012a 898120i bk11: 896a 898576i bk12: 772a 902293i bk13: 626a 904549i bk14: 712a 904457i bk15: 652a 904355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0527896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73460, Miss = 3693, Miss_rate = 0.050, Pending_hits = 35, Reservation_fails = 225
L2_cache_bank[1]: Access = 73404, Miss = 3292, Miss_rate = 0.045, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[2]: Access = 72754, Miss = 3569, Miss_rate = 0.049, Pending_hits = 39, Reservation_fails = 125
L2_cache_bank[3]: Access = 74680, Miss = 2909, Miss_rate = 0.039, Pending_hits = 29, Reservation_fails = 144
L2_cache_bank[4]: Access = 73666, Miss = 3426, Miss_rate = 0.047, Pending_hits = 35, Reservation_fails = 213
L2_cache_bank[5]: Access = 77166, Miss = 3582, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 107
L2_cache_bank[6]: Access = 73172, Miss = 2923, Miss_rate = 0.040, Pending_hits = 33, Reservation_fails = 12
L2_cache_bank[7]: Access = 74995, Miss = 3420, Miss_rate = 0.046, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[8]: Access = 73729, Miss = 3504, Miss_rate = 0.048, Pending_hits = 22, Reservation_fails = 1
L2_cache_bank[9]: Access = 75526, Miss = 3249, Miss_rate = 0.043, Pending_hits = 20, Reservation_fails = 4
L2_cache_bank[10]: Access = 74172, Miss = 3525, Miss_rate = 0.048, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[11]: Access = 75641, Miss = 3042, Miss_rate = 0.040, Pending_hits = 51, Reservation_fails = 1
L2_total_cache_accesses = 892365
L2_total_cache_misses = 40134
L2_total_cache_miss_rate = 0.0450
L2_total_cache_pending_hits = 380
L2_total_cache_reservation_fails = 832
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 625387
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 330
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3767
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.331
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3539883
icnt_total_pkts_simt_to_mem=1123105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.5425
	minimum = 6
	maximum = 568
Network latency average = 35.2957
	minimum = 6
	maximum = 492
Slowest packet = 471688
Flit latency average = 23.2998
	minimum = 6
	maximum = 492
Slowest flit = 2337745
Fragmentation average = 0.0890035
	minimum = 0
	maximum = 463
Injected packet rate average = 0.094807
	minimum = 0.0809502 (at node 6)
	maximum = 0.109598 (at node 26)
Accepted packet rate average = 0.094807
	minimum = 0.0809502 (at node 6)
	maximum = 0.109598 (at node 26)
Injected flit rate average = 0.260529
	minimum = 0.0944684 (at node 12)
	maximum = 0.476438 (at node 26)
Accepted flit rate average= 0.260529
	minimum = 0.121731 (at node 17)
	maximum = 0.446297 (at node 5)
Injected packet length average = 2.748
Accepted packet length average = 2.748
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.6556 (9 samples)
	minimum = 6 (9 samples)
	maximum = 231 (9 samples)
Network latency average = 19.4292 (9 samples)
	minimum = 6 (9 samples)
	maximum = 179.444 (9 samples)
Flit latency average = 17.4205 (9 samples)
	minimum = 6 (9 samples)
	maximum = 178.111 (9 samples)
Fragmentation average = 0.0231127 (9 samples)
	minimum = 0 (9 samples)
	maximum = 83.1111 (9 samples)
Injected packet rate average = 0.0557128 (9 samples)
	minimum = 0.0427963 (9 samples)
	maximum = 0.126966 (9 samples)
Accepted packet rate average = 0.0557128 (9 samples)
	minimum = 0.0427963 (9 samples)
	maximum = 0.126966 (9 samples)
Injected flit rate average = 0.11699 (9 samples)
	minimum = 0.0603297 (9 samples)
	maximum = 0.236984 (9 samples)
Accepted flit rate average = 0.11699 (9 samples)
	minimum = 0.0744855 (9 samples)
	maximum = 0.295371 (9 samples)
Injected packet size average = 2.09988 (9 samples)
Accepted packet size average = 2.09988 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 57 sec (297 sec)
gpgpu_simulation_rate = 37258 (inst/sec)
gpgpu_simulation_rate = 2321 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,689435)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,689435)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,689435)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,689435)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(3,0,0) tid=(300,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(19,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 689935  inst.: 11195935 (ipc=260.4) sim_rate=37570 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:07:11 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(20,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1230,689435), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1231,689435)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1271,689435), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1272,689435)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1283,689435), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1284,689435)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1289,689435), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1290,689435)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1299,689435), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1300,689435)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1305,689435), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1306,689435)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1309,689435), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1310,689435)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1330,689435), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1331,689435)
GPGPU-Sim uArch: cycles simulated: 690935  inst.: 11318790 (ipc=168.7) sim_rate=37855 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:07:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1503,689435), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1504,689435)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1582,689435), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1583,689435)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1620,689435), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1621,689435)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1636,689435), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1637,689435)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1641,689435), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1642,689435)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1701,689435), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1702,689435)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1710,689435), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1711,689435)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(32,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2000,689435), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2001,689435)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2038,689435), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2039,689435)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2054,689435), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2055,689435)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2063,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2082,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2240,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2269,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2305,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2433,689435), 2 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(49,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2759,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2776,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2783,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2786,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2809,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2854,689435), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 692435  inst.: 11510747 (ipc=148.3) sim_rate=38369 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:07:13 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3064,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3341,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3367,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3400,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3439,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3541,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3565,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3622,689435), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3631,689435), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(55,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3639,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3655,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3757,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3803,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3808,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3838,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3844,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3907,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3942,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4096,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4138,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4138,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4167,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4185,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4221,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4233,689435), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4242,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4251,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4263,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4284,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4295,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4321,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4424,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4488,689435), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4489
gpu_sim_insn = 507084
gpu_ipc =     112.9615
gpu_tot_sim_cycle = 693924
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      16.6773
gpu_tot_issued_cta = 630
gpu_stall_dramfull = 2504095
gpu_stall_icnt2sh    = 5274819
gpu_total_sim_rate=38576

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630325
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 74534, Miss = 58817, Miss_rate = 0.789, Pending_hits = 4701, Reservation_fails = 468193
	L1D_cache_core[1]: Access = 75093, Miss = 58515, Miss_rate = 0.779, Pending_hits = 4732, Reservation_fails = 452370
	L1D_cache_core[2]: Access = 85034, Miss = 66788, Miss_rate = 0.785, Pending_hits = 5291, Reservation_fails = 500130
	L1D_cache_core[3]: Access = 72603, Miss = 57446, Miss_rate = 0.791, Pending_hits = 4542, Reservation_fails = 464966
	L1D_cache_core[4]: Access = 73256, Miss = 57487, Miss_rate = 0.785, Pending_hits = 4451, Reservation_fails = 459210
	L1D_cache_core[5]: Access = 91150, Miss = 71411, Miss_rate = 0.783, Pending_hits = 5606, Reservation_fails = 505230
	L1D_cache_core[6]: Access = 71662, Miss = 56170, Miss_rate = 0.784, Pending_hits = 4481, Reservation_fails = 450658
	L1D_cache_core[7]: Access = 72733, Miss = 56587, Miss_rate = 0.778, Pending_hits = 4461, Reservation_fails = 447419
	L1D_cache_core[8]: Access = 72944, Miss = 57516, Miss_rate = 0.788, Pending_hits = 4744, Reservation_fails = 461420
	L1D_cache_core[9]: Access = 72478, Miss = 56505, Miss_rate = 0.780, Pending_hits = 4450, Reservation_fails = 446890
	L1D_cache_core[10]: Access = 76603, Miss = 59656, Miss_rate = 0.779, Pending_hits = 4786, Reservation_fails = 460206
	L1D_cache_core[11]: Access = 79248, Miss = 62868, Miss_rate = 0.793, Pending_hits = 4881, Reservation_fails = 484110
	L1D_cache_core[12]: Access = 73281, Miss = 56852, Miss_rate = 0.776, Pending_hits = 4552, Reservation_fails = 449676
	L1D_cache_core[13]: Access = 75265, Miss = 59432, Miss_rate = 0.790, Pending_hits = 4831, Reservation_fails = 465569
	L1D_cache_core[14]: Access = 72733, Miss = 56709, Miss_rate = 0.780, Pending_hits = 4514, Reservation_fails = 448464
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 892759
	L1D_total_cache_miss_rate = 0.7841
	L1D_total_cache_pending_hits = 71023
	L1D_total_cache_reservation_fails = 6964511
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 171257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 662082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6401949
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107969
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 230677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 562562
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 629042
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2556, 2124, 2141, 2126, 2653, 2139, 1655, 2193, 2584, 2180, 2195, 2180, 2135, 2195, 2165, 2571, 1526, 1079, 1131, 1075, 1496, 1103, 1498, 1120, 1090, 1090, 1120, 1105, 1526, 1511, 1524, 1038, 1103, 1090, 1058, 1075, 1483, 1079, 1060, 1105, 1105, 1496, 1524, 1049, 1090, 1075, 1537, 1105, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 7819951
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 662082
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7819951
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11702126	W0_Idle:1560285	W0_Scoreboard:4271520	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5296656 {8:662082,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90043152 {136:662082,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 215 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 376 
max_icnt2mem_latency = 804 
max_icnt2sh_latency = 693923 
mrq_lat_table:35228 	1509 	851 	3174 	5888 	763 	287 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	153327 	619135 	124087 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	170841 	63613 	98001 	211170 	250196 	101897 	923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19628 	337828 	286096 	18068 	476 	1 	0 	1 	6 	22 	400 	8751 	26472 	55717 	47920 	61604 	33561 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	227 	1162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        16        34        23        32        32        27        24        47        27        29        45        29        30        30        23 
dram[1]:        16        21        46        33        31        32        27        34        44        28        38        31        28        30        32        23 
dram[2]:        18        16        33        17        31        30        38        23        42        53        51        33        31        30        28        23 
dram[3]:        18        16        46        65        34        29        26        21        44        54        53        46        29        30        22        21 
dram[4]:        13        15        30        29        33        31        28        25        40        55        55        50        31        30        23        24 
dram[5]:        15        14        44        60        33        29        29        31        47        38        41        45        32        30        22        22 
maximum service time to same row:
dram[0]:     78695     75217     35193     30214     78177     77244     45728     54011     77704     61934     27053     37645     78033     80406     77656     76588 
dram[1]:     60029     92092     32031     48241     78138     81524     62457     36170     75768     82950     17923     42618     77966     82611     77608     77223 
dram[2]:     93313     38276     45204     48437     79908     80298     62740     59497     66053     74659     44047     57161     79631     80042     81827     77265 
dram[3]:     52719     56060     48309     30928     79543     79996     58755     67662     32701     36982     56195     41448     79843     79713     81279     77176 
dram[4]:     76816     78644     29817     52227     75366     79921     66465     25900     52600     64886     25791     55357     79638     79588     50281     77099 
dram[5]:     68997     54832     29788     51963     81672     79890     62114     55849     75232     65461     40244     48787     80463     79756     80323     77085 
average row accesses per activate:
dram[0]:  2.515337  2.380952  2.549505  2.359788  2.286307  2.455497  2.395745  2.421801  2.263636  2.127907  2.234043  2.293333  2.311224  2.269841  2.445860  2.119497 
dram[1]:  2.866667  2.814433  2.736318  2.430108  2.280952  2.462585  2.409283  2.319149  2.234463  2.542453  2.300912  2.463320  2.009346  2.551181  2.526316  2.235294 
dram[2]:  2.453901  2.632258  2.343434  2.159817  2.283721  2.288288  2.347032  2.192453  2.240625  2.374570  2.129683  2.252226  2.165138  2.400000  2.380000  2.102857 
dram[3]:  3.011364  2.608392  2.731707  2.637755  2.311765  2.278761  2.128788  2.271552  2.337719  2.173184  2.107527  2.336806  2.562500  2.132275  2.078788  2.300699 
dram[4]:  2.613793  2.564885  2.090164  2.270531  2.264151  2.417722  2.410788  2.389610  2.345070  2.301818  2.223926  2.258359  2.291892  2.102273  2.178161  2.264901 
dram[5]:  2.695312  2.666667  2.366516  2.764045  2.400000  2.272251  2.495413  2.187755  2.296610  2.449612  2.453901  2.309160  2.125628  2.428571  2.472222  2.144737 
average row locality = 47832/20492 = 2.334179
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       410       350       417       366       469       399       477       422       581       540       546       495       423       397       384       337 
dram[1]:       344       273       425       349       413       319       489       459       598       408       539       464       393       310       384       342 
dram[2]:       346       408       379       415       421       446       432       484       530       535       545       557       430       383       357       368 
dram[3]:       265       373       335       381       350       436       475       446       409       605       445       475       316       392       343       329 
dram[4]:       379       336       429       388       400       359       495       447       512       480       529       543       394       366       379       342 
dram[5]:       345       304       408       348       453       392       455       449       630       478       506       448       386       313       356       326 
total reads: 40308
bank skew: 630/265 = 2.38
chip skew: 7036/6375 = 1.10
number of total write accesses:
dram[0]:         0         0        98        80        82        70        86        89       166       192       189       193        30        32         0         0 
dram[1]:         0         0       125       103        66        43        82        86       193       131       218       174        37        14         0         0 
dram[2]:         0         0        85        58        70        62        82        97       187       156       194       202        42        13         0         0 
dram[3]:         0         0       113       136        43        79        87        81       124       173       143       198        12        11         0         0 
dram[4]:         0         0        81        82        80        23        86       105       154       153       196       200        30         4         0         0 
dram[5]:         0         0       115       144        99        42        89        87       183       154       186       157        37        10         0         0 
total reads: 7524
min_bank_accesses = 0!
chip skew: 1307/1194 = 1.09
average mf latency per bank:
dram[0]:       2876      3477      2404      2832     11571     13776     16480     18241      3927      3810      3705      4039      3302      3492      3191      3702
dram[1]:       3284      4877      2116      2981     12780     20987     15896     18553      3554      5568      3557      4720      3281      4872      3015      3898
dram[2]:       3462      3274      2720      3015     13353     15571     18649     18127      4135      4667      3762      4010      3140      6663      3498      3699
dram[3]:       4298      3350      2741      2484     16046     14622     16069     19168      5283      4034      4790      4327      4333      3703      3498      3806
dram[4]:       3225      3825      2635      2974     13910     21123     16667     19237      4500      5164      4003      4178      3622      4187      3421      4065
dram[5]:       3595      4300      2433      2634     12371     18043     17914     19052      3739      4995      4386      5155      3702      4644      3589      3803
maximum mf latency per bank:
dram[0]:        933       922       934       819       849       893       882       879       904       889       853       931       893       833       979       872
dram[1]:        854       895       862      1002       877       994       893       980       836       969       937      1001       929       897       904       915
dram[2]:        998       947       855      1010       965       961       894       974       956       944       947       959       918       984       907       950
dram[3]:        789       926       850       903       876       913       922       944       834       976       864       976       771       941       815       888
dram[4]:        876      1081       924      1012       943       938       924       993       961       993       952       977      1016       929       894       941
dram[5]:        816       831       830       940       947      1000       857       961       870       947       834       986       882       866       873       904

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915972 n_nop=892956 n_act=3583 n_pre=3567 n_req=8320 n_rd=14026 n_write=1840 bw_util=0.03464
n_activity=170157 dram_eff=0.1865
bk0: 820a 909619i bk1: 700a 910450i bk2: 834a 907789i bk3: 732a 908386i bk4: 938a 906559i bk5: 798a 908208i bk6: 954a 906437i bk7: 844a 906798i bk8: 1162a 902906i bk9: 1080a 902308i bk10: 1092a 902034i bk11: 990a 902957i bk12: 846a 907923i bk13: 794a 908389i bk14: 768a 909801i bk15: 674a 910058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0561862
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915972 n_nop=894756 n_act=3233 n_pre=3217 n_req=7781 n_rd=13018 n_write=1748 bw_util=0.03224
n_activity=162630 dram_eff=0.1816
bk0: 688a 910937i bk1: 546a 912078i bk2: 850a 907654i bk3: 698a 908448i bk4: 826a 907924i bk5: 638a 910246i bk6: 978a 906167i bk7: 918a 906181i bk8: 1196a 901968i bk9: 816a 906873i bk10: 1078a 902346i bk11: 928a 904578i bk12: 786a 907673i bk13: 620a 910603i bk14: 768a 909841i bk15: 684a 910144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0590782
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915972 n_nop=892885 n_act=3637 n_pre=3621 n_req=8284 n_rd=14072 n_write=1757 bw_util=0.03456
n_activity=171789 dram_eff=0.1843
bk0: 692a 910453i bk1: 816a 909964i bk2: 758a 907956i bk3: 830a 907604i bk4: 842a 907289i bk5: 892a 907016i bk6: 864a 906567i bk7: 968a 905281i bk8: 1060a 903172i bk9: 1070a 903836i bk10: 1090a 901810i bk11: 1114a 901787i bk12: 860a 907159i bk13: 766a 909169i bk14: 714a 909873i bk15: 736a 909435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0589549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915972 n_nop=895050 n_act=3261 n_pre=3245 n_req=7575 n_rd=12750 n_write=1666 bw_util=0.03148
n_activity=161782 dram_eff=0.1782
bk0: 530a 912307i bk1: 746a 910452i bk2: 670a 908962i bk3: 762a 907516i bk4: 700a 909459i bk5: 872a 907090i bk6: 950a 905572i bk7: 892a 905906i bk8: 818a 906886i bk9: 1210a 901796i bk10: 890a 904700i bk11: 950a 903631i bk12: 632a 910440i bk13: 784a 908691i bk14: 686a 909561i bk15: 658a 910321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0559395
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915972 n_nop=893810 n_act=3469 n_pre=3453 n_req=7972 n_rd=13556 n_write=1684 bw_util=0.03328
n_activity=166780 dram_eff=0.1828
bk0: 758a 910355i bk1: 672a 911016i bk2: 858a 906928i bk3: 776a 907559i bk4: 800a 907605i bk5: 718a 909550i bk6: 990a 906302i bk7: 894a 906033i bk8: 1024a 904314i bk9: 960a 904581i bk10: 1058a 902131i bk11: 1086a 902137i bk12: 788a 908421i bk13: 732a 909229i bk14: 758a 909269i bk15: 684a 910176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0574242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=915972 n_nop=894394 n_act=3309 n_pre=3293 n_req=7900 n_rd=13194 n_write=1782 bw_util=0.0327
n_activity=164918 dram_eff=0.1816
bk0: 690a 911011i bk1: 608a 911624i bk2: 816a 907346i bk3: 696a 908309i bk4: 906a 906771i bk5: 784a 908589i bk6: 910a 906690i bk7: 898a 905898i bk8: 1260a 901949i bk9: 956a 905183i bk10: 1012a 904044i bk11: 896a 904501i bk12: 772a 908218i bk13: 626a 910474i bk14: 712a 910382i bk15: 652a 910281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0583741

========= L2 cache stats =========
L2_cache_bank[0]: Access = 73730, Miss = 3707, Miss_rate = 0.050, Pending_hits = 52, Reservation_fails = 225
L2_cache_bank[1]: Access = 73675, Miss = 3306, Miss_rate = 0.045, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[2]: Access = 73026, Miss = 3585, Miss_rate = 0.049, Pending_hits = 79, Reservation_fails = 125
L2_cache_bank[3]: Access = 74955, Miss = 2924, Miss_rate = 0.039, Pending_hits = 66, Reservation_fails = 144
L2_cache_bank[4]: Access = 73942, Miss = 3440, Miss_rate = 0.047, Pending_hits = 45, Reservation_fails = 213
L2_cache_bank[5]: Access = 78426, Miss = 3596, Miss_rate = 0.046, Pending_hits = 28, Reservation_fails = 230
L2_cache_bank[6]: Access = 73445, Miss = 2938, Miss_rate = 0.040, Pending_hits = 68, Reservation_fails = 12
L2_cache_bank[7]: Access = 75277, Miss = 3437, Miss_rate = 0.046, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[8]: Access = 74000, Miss = 3517, Miss_rate = 0.048, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[9]: Access = 75802, Miss = 3261, Miss_rate = 0.043, Pending_hits = 28, Reservation_fails = 4
L2_cache_bank[10]: Access = 74444, Miss = 3539, Miss_rate = 0.048, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[11]: Access = 75919, Miss = 3058, Miss_rate = 0.040, Pending_hits = 95, Reservation_fails = 1
L2_total_cache_accesses = 896641
L2_total_cache_misses = 40308
L2_total_cache_miss_rate = 0.0450
L2_total_cache_pending_hits = 683
L2_total_cache_reservation_fails = 955
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 625687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 247
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 232
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.330
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=3545359
icnt_total_pkts_simt_to_mem=1131357
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 56.6166
	minimum = 6
	maximum = 385
Network latency average = 30.9996
	minimum = 6
	maximum = 296
Slowest packet = 1785083
Flit latency average = 34.9976
	minimum = 6
	maximum = 295
Slowest flit = 4663832
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0705593
	minimum = 0.060147 (at node 11)
	maximum = 0.280686 (at node 20)
Accepted packet rate average = 0.0705593
	minimum = 0.060147 (at node 11)
	maximum = 0.280686 (at node 20)
Injected flit rate average = 0.113265
	minimum = 0.0806416 (at node 15)
	maximum = 0.30029 (at node 20)
Accepted flit rate average= 0.113265
	minimum = 0.0748496 (at node 0)
	maximum = 0.556471 (at node 20)
Injected packet length average = 1.60524
Accepted packet length average = 1.60524
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.3517 (10 samples)
	minimum = 6 (10 samples)
	maximum = 246.4 (10 samples)
Network latency average = 20.5863 (10 samples)
	minimum = 6 (10 samples)
	maximum = 191.1 (10 samples)
Flit latency average = 19.1782 (10 samples)
	minimum = 6 (10 samples)
	maximum = 189.8 (10 samples)
Fragmentation average = 0.0208014 (10 samples)
	minimum = 0 (10 samples)
	maximum = 74.8 (10 samples)
Injected packet rate average = 0.0571974 (10 samples)
	minimum = 0.0445314 (10 samples)
	maximum = 0.142338 (10 samples)
Accepted packet rate average = 0.0571974 (10 samples)
	minimum = 0.0445314 (10 samples)
	maximum = 0.142338 (10 samples)
Injected flit rate average = 0.116617 (10 samples)
	minimum = 0.0623609 (10 samples)
	maximum = 0.243315 (10 samples)
Accepted flit rate average = 0.116617 (10 samples)
	minimum = 0.074522 (10 samples)
	maximum = 0.321481 (10 samples)
Injected packet size average = 2.03886 (10 samples)
Accepted packet size average = 2.03886 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 0 sec (300 sec)
gpgpu_simulation_rate = 38576 (inst/sec)
gpgpu_simulation_rate = 2313 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,693924)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,693924)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,693924)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,693924)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(9,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 694424  inst.: 11677629 (ipc=209.7) sim_rate=38796 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:07:14 2016
GPGPU-Sim uArch: cycles simulated: 696424  inst.: 11699877 (ipc=50.8) sim_rate=38741 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:07:15 2016
GPGPU-Sim uArch: cycles simulated: 698924  inst.: 11728627 (ipc=31.2) sim_rate=38708 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:07:16 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(9,0,0) tid=(377,0,0)
GPGPU-Sim uArch: cycles simulated: 700924  inst.: 11751052 (ipc=25.5) sim_rate=38654 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:07:17 2016
GPGPU-Sim uArch: cycles simulated: 703424  inst.: 11780889 (ipc=21.9) sim_rate=38625 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 07:07:18 2016
GPGPU-Sim uArch: cycles simulated: 705424  inst.: 11804837 (ipc=20.2) sim_rate=38577 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 07:07:19 2016
GPGPU-Sim uArch: cycles simulated: 707424  inst.: 11831980 (ipc=19.2) sim_rate=38540 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 07:07:20 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(10,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 709924  inst.: 11870787 (ipc=18.6) sim_rate=38541 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 07:07:21 2016
GPGPU-Sim uArch: cycles simulated: 711924  inst.: 11911975 (ipc=18.8) sim_rate=38550 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 07:07:22 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(18,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 713924  inst.: 11952461 (ipc=19.0) sim_rate=38556 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 07:07:23 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20137,693924), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20138,693924)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20979,693924), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20980,693924)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21600,693924), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21601,693924)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21917,693924), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21918,693924)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21929,693924), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21930,693924)
GPGPU-Sim uArch: cycles simulated: 715924  inst.: 12012864 (ipc=20.0) sim_rate=38626 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 07:07:24 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22523,693924), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22524,693924)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22591,693924), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22592,693924)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22669,693924), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22670,693924)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(22,0,0) tid=(385,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22891,693924), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22892,693924)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23005,693924), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23006,693924)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23046,693924), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23047,693924)
GPGPU-Sim uArch: cycles simulated: 717424  inst.: 12050367 (ipc=20.3) sim_rate=38622 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 07:07:25 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23962,693924), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23963,693924)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24117,693924), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24118,693924)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24334,693924), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24335,693924)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24370,693924), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24371,693924)
GPGPU-Sim uArch: cycles simulated: 719424  inst.: 12078795 (ipc=19.8) sim_rate=38590 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 07:07:26 2016
GPGPU-Sim uArch: cycles simulated: 721424  inst.: 12104512 (ipc=19.3) sim_rate=38549 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 07:07:27 2016
GPGPU-Sim uArch: cycles simulated: 723424  inst.: 12132934 (ipc=19.0) sim_rate=38517 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 07:07:28 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(22,0,0) tid=(330,0,0)
GPGPU-Sim uArch: cycles simulated: 725424  inst.: 12161628 (ipc=18.7) sim_rate=38486 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 07:07:29 2016
GPGPU-Sim uArch: cycles simulated: 727424  inst.: 12191581 (ipc=18.5) sim_rate=38459 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 07:07:30 2016
GPGPU-Sim uArch: cycles simulated: 729424  inst.: 12225704 (ipc=18.4) sim_rate=38445 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 07:07:31 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(42,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36876,693924), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(36877,693924)
GPGPU-Sim uArch: cycles simulated: 731424  inst.: 12265042 (ipc=18.5) sim_rate=38448 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 07:07:32 2016
GPGPU-Sim uArch: cycles simulated: 733424  inst.: 12302756 (ipc=18.5) sim_rate=38446 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 07:07:33 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(28,0,0) tid=(404,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (41334,693924), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(41335,693924)
GPGPU-Sim uArch: cycles simulated: 735424  inst.: 12347487 (ipc=18.7) sim_rate=38465 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 07:07:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41588,693924), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(41589,693924)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42194,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42224,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42698,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42926,693924), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 737424  inst.: 12388185 (ipc=18.7) sim_rate=38472 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 07:07:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43708,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43732,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45121,693924), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 739424  inst.: 12417826 (ipc=18.6) sim_rate=38445 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 07:07:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45607,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45699,693924), 2 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(43,0,0) tid=(264,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46889,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47433,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (47438,693924), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 741424  inst.: 12450350 (ipc=18.5) sim_rate=38427 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 07:07:37 2016
GPGPU-Sim uArch: cycles simulated: 743424  inst.: 12478633 (ipc=18.3) sim_rate=38395 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 07:07:38 2016
GPGPU-Sim uArch: cycles simulated: 745424  inst.: 12512018 (ipc=18.2) sim_rate=38380 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 07:07:39 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(42,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 747924  inst.: 12556593 (ipc=18.2) sim_rate=38399 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 07:07:40 2016
GPGPU-Sim uArch: cycles simulated: 749924  inst.: 12596902 (ipc=18.3) sim_rate=38405 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 07:07:41 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(59,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (57565,693924), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 751924  inst.: 12639314 (ipc=18.4) sim_rate=38417 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 07:07:42 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (58178,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58506,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59290,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (59920,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59962,693924), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (60334,693924), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 754424  inst.: 12688492 (ipc=18.4) sim_rate=38449 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 07:07:43 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (61682,693924), 1 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(45,0,0) tid=(456,0,0)
GPGPU-Sim uArch: cycles simulated: 756424  inst.: 12721143 (ipc=18.4) sim_rate=38432 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 07:07:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (62822,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64925,693924), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 758924  inst.: 12760724 (ipc=18.3) sim_rate=38435 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 07:07:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65719,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66056,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (66771,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (66852,693924), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 761424  inst.: 12799421 (ipc=18.2) sim_rate=38436 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 07:07:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67618,693924), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(49,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 763924  inst.: 12835400 (ipc=18.0) sim_rate=38429 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 07:07:47 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (71442,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (72126,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (72867,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 766924  inst.: 12878695 (ipc=17.9) sim_rate=38443 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 07:07:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (73368,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73754,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (74422,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (74820,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74892,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (75041,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75045,693924), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (75381,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (75423,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75427,693924), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76796,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (76907,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 772424  inst.: 12917211 (ipc=17.1) sim_rate=38444 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 07:07:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (79349,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80219,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (81530,693924), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 81531
gpu_sim_insn = 1348629
gpu_ipc =      16.5413
gpu_tot_sim_cycle = 775455
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      16.6630
gpu_tot_issued_cta = 693
gpu_stall_dramfull = 2759993
gpu_stall_icnt2sh    = 5951532
gpu_total_sim_rate=38456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 762292
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 84152, Miss = 64960, Miss_rate = 0.772, Pending_hits = 5004, Reservation_fails = 516558
	L1D_cache_core[1]: Access = 84257, Miss = 64167, Miss_rate = 0.762, Pending_hits = 5038, Reservation_fails = 492623
	L1D_cache_core[2]: Access = 96590, Miss = 73783, Miss_rate = 0.764, Pending_hits = 5693, Reservation_fails = 546541
	L1D_cache_core[3]: Access = 82503, Miss = 63696, Miss_rate = 0.772, Pending_hits = 4911, Reservation_fails = 512234
	L1D_cache_core[4]: Access = 84554, Miss = 64652, Miss_rate = 0.765, Pending_hits = 4847, Reservation_fails = 510380
	L1D_cache_core[5]: Access = 100780, Miss = 77480, Miss_rate = 0.769, Pending_hits = 5935, Reservation_fails = 551996
	L1D_cache_core[6]: Access = 81912, Miss = 62668, Miss_rate = 0.765, Pending_hits = 4845, Reservation_fails = 499381
	L1D_cache_core[7]: Access = 82489, Miss = 62711, Miss_rate = 0.760, Pending_hits = 4823, Reservation_fails = 494899
	L1D_cache_core[8]: Access = 82733, Miss = 63614, Miss_rate = 0.769, Pending_hits = 5099, Reservation_fails = 508656
	L1D_cache_core[9]: Access = 82300, Miss = 62695, Miss_rate = 0.762, Pending_hits = 4800, Reservation_fails = 494564
	L1D_cache_core[10]: Access = 86596, Miss = 66020, Miss_rate = 0.762, Pending_hits = 5139, Reservation_fails = 511965
	L1D_cache_core[11]: Access = 88378, Miss = 68502, Miss_rate = 0.775, Pending_hits = 5189, Reservation_fails = 524136
	L1D_cache_core[12]: Access = 83532, Miss = 63573, Miss_rate = 0.761, Pending_hits = 4872, Reservation_fails = 503258
	L1D_cache_core[13]: Access = 85446, Miss = 66075, Miss_rate = 0.773, Pending_hits = 5212, Reservation_fails = 519555
	L1D_cache_core[14]: Access = 84704, Miss = 64068, Miss_rate = 0.756, Pending_hits = 4973, Reservation_fails = 495723
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 988664
	L1D_total_cache_miss_rate = 0.7659
	L1D_total_cache_pending_hits = 76380
	L1D_total_cache_reservation_fails = 7682469
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 757629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7118716
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112959
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 563753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 761009
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2981, 2538, 2577, 2562, 3089, 2575, 2069, 2629, 3009, 2616, 2631, 2605, 2560, 2631, 2601, 3007, 1744, 1297, 1349, 1293, 1714, 1299, 1716, 1338, 1105, 1308, 1338, 1323, 1744, 1718, 1742, 1256, 1321, 1297, 1276, 1293, 1690, 1297, 1278, 1301, 1323, 1714, 1742, 1267, 1297, 1293, 1733, 1323, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 8652818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 757629
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8652818
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11914542	W0_Idle:1581570	W0_Scoreboard:6090912	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6061032 {8:757629,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103037544 {136:757629,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 238 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 372 
max_icnt2mem_latency = 804 
max_icnt2sh_latency = 769616 
mrq_lat_table:42272 	1792 	1010 	3433 	6827 	989 	374 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	181273 	678207 	133610 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	214221 	71250 	107544 	226571 	266234 	106399 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22479 	395019 	320490 	19170 	485 	1 	0 	1 	6 	22 	400 	8751 	26472 	55717 	47920 	61604 	34555 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	251 	1302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        16        49        43        32        32        28        29        47        27        29        45        29        30        30        23 
dram[1]:        16        21        68        58        31        32        27        34        44        28        38        31        28        30        32        23 
dram[2]:        18        16        42        29        31        30        38        24        42        53        51        33        31        30        28        23 
dram[3]:        18        16        61        66        34        29        26        24        44        54        53        46        29        30        22        21 
dram[4]:        17        16        34        36        33        31        28        26        40        55        55        50        31        30        23        24 
dram[5]:        16        15        61        75        33        29        29        31        47        38        41        45        32        30        22        22 
maximum service time to same row:
dram[0]:     78695     75217     35193     30214     78177     77244     45728     54011     77704     61934     27053     37645     78033     80406     77656     76588 
dram[1]:     60029     92092     32031     48241     78138     81524     62457     36170     75768     82950     17923     42618     77966     82611     77608     77223 
dram[2]:     93313     38276     45204     48437     79908     80298     62740     59497     66053     74659     44047     57161     79631     80042     81827     77265 
dram[3]:     52719     56060     48309     30928     79543     79996     58755     67662     32701     36982     56195     41448     79843     79713     81279     77176 
dram[4]:     76816     78644     29817     52227     75366     79921     66465     25900     52600     64886     25791     55357     79638     79588     50281     77099 
dram[5]:     68997     54832     29788     51963     81672     79890     62114     55849     75232     65461     40244     48787     80463     79756     80323     77085 
average row accesses per activate:
dram[0]:  2.527174  2.382857  2.478992  2.318386  2.308244  2.419492  2.433824  2.494024  2.202046  2.096296  2.214470  2.182796  2.326180  2.266949  2.443877  2.160804 
dram[1]:  2.894366  2.798387  2.669604  2.381395  2.308943  2.462766  2.434164  2.382900  2.208134  2.423221  2.224490  2.241791  2.042802  2.436047  2.521978  2.386740 
dram[2]:  2.569697  2.696629  2.313044  2.162699  2.287879  2.246377  2.401544  2.240924  2.211082  2.305714  2.100000  2.183417  2.162791  2.454545  2.406417  2.220588 
dram[3]:  2.811966  2.637427  2.610000  2.568376  2.294393  2.304833  2.190323  2.281589  2.260274  2.119332  2.046109  2.218837  2.390805  2.087137  2.152284  2.410405 
dram[4]:  2.573864  2.496894  2.147601  2.232068  2.209924  2.336684  2.422939  2.408088  2.301775  2.246246  2.139949  2.125000  2.255507  2.203791  2.181818  2.346154 
dram[5]:  2.638710  2.669065  2.359684  2.666667  2.351852  2.318386  2.507576  2.235088  2.232274  2.308642  2.319209  2.180180  2.099174  2.405882  2.437159  2.223404 
average row locality = 56925/24649 = 2.309424
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       465       417       482       429       541       477       561       521       666       626       637       588       508       499       479       430 
dram[1]:       411       347       474       406       482       400       586       542       699       488       627       550       484       401       459       432 
dram[2]:       424       480       441       482       508       536       524       568       620       621       637       637       512       470       450       453 
dram[3]:       329       451       400       454       425       519       577       536       506       685       539       573       400       490       424       417 
dram[4]:       453       402       496       438       477       424       575       536       594       567       615       636       478       460       456       427 
dram[5]:       409       371       473       430       519       456       557       536       703       565       604       538       467       397       446       418 
total reads: 48125
bank skew: 703/329 = 2.14
chip skew: 8363/7725 = 1.08
number of total write accesses:
dram[0]:         0         0       108        88       103        94       101       105       195       223       220       224        34        36         0         0 
dram[1]:         0         0       132       106        86        63        98        99       224       159       245       201        41        18         0         0 
dram[2]:         0         0        91        63        96        84        98       111       218       186       224       232        46        16         0         0 
dram[3]:         0         0       122       147        66       101       102        96       154       203       171       228        16        13         0         0 
dram[4]:         0         0        86        91       102        41       101       119       184       181       226       231        34         5         0         0 
dram[5]:         0         0       124       154       116        61       105       101       210       183       217       188        41        12         0         0 
total reads: 8800
min_bank_accesses = 0!
chip skew: 1531/1401 = 1.09
average mf latency per bank:
dram[0]:       2730      3285      2373      2744     10520     12156     15677     17055      3559      3464      3333      3640      2996      3133      2841      3285
dram[1]:       3081      4286      2124      2985     11482     17804     15049     17829      3207      4836      3264      4216      2994      4100      2831      3487
dram[2]:       3108      3124      2622      2995     11592     13949     17340     17718      3701      4210      3389      3713      2887      5781      3116      3366
dram[3]:       3766      3317      2609      2576     13606     13379     14902     18642      4465      3719      4155      3932      3677      3432      3089      3484
dram[4]:       2955      3540      2527      2855     12183     18545     15875     18175      3996      4542      3579      3760      3232      3675      3098      3584
dram[5]:       3315      3996      2363      2654     11331     16509     16359     18498      3427      4458      3849      4528      3334      4094      3130      3468
maximum mf latency per bank:
dram[0]:        933       922       934       819       849       893       882       879       904       909       853       931       893       833       979       872
dram[1]:        854       895       862      1002       877       994       893       980       836       969       937      1001       929       897       904       915
dram[2]:        998       947       855      1010       965       961       894       974       956       944       947       959       918       984       907       950
dram[3]:        789       926       850       903       876       963       922      1006       834       976       864       976       771       941       815       888
dram[4]:        876      1081       924      1012       943       938       924       993       961       993       952       977      1016       929       894       941
dram[5]:        816       831       830       940       947      1000       857       961       870       947       834       986       882       866       873       904

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023592 n_nop=996114 n_act=4277 n_pre=4261 n_req=9857 n_rd=16652 n_write=2288 bw_util=0.03701
n_activity=199267 dram_eff=0.1901
bk0: 930a 1016325i bk1: 834a 1016908i bk2: 964a 1013926i bk3: 858a 1014571i bk4: 1082a 1012516i bk5: 954a 1013852i bk6: 1122a 1012269i bk7: 1042a 1012322i bk8: 1332a 1008224i bk9: 1252a 1007298i bk10: 1274a 1007345i bk11: 1176a 1007813i bk12: 1016a 1013937i bk13: 998a 1014059i bk14: 958a 1015800i bk15: 860a 1015985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.062392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023592 n_nop=998092 n_act=3896 n_pre=3880 n_req=9260 n_rd=15576 n_write=2148 bw_util=0.03463
n_activity=191550 dram_eff=0.1851
bk0: 822a 1017552i bk1: 694a 1018509i bk2: 948a 1014152i bk3: 812a 1014923i bk4: 964a 1014118i bk5: 800a 1016084i bk6: 1172a 1011655i bk7: 1084a 1011946i bk8: 1398a 1007235i bk9: 976a 1011950i bk10: 1254a 1007555i bk11: 1100a 1009380i bk12: 968a 1013494i bk13: 802a 1016486i bk14: 918a 1016144i bk15: 864a 1016405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0683896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023592 n_nop=996069 n_act=4311 n_pre=4295 n_req=9828 n_rd=16726 n_write=2191 bw_util=0.03696
n_activity=201952 dram_eff=0.1873
bk0: 848a 1017024i bk1: 960a 1016622i bk2: 882a 1014386i bk3: 964a 1013974i bk4: 1016a 1012833i bk5: 1072a 1012409i bk6: 1048a 1012174i bk7: 1136a 1010803i bk8: 1240a 1008415i bk9: 1242a 1009079i bk10: 1274a 1006895i bk11: 1274a 1006979i bk12: 1024a 1013116i bk13: 940a 1015314i bk14: 900a 1015957i bk15: 906a 1015657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0642942
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023592 n_nop=998062 n_act=3996 n_pre=3980 n_req=9144 n_rd=15450 n_write=2104 bw_util=0.0343
n_activity=192864 dram_eff=0.182
bk0: 658a 1018748i bk1: 902a 1016810i bk2: 800a 1015180i bk3: 908a 1013478i bk4: 850a 1015319i bk5: 1038a 1012742i bk6: 1154a 1011110i bk7: 1072a 1011262i bk8: 1012a 1011880i bk9: 1370a 1007092i bk10: 1078a 1009674i bk11: 1146a 1008231i bk12: 800a 1016217i bk13: 980a 1014329i bk14: 848a 1015889i bk15: 834a 1016531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.062437
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023592 n_nop=997126 n_act=4158 n_pre=4142 n_req=9435 n_rd=16068 n_write=2098 bw_util=0.03549
n_activity=196463 dram_eff=0.1849
bk0: 906a 1016841i bk1: 804a 1017488i bk2: 992a 1013521i bk3: 876a 1014055i bk4: 954a 1013190i bk5: 848a 1015643i bk6: 1150a 1012315i bk7: 1072a 1011822i bk8: 1188a 1009807i bk9: 1134a 1009858i bk10: 1230a 1006802i bk11: 1272a 1006739i bk12: 956a 1014329i bk13: 920a 1015314i bk14: 912a 1015509i bk15: 854a 1016476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.062607
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1023592 n_nop=997608 n_act=4011 n_pre=3995 n_req=9401 n_rd=15778 n_write=2200 bw_util=0.03513
n_activity=195217 dram_eff=0.1842
bk0: 818a 1017552i bk1: 742a 1018125i bk2: 946a 1013753i bk3: 860a 1014341i bk4: 1038a 1012917i bk5: 912a 1014751i bk6: 1114a 1012358i bk7: 1072a 1011559i bk8: 1406a 1007468i bk9: 1130a 1010153i bk10: 1208a 1008969i bk11: 1076a 1009186i bk12: 934a 1014164i bk13: 794a 1016639i bk14: 892a 1016553i bk15: 836a 1016409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0639386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81591, Miss = 4339, Miss_rate = 0.053, Pending_hits = 52, Reservation_fails = 226
L2_cache_bank[1]: Access = 81717, Miss = 3987, Miss_rate = 0.049, Pending_hits = 35, Reservation_fails = 98
L2_cache_bank[2]: Access = 80966, Miss = 4222, Miss_rate = 0.052, Pending_hits = 79, Reservation_fails = 156
L2_cache_bank[3]: Access = 83192, Miss = 3566, Miss_rate = 0.043, Pending_hits = 66, Reservation_fails = 228
L2_cache_bank[4]: Access = 81875, Miss = 4116, Miss_rate = 0.050, Pending_hits = 45, Reservation_fails = 231
L2_cache_bank[5]: Access = 86745, Miss = 4247, Miss_rate = 0.049, Pending_hits = 28, Reservation_fails = 230
L2_cache_bank[6]: Access = 81256, Miss = 3600, Miss_rate = 0.044, Pending_hits = 68, Reservation_fails = 15
L2_cache_bank[7]: Access = 83738, Miss = 4125, Miss_rate = 0.049, Pending_hits = 77, Reservation_fails = 8
L2_cache_bank[8]: Access = 81633, Miss = 4144, Miss_rate = 0.051, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[9]: Access = 83923, Miss = 3890, Miss_rate = 0.046, Pending_hits = 28, Reservation_fails = 4
L2_cache_bank[10]: Access = 82169, Miss = 4178, Miss_rate = 0.051, Pending_hits = 78, Reservation_fails = 8
L2_cache_bank[11]: Access = 84377, Miss = 3711, Miss_rate = 0.044, Pending_hits = 95, Reservation_fails = 107
L2_total_cache_accesses = 993182
L2_total_cache_misses = 48125
L2_total_cache_miss_rate = 0.0485
L2_total_cache_pending_hits = 683
L2_total_cache_reservation_fails = 1312
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 713417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 604
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 232
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.333
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=4024088
icnt_total_pkts_simt_to_mem=1228892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.8806
	minimum = 6
	maximum = 496
Network latency average = 26.1675
	minimum = 6
	maximum = 468
Slowest packet = 1817050
Flit latency average = 18.0351
	minimum = 6
	maximum = 468
Slowest flit = 4812869
Fragmentation average = 0.0052154
	minimum = 0
	maximum = 192
Injected packet rate average = 0.0877112
	minimum = 0.0695932 (at node 11)
	maximum = 0.103776 (at node 22)
Accepted packet rate average = 0.0877112
	minimum = 0.0695932 (at node 11)
	maximum = 0.103776 (at node 22)
Injected flit rate average = 0.261779
	minimum = 0.0703536 (at node 11)
	maximum = 0.514565 (at node 22)
Accepted flit rate average= 0.261779
	minimum = 0.0946021 (at node 23)
	maximum = 0.450565 (at node 14)
Injected packet length average = 2.98456
Accepted packet length average = 2.98456
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.4907 (11 samples)
	minimum = 6 (11 samples)
	maximum = 269.091 (11 samples)
Network latency average = 21.0937 (11 samples)
	minimum = 6 (11 samples)
	maximum = 216.273 (11 samples)
Flit latency average = 19.0743 (11 samples)
	minimum = 6 (11 samples)
	maximum = 215.091 (11 samples)
Fragmentation average = 0.0193845 (11 samples)
	minimum = 0 (11 samples)
	maximum = 85.4545 (11 samples)
Injected packet rate average = 0.0599714 (11 samples)
	minimum = 0.0468097 (11 samples)
	maximum = 0.138832 (11 samples)
Accepted packet rate average = 0.0599714 (11 samples)
	minimum = 0.0468097 (11 samples)
	maximum = 0.138832 (11 samples)
Injected flit rate average = 0.129814 (11 samples)
	minimum = 0.0630875 (11 samples)
	maximum = 0.267974 (11 samples)
Accepted flit rate average = 0.129814 (11 samples)
	minimum = 0.0763474 (11 samples)
	maximum = 0.333216 (11 samples)
Injected packet size average = 2.1646 (11 samples)
Accepted packet size average = 2.1646 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 36 sec (336 sec)
gpgpu_simulation_rate = 38456 (inst/sec)
gpgpu_simulation_rate = 2307 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,775455)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,775455)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,775455)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,775455)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,0,0) tid=(455,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (423,775455), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(424,775455)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (426,775455), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(427,775455)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (435,775455), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(436,775455)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (451,775455), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(452,775455)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (453,775455), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(454,775455)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (454,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (454,775455), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(455,775455)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(455,775455)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (456,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (456,775455), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(457,775455)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(457,775455)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (458,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (458,775455), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(459,775455)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(459,775455)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (459,775455), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(460,775455)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (461,775455), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(462,775455)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (464,775455), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(465,775455)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (466,775455), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(467,775455)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(25,0,0) tid=(455,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (761,775455), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(762,775455)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (762,775455), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(763,775455)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (772,775455), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(773,775455)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (779,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (788,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (795,775455), 2 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(42,0,0) tid=(295,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (817,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (819,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (820,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (830,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (830,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (831,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (837,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (842,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (842,775455), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 776455  inst.: 13235222 (ipc=313.8) sim_rate=39273 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 07:07:50 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1106,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1111,775455), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1115,775455), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(56,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1120,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1132,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1141,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1158,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1160,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1165,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1174,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1174,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1181,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1181,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1182,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1185,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1361,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1430,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1439,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1446,775455), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1454,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1489,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1494,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1496,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1504,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1505,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1510,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1513,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1514,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1519,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1524,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1677,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1757,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1773,775455), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 9.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1774
gpu_sim_insn = 450048
gpu_ipc =     253.6911
gpu_tot_sim_cycle = 777229
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      17.2040
gpu_tot_issued_cta = 756
gpu_stall_dramfull = 2759993
gpu_stall_icnt2sh    = 5951532
gpu_total_sim_rate=39677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771332
	L1I_total_cache_misses = 1283
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 84216, Miss = 64976, Miss_rate = 0.772, Pending_hits = 5052, Reservation_fails = 516558
	L1D_cache_core[1]: Access = 84337, Miss = 64187, Miss_rate = 0.761, Pending_hits = 5098, Reservation_fails = 492623
	L1D_cache_core[2]: Access = 96654, Miss = 73799, Miss_rate = 0.764, Pending_hits = 5741, Reservation_fails = 546541
	L1D_cache_core[3]: Access = 82575, Miss = 63714, Miss_rate = 0.772, Pending_hits = 4965, Reservation_fails = 512234
	L1D_cache_core[4]: Access = 84618, Miss = 64668, Miss_rate = 0.764, Pending_hits = 4895, Reservation_fails = 510380
	L1D_cache_core[5]: Access = 100844, Miss = 77496, Miss_rate = 0.768, Pending_hits = 5983, Reservation_fails = 551996
	L1D_cache_core[6]: Access = 81976, Miss = 62684, Miss_rate = 0.765, Pending_hits = 4893, Reservation_fails = 499381
	L1D_cache_core[7]: Access = 82553, Miss = 62727, Miss_rate = 0.760, Pending_hits = 4871, Reservation_fails = 494899
	L1D_cache_core[8]: Access = 82797, Miss = 63630, Miss_rate = 0.769, Pending_hits = 5147, Reservation_fails = 508656
	L1D_cache_core[9]: Access = 82380, Miss = 62715, Miss_rate = 0.761, Pending_hits = 4860, Reservation_fails = 494564
	L1D_cache_core[10]: Access = 86660, Miss = 66036, Miss_rate = 0.762, Pending_hits = 5187, Reservation_fails = 511965
	L1D_cache_core[11]: Access = 88442, Miss = 68518, Miss_rate = 0.775, Pending_hits = 5237, Reservation_fails = 524136
	L1D_cache_core[12]: Access = 83596, Miss = 63589, Miss_rate = 0.761, Pending_hits = 4920, Reservation_fails = 503258
	L1D_cache_core[13]: Access = 85510, Miss = 66091, Miss_rate = 0.773, Pending_hits = 5260, Reservation_fails = 519555
	L1D_cache_core[14]: Access = 84768, Miss = 64084, Miss_rate = 0.756, Pending_hits = 5021, Reservation_fails = 495723
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 988914
	L1D_total_cache_miss_rate = 0.7655
	L1D_total_cache_pending_hits = 77130
	L1D_total_cache_reservation_fails = 7682469
	L1D_cache_data_port_util = 0.021
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 757879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7118716
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114967
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 563753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 770049
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1283
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3011, 2568, 2607, 2592, 3119, 2605, 2099, 2659, 3039, 2646, 2661, 2635, 2590, 2661, 2631, 3037, 1759, 1312, 1364, 1308, 1729, 1314, 1731, 1353, 1120, 1323, 1353, 1338, 1759, 1733, 1757, 1271, 1336, 1312, 1291, 1308, 1705, 1312, 1293, 1316, 1338, 1729, 1757, 1282, 1312, 1308, 1748, 1338, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 8652818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 757879
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8652818
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11914694	W0_Idle:1582840	W0_Scoreboard:6120774	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6063032 {8:757879,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103071544 {136:757879,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 238 
maxdqlatency = 0 
maxmflatency = 1081 
averagemflatency = 372 
max_icnt2mem_latency = 804 
max_icnt2sh_latency = 769616 
mrq_lat_table:42458 	1799 	1016 	3437 	6837 	989 	374 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	181310 	678420 	133610 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	214471 	71250 	107544 	226571 	266234 	106399 	963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22712 	395036 	320490 	19170 	485 	1 	0 	1 	6 	22 	400 	8751 	26472 	55717 	47920 	61604 	34555 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	254 	1302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        16        49        43        32        32        28        29        47        27        29        45        29        30        30        23 
dram[1]:        16        21        68        58        31        32        27        34        44        28        38        31        28        30        32        23 
dram[2]:        18        16        42        29        31        30        38        24        42        53        51        33        31        30        28        23 
dram[3]:        18        16        61        66        34        29        26        24        44        54        53        46        29        30        22        21 
dram[4]:        17        16        34        36        33        31        28        26        40        55        55        50        31        30        23        24 
dram[5]:        16        15        61        75        33        29        29        31        47        38        41        45        32        30        22        22 
maximum service time to same row:
dram[0]:     78695     75217     35193     30214     78177     77244     45728     54011     77704     61934     27053     37645     78033     80406     77656     76588 
dram[1]:     60029     92092     32031     48241     78138     81524     62457     36170     75768     82950     17923     42618     77966     82611     77608     77223 
dram[2]:     93313     38276     45204     48437     79908     80298     62740     59497     66053     74659     44047     57161     79631     80042     81827     77265 
dram[3]:     52719     56060     48309     30928     79543     79996     58755     67662     32701     36982     56195     41448     79843     79713     81279     77176 
dram[4]:     76816     78644     29817     52227     75366     79921     66465     25900     52600     64886     25791     55357     79638     79588     50281     77099 
dram[5]:     68997     54832     29788     51963     81672     79890     62114     55849     75232     65461     40244     48787     80463     79756     80323     77085 
average row accesses per activate:
dram[0]:  2.527174  2.382857  2.478992  2.318386  2.358423  2.489451  2.433824  2.494024  2.202046  2.096296  2.214470  2.182796  2.326180  2.266949  2.443877  2.160804 
dram[1]:  2.894366  2.798387  2.669604  2.381395  2.382114  2.563830  2.434164  2.382900  2.208134  2.423221  2.224490  2.241791  2.042802  2.436047  2.521978  2.386740 
dram[2]:  2.569697  2.696629  2.313044  2.162699  2.358490  2.311594  2.401544  2.240924  2.211082  2.305714  2.100000  2.183417  2.162791  2.454545  2.406417  2.220588 
dram[3]:  2.811966  2.637427  2.610000  2.568376  2.383178  2.375465  2.190323  2.281589  2.260274  2.119332  2.046109  2.218837  2.390805  2.087137  2.152284  2.410405 
dram[4]:  2.573864  2.496894  2.147601  2.232068  2.278626  2.412060  2.422939  2.408088  2.301775  2.246246  2.139949  2.125000  2.255507  2.203791  2.181818  2.346154 
dram[5]:  2.638710  2.669065  2.359684  2.666667  2.414815  2.390135  2.507576  2.235088  2.232274  2.308642  2.319209  2.180180  2.099174  2.405882  2.437159  2.223404 
average row locality = 57138/24651 = 2.317878
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       465       417       482       429       555       496       561       521       666       626       637       588       508       499       479       430 
dram[1]:       411       347       474       406       500       419       586       542       699       488       627       550       484       401       459       432 
dram[2]:       424       480       441       482       529       554       524       568       620       621       637       637       512       470       450       453 
dram[3]:       329       451       400       454       444       538       577       536       506       685       539       573       400       490       424       417 
dram[4]:       453       402       496       438       495       439       575       536       594       567       615       636       478       460       456       427 
dram[5]:       409       371       473       430       536       472       557       536       703       565       604       538       467       397       446       418 
total reads: 48338
bank skew: 703/329 = 2.14
chip skew: 8402/7763 = 1.08
number of total write accesses:
dram[0]:         0         0       108        88       103        94       101       105       195       223       220       224        34        36         0         0 
dram[1]:         0         0       132       106        86        63        98        99       224       159       245       201        41        18         0         0 
dram[2]:         0         0        91        63        96        84        98       111       218       186       224       232        46        16         0         0 
dram[3]:         0         0       122       147        66       101       102        96       154       203       171       228        16        13         0         0 
dram[4]:         0         0        86        91       102        41       101       119       184       181       226       231        34         5         0         0 
dram[5]:         0         0       124       154       116        61       105       101       210       183       217       188        41        12         0         0 
total reads: 8800
min_bank_accesses = 0!
chip skew: 1531/1401 = 1.09
average mf latency per bank:
dram[0]:       2730      3285      2373      2744     10303     11774     15677     17055      3559      3464      3333      3640      2996      3133      2841      3285
dram[1]:       3081      4286      2124      2985     11138     17113     15049     17829      3207      4836      3264      4216      2994      4100      2831      3487
dram[2]:       3108      3124      2622      2995     11212     13564     17340     17718      3701      4210      3389      3713      2887      5781      3116      3366
dram[3]:       3766      3317      2609      2576     13110     12989     14902     18642      4465      3719      4155      3932      3677      3432      3089      3484
dram[4]:       2955      3540      2527      2855     11825     17975     15875     18175      3996      4542      3579      3760      3232      3675      3098      3584
dram[5]:       3315      3996      2363      2654     11044     16022     16359     18498      3427      4458      3849      4528      3334      4094      3130      3468
maximum mf latency per bank:
dram[0]:        933       922       934       819       849       893       882       879       904       909       853       931       893       833       979       872
dram[1]:        854       895       862      1002       877       994       893       980       836       969       937      1001       929       897       904       915
dram[2]:        998       947       855      1010       965       961       894       974       956       944       947       959       918       984       907       950
dram[3]:        789       926       850       903       876       963       922      1006       834       976       864       976       771       941       815       888
dram[4]:        876      1081       924      1012       943       938       924       993       961       993       952       977      1016       929       894       941
dram[5]:        816       831       830       940       947      1000       857       961       870       947       834       986       882       866       873       904

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025933 n_nop=998387 n_act=4278 n_pre=4262 n_req=9890 n_rd=16718 n_write=2288 bw_util=0.03705
n_activity=199656 dram_eff=0.1904
bk0: 930a 1018666i bk1: 834a 1019249i bk2: 964a 1016267i bk3: 858a 1016913i bk4: 1110a 1014795i bk5: 992a 1016074i bk6: 1122a 1014609i bk7: 1042a 1014662i bk8: 1332a 1010564i bk9: 1252a 1009639i bk10: 1274a 1009686i bk11: 1176a 1010154i bk12: 1016a 1016278i bk13: 998a 1016400i bk14: 958a 1018141i bk15: 860a 1018326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0623608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025933 n_nop=1000359 n_act=3896 n_pre=3880 n_req=9297 n_rd=15650 n_write=2148 bw_util=0.0347
n_activity=191950 dram_eff=0.1854
bk0: 822a 1019893i bk1: 694a 1020850i bk2: 948a 1016493i bk3: 812a 1017264i bk4: 1000a 1016373i bk5: 838a 1018318i bk6: 1172a 1013996i bk7: 1084a 1014287i bk8: 1398a 1009576i bk9: 976a 1014291i bk10: 1254a 1009896i bk11: 1100a 1011721i bk12: 968a 1015835i bk13: 802a 1018827i bk14: 918a 1018485i bk15: 864a 1018746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0682549
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025933 n_nop=998330 n_act=4312 n_pre=4296 n_req=9867 n_rd=16804 n_write=2191 bw_util=0.03703
n_activity=202386 dram_eff=0.1877
bk0: 848a 1019365i bk1: 960a 1018963i bk2: 882a 1016727i bk3: 964a 1016316i bk4: 1058a 1015056i bk5: 1108a 1014657i bk6: 1048a 1014514i bk7: 1136a 1013144i bk8: 1240a 1010756i bk9: 1242a 1011420i bk10: 1274a 1009236i bk11: 1274a 1009320i bk12: 1024a 1015457i bk13: 940a 1017655i bk14: 900a 1018298i bk15: 906a 1017998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0642644
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025933 n_nop=1000327 n_act=3996 n_pre=3980 n_req=9182 n_rd=15526 n_write=2104 bw_util=0.03437
n_activity=193259 dram_eff=0.1824
bk0: 658a 1021089i bk1: 902a 1019151i bk2: 800a 1017521i bk3: 908a 1015819i bk4: 888a 1017573i bk5: 1076a 1014959i bk6: 1154a 1013451i bk7: 1072a 1013603i bk8: 1012a 1014221i bk9: 1370a 1009433i bk10: 1078a 1012015i bk11: 1146a 1010572i bk12: 800a 1018558i bk13: 980a 1016670i bk14: 848a 1018230i bk15: 834a 1018872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0623355
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025933 n_nop=999401 n_act=4158 n_pre=4142 n_req=9468 n_rd=16134 n_write=2098 bw_util=0.03554
n_activity=196846 dram_eff=0.1852
bk0: 906a 1019182i bk1: 804a 1019829i bk2: 992a 1015862i bk3: 876a 1016396i bk4: 990a 1015445i bk5: 878a 1017878i bk6: 1150a 1014656i bk7: 1072a 1014163i bk8: 1188a 1012148i bk9: 1134a 1012199i bk10: 1230a 1009143i bk11: 1272a 1009080i bk12: 956a 1016670i bk13: 920a 1017655i bk14: 912a 1017850i bk15: 854a 1018817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0625499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1025933 n_nop=999883 n_act=4011 n_pre=3995 n_req=9434 n_rd=15844 n_write=2200 bw_util=0.03518
n_activity=195586 dram_eff=0.1845
bk0: 818a 1019893i bk1: 742a 1020466i bk2: 946a 1016094i bk3: 860a 1016682i bk4: 1072a 1015183i bk5: 944a 1017007i bk6: 1114a 1014699i bk7: 1072a 1013900i bk8: 1406a 1009809i bk9: 1130a 1012494i bk10: 1208a 1011310i bk11: 1076a 1011527i bk12: 934a 1016505i bk13: 794a 1018980i bk14: 892a 1018894i bk15: 836a 1018750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0637956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81611, Miss = 4353, Miss_rate = 0.053, Pending_hits = 52, Reservation_fails = 226
L2_cache_bank[1]: Access = 81739, Miss = 4006, Miss_rate = 0.049, Pending_hits = 35, Reservation_fails = 98
L2_cache_bank[2]: Access = 80986, Miss = 4240, Miss_rate = 0.052, Pending_hits = 79, Reservation_fails = 156
L2_cache_bank[3]: Access = 83212, Miss = 3585, Miss_rate = 0.043, Pending_hits = 66, Reservation_fails = 228
L2_cache_bank[4]: Access = 81897, Miss = 4137, Miss_rate = 0.051, Pending_hits = 45, Reservation_fails = 231
L2_cache_bank[5]: Access = 86765, Miss = 4265, Miss_rate = 0.049, Pending_hits = 28, Reservation_fails = 230
L2_cache_bank[6]: Access = 81278, Miss = 3619, Miss_rate = 0.045, Pending_hits = 68, Reservation_fails = 15
L2_cache_bank[7]: Access = 83758, Miss = 4144, Miss_rate = 0.049, Pending_hits = 77, Reservation_fails = 8
L2_cache_bank[8]: Access = 81655, Miss = 4162, Miss_rate = 0.051, Pending_hits = 32, Reservation_fails = 1
L2_cache_bank[9]: Access = 83943, Miss = 3905, Miss_rate = 0.047, Pending_hits = 28, Reservation_fails = 4
L2_cache_bank[10]: Access = 82191, Miss = 4195, Miss_rate = 0.051, Pending_hits = 78, Reservation_fails = 8
L2_cache_bank[11]: Access = 84397, Miss = 3727, Miss_rate = 0.044, Pending_hits = 95, Reservation_fails = 107
L2_total_cache_accesses = 993432
L2_total_cache_misses = 48338
L2_total_cache_miss_rate = 0.0487
L2_total_cache_pending_hits = 683
L2_total_cache_reservation_fails = 1312
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 713454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 604
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3941
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 232
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 367
L2_cache_data_port_util = 0.333
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=4025338
icnt_total_pkts_simt_to_mem=1229142
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.466
	minimum = 6
	maximum = 26
Network latency average = 8.396
	minimum = 6
	maximum = 22
Slowest packet = 1986477
Flit latency average = 6.48533
	minimum = 6
	maximum = 18
Slowest flit = 5253289
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0104388
	minimum = 0.00901917 (at node 0)
	maximum = 0.0124014 (at node 16)
Accepted packet rate average = 0.0104388
	minimum = 0.00901917 (at node 0)
	maximum = 0.0124014 (at node 16)
Injected flit rate average = 0.0313165
	minimum = 0.00901917 (at node 0)
	maximum = 0.0620068 (at node 16)
Accepted flit rate average= 0.0313165
	minimum = 0.011274 (at node 15)
	maximum = 0.0563698 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.4887 (12 samples)
	minimum = 6 (12 samples)
	maximum = 248.833 (12 samples)
Network latency average = 20.0355 (12 samples)
	minimum = 6 (12 samples)
	maximum = 200.083 (12 samples)
Flit latency average = 18.0252 (12 samples)
	minimum = 6 (12 samples)
	maximum = 198.667 (12 samples)
Fragmentation average = 0.0177691 (12 samples)
	minimum = 0 (12 samples)
	maximum = 78.3333 (12 samples)
Injected packet rate average = 0.0558437 (12 samples)
	minimum = 0.0436605 (12 samples)
	maximum = 0.128296 (12 samples)
Accepted packet rate average = 0.0558437 (12 samples)
	minimum = 0.0436605 (12 samples)
	maximum = 0.128296 (12 samples)
Injected flit rate average = 0.121606 (12 samples)
	minimum = 0.0585818 (12 samples)
	maximum = 0.25081 (12 samples)
Accepted flit rate average = 0.121606 (12 samples)
	minimum = 0.0709246 (12 samples)
	maximum = 0.310145 (12 samples)
Injected packet size average = 2.17761 (12 samples)
Accepted packet size average = 2.17761 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 37 sec (337 sec)
gpgpu_simulation_rate = 39677 (inst/sec)
gpgpu_simulation_rate = 2306 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
