module tiempos (input wire clk, reset, enable, output reg clk_1hz);

reg [23:0]  count;


    
        always @(posedge clk or negedge reset)
		  begin
            if(!reset) 
	         begin
                                count   <= 25'd2499999;
                                clk_1hz <= 1'b1;
            end 
	         else 
	         begin
                                count   <= count + 25'h1ffffff;
                if(!count) 
		          begin
                                count   <= 25'd2499999;
                                clk_1hz <= ~clk_1hz;
                end
            end
			end

endmodule
