# Memory device.

## Abstract
A memory device operable at high speed and with low power consumption is disclosed. The device in which row address information and column address information are incorporated in synchronism with a row strobe signal RAS and a column strobe signal CAS , respectively, and re fresh is effected in response to a row address, comprises a plurality of groups of selection gates for selectively supply ing the incorporated column address information to a part of a plurality of column address decoder.