// Seed: 78463060
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7
);
  tri0 id_9;
  assign id_6 = id_7 == -1;
  logic id_10;
  logic [7:0] id_11;
  assign module_1.id_5 = 0;
  assign id_9 = 1;
  assign id_11[1'b0] = ~id_0;
  integer id_12;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    output wand id_8,
    input supply0 id_9,
    input uwire id_10,
    input wand id_11
);
  wire id_13;
  wire id_14;
  ;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9,
      id_5,
      id_9,
      id_3,
      id_5
  );
endmodule
