Analysis & Synthesis report for trabalhofinal
Wed Dec 06 18:53:17 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated
 17. Source assignments for top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated
 18. Source assignments for top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated
 19. Source assignments for top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated
 20. Source assignments for top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated
 21. Source assignments for top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated
 22. Source assignments for top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated
 23. Parameter Settings for User Entity Instance: pllcanhao:p1|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: pllcanhao:p2|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: pllcanhao:p3|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: pllcanhao:p4|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: pllcanhao:p5|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: pllcanhao:p6|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: pllcanhao:p7|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: top:u01|servo:SERVO
 31. Parameter Settings for User Entity Instance: top:u01|counter:COUNTER
 32. Parameter Settings for User Entity Instance: top:u01|sine_rom:SINE_ROM
 33. Parameter Settings for User Entity Instance: top:u02|servo:SERVO
 34. Parameter Settings for User Entity Instance: top:u02|counter:COUNTER
 35. Parameter Settings for User Entity Instance: top:u02|sine_rom:SINE_ROM
 36. Parameter Settings for User Entity Instance: top:u03|servo:SERVO
 37. Parameter Settings for User Entity Instance: top:u03|counter:COUNTER
 38. Parameter Settings for User Entity Instance: top:u03|sine_rom:SINE_ROM
 39. Parameter Settings for User Entity Instance: top:u04|servo:SERVO
 40. Parameter Settings for User Entity Instance: top:u04|counter:COUNTER
 41. Parameter Settings for User Entity Instance: top:u04|sine_rom:SINE_ROM
 42. Parameter Settings for User Entity Instance: top:u05|servo:SERVO
 43. Parameter Settings for User Entity Instance: top:u05|counter:COUNTER
 44. Parameter Settings for User Entity Instance: top:u05|sine_rom:SINE_ROM
 45. Parameter Settings for User Entity Instance: top:u06|servo:SERVO
 46. Parameter Settings for User Entity Instance: top:u06|counter:COUNTER
 47. Parameter Settings for User Entity Instance: top:u06|sine_rom:SINE_ROM
 48. Parameter Settings for User Entity Instance: top:u07|servo:SERVO
 49. Parameter Settings for User Entity Instance: top:u07|counter:COUNTER
 50. Parameter Settings for User Entity Instance: top:u07|sine_rom:SINE_ROM
 51. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 52. Parameter Settings for Inferred Entity Instance: top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 53. Parameter Settings for Inferred Entity Instance: top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 54. Parameter Settings for Inferred Entity Instance: top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 55. Parameter Settings for Inferred Entity Instance: top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 56. Parameter Settings for Inferred Entity Instance: top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 57. Parameter Settings for Inferred Entity Instance: top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 58. Parameter Settings for Inferred Entity Instance: top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0
 59. Parameter Settings for Inferred Entity Instance: top:u01|servo:SERVO|lpm_mult:Mult0
 60. Parameter Settings for Inferred Entity Instance: top:u02|servo:SERVO|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: top:u03|servo:SERVO|lpm_mult:Mult0
 62. Parameter Settings for Inferred Entity Instance: top:u04|servo:SERVO|lpm_mult:Mult0
 63. Parameter Settings for Inferred Entity Instance: top:u05|servo:SERVO|lpm_mult:Mult0
 64. Parameter Settings for Inferred Entity Instance: top:u06|servo:SERVO|lpm_mult:Mult0
 65. Parameter Settings for Inferred Entity Instance: top:u07|servo:SERVO|lpm_mult:Mult0
 66. altpll Parameter Settings by Entity Instance
 67. altsyncram Parameter Settings by Entity Instance
 68. lpm_mult Parameter Settings by Entity Instance
 69. Port Connectivity Checks: "top:u01|counter:COUNTER"
 70. SignalTap II Logic Analyzer Settings
 71. Elapsed Time Per Partition
 72. Connections to In-System Debugging Instance "auto_signaltap_0"
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 06 18:53:17 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; trabalhofinal                              ;
; Top-level Entity Name              ; casca                                      ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 1,637                                      ;
;     Total combinational functions  ; 1,318                                      ;
;     Dedicated logic registers      ; 1,067                                      ;
; Total registers                    ; 1067                                       ;
; Total pins                         ; 21                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 63,488                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 7                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; casca              ; trabalhofinal      ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ; < 0.1%      ;
;     Processors 4-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+---------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                             ; Library ;
+---------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; ../scr/top.vhd                                          ; yes             ; User VHDL File                         ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/scr/top.vhd                                                 ;         ;
; ../scr/sine_rom.vhd                                     ; yes             ; User VHDL File                         ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/scr/sine_rom.vhd                                            ;         ;
; ../scr/servo.vhd                                        ; yes             ; User VHDL File                         ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/scr/servo.vhd                                               ;         ;
; ../scr/reset.vhd                                        ; yes             ; User VHDL File                         ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/scr/reset.vhd                                               ;         ;
; ../scr/counter.vhd                                      ; yes             ; User VHDL File                         ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/scr/counter.vhd                                             ;         ;
; pllcanhao.v                                             ; yes             ; User Wizard-Generated File             ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;         ;
; ../scr/casca.v                                          ; yes             ; User Verilog HDL File                  ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/scr/casca.v                                                 ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                                ;         ;
; aglobal131.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                            ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                           ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                         ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                         ;         ;
; db/pllcanhao_altpll.v                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v                                   ;         ;
; sld_signaltap.vhd                                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                         ;         ;
; sld_signaltap_impl.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                    ;         ;
; sld_ela_control.vhd                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                       ;         ;
; lpm_shiftreg.tdf                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                          ;         ;
; lpm_constant.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                                                          ;         ;
; dffeea.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                                                                ;         ;
; sld_ela_trigger.tdf                                     ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                       ;         ;
; db/sld_ela_trigger_f8p.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/sld_ela_trigger_f8p.tdf                              ;         ;
; db/sld_reserved_trabalhofinal_auto_signaltap_0_1_8357.v ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/sld_reserved_trabalhofinal_auto_signaltap_0_1_8357.v ;         ;
; sld_mbpmg.vhd                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                             ;         ;
; sld_ela_trigger_flow_mgr.vhd                            ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                              ;         ;
; sld_buffer_manager.vhd                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                    ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;         ;
; altrom.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                ;         ;
; altram.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;         ;
; db/altsyncram_lv14.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_lv14.tdf                                  ;         ;
; altdpram.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                                                              ;         ;
; memmodes.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc                                                            ;         ;
; a_hdffe.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                                                               ;         ;
; alt_le_rden_reg.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                       ;         ;
; altsyncram.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc                                                            ;         ;
; lpm_mux.tdf                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                               ;         ;
; muxlut.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                                                ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                              ;         ;
; altshift.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                              ;         ;
; db/mux_krc.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/mux_krc.tdf                                          ;         ;
; lpm_decode.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                            ;         ;
; declut.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/declut.inc                                                                ;         ;
; lpm_compare.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                           ;         ;
; db/decode_4uf.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/decode_4uf.tdf                                       ;         ;
; lpm_counter.tdf                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                           ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                           ;         ;
; cmpconst.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                                                              ;         ;
; lpm_counter.inc                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                                           ;         ;
; alt_counter_stratix.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                   ;         ;
; db/cntr_2fi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/cntr_2fi.tdf                                         ;         ;
; db/cmpr_hfc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/cmpr_hfc.tdf                                         ;         ;
; db/cntr_d8j.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/cntr_d8j.tdf                                         ;         ;
; db/cntr_7fi.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/cntr_7fi.tdf                                         ;         ;
; db/cmpr_ifc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/cmpr_ifc.tdf                                         ;         ;
; db/cntr_p1j.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/cntr_p1j.tdf                                         ;         ;
; db/cmpr_efc.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/cmpr_efc.tdf                                         ;         ;
; sld_rom_sr.vhd                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;         ;
; sld_hub.vhd                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ;         ;
; sld_jtag_hub.vhd                                        ; yes             ; Encrypted Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;         ;
; db/altsyncram_0uv.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_0uv.tdf                                   ;         ;
; db/altsyncram_1uv.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_1uv.tdf                                   ;         ;
; db/altsyncram_2uv.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_2uv.tdf                                   ;         ;
; db/altsyncram_3uv.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_3uv.tdf                                   ;         ;
; db/altsyncram_4uv.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_4uv.tdf                                   ;         ;
; db/altsyncram_5uv.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_5uv.tdf                                   ;         ;
; db/altsyncram_6uv.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/altsyncram_6uv.tdf                                   ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                              ;         ;
; multcore.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                              ;         ;
; multcore.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                                                              ;         ;
; csa_add.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                                                               ;         ;
; mpar_add.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                                                              ;         ;
; muleabz.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                                                               ;         ;
; mul_lfrg.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                              ;         ;
; mul_boothc.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                                                            ;         ;
; alt_ded_mult.inc                                        ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                          ;         ;
; alt_ded_mult_y.inc                                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                        ;         ;
; dffpipe.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                               ;         ;
; mpar_add.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                                                              ;         ;
; lpm_add_sub.tdf                                         ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                           ;         ;
; addcore.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                               ;         ;
; look_add.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                              ;         ;
; alt_stratix_add_sub.inc                                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                   ;         ;
; db/add_sub_bfh.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/add_sub_bfh.tdf                                      ;         ;
; altshift.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                                                              ;         ;
+---------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,637                    ;
;                                             ;                          ;
; Total combinational functions               ; 1318                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 364                      ;
;     -- 3 input functions                    ; 309                      ;
;     -- <=2 input functions                  ; 645                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 690                      ;
;     -- arithmetic mode                      ; 628                      ;
;                                             ;                          ;
; Total registers                             ; 1067                     ;
;     -- Dedicated logic registers            ; 1067                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 21                       ;
; Total memory bits                           ; 63488                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 7                        ;
;     -- PLLs                                 ; 7                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 399                      ;
; Total fan-out                               ; 7893                     ;
; Average fan-out                             ; 3.14                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |casca                                                                                         ; 1318 (37)         ; 1067 (31)    ; 63488       ; 0            ; 0       ; 0         ; 21   ; 0            ; |casca                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pllcanhao:p1|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p1                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p1|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pllcanhao_altpll:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p1|altpll:altpll_component|pllcanhao_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pllcanhao:p2|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p2                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p2|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pllcanhao_altpll:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p2|altpll:altpll_component|pllcanhao_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pllcanhao:p3|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p3                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p3|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pllcanhao_altpll:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p3|altpll:altpll_component|pllcanhao_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pllcanhao:p4|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p4                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p4|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pllcanhao_altpll:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p4|altpll:altpll_component|pllcanhao_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pllcanhao:p5|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p5                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p5|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pllcanhao_altpll:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p5|altpll:altpll_component|pllcanhao_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pllcanhao:p6|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p6                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p6|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pllcanhao_altpll:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p6|altpll:altpll_component|pllcanhao_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pllcanhao:p7|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p7                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p7|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pllcanhao_altpll:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|pllcanhao:p7|altpll:altpll_component|pllcanhao_altpll:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                          ; 121 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                           ; 120 (82)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                            ; 411 (1)           ; 512 (24)     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                  ; 410 (0)           ; 488 (0)      ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                              ; 410 (88)          ; 488 (132)    ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                   ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                             ; work         ;
;                   |decode_4uf:auto_generated|                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                   ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                     ; work         ;
;                   |mux_krc:auto_generated|                                                     ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_krc:auto_generated                                                                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                  ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_lv14:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated                                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                   ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                     ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                          ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                       ; 93 (93)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                      ; 53 (1)            ; 77 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                            ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|    ; 51 (0)            ; 61 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                         ; work         ;
;                   |sld_ela_trigger_f8p:auto_generated|                                         ; 51 (0)            ; 61 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated                                                                                                                                      ; work         ;
;                      |sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|            ; 51 (51)           ; 61 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1                                                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                          ; work         ;
;                         |sld_mbpmg:mbpm_10|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_10                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_13                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_16                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_19                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_1                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_22                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_25                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_28                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_31|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_31                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                    ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_34                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_4                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_7                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                 ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst| ; 99 (9)            ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                     ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                     ; work         ;
;                   |cntr_2fi:auto_generated|                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_2fi:auto_generated                                                                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                              ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                              ; work         ;
;                   |cntr_d8j:auto_generated|                                                    ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_d8j:auto_generated                                                                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                    ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                    ; work         ;
;                   |cntr_7fi:auto_generated|                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7fi:auto_generated                                                                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                       ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                       ; work         ;
;                   |cntr_p1j:auto_generated|                                                    ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                              ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                               ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                            ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                            ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                          ; work         ;
;    |top:u01|                                                                                   ; 107 (0)           ; 62 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter:COUNTER|                                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reset:RESET|                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|reset:RESET                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |servo:SERVO|                                                                            ; 81 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|servo:SERVO                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|servo:SERVO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |multcore:mult_core|                                                               ; 26 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|servo:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:padder|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bfh:auto_generated|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |sine_rom:SINE_ROM|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|sine_rom:SINE_ROM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:Mux7_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_0uv:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;    |top:u02|                                                                                   ; 107 (0)           ; 62 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter:COUNTER|                                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reset:RESET|                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|reset:RESET                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |servo:SERVO|                                                                            ; 81 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|servo:SERVO                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|servo:SERVO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |multcore:mult_core|                                                               ; 26 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|servo:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:padder|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bfh:auto_generated|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |sine_rom:SINE_ROM|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|sine_rom:SINE_ROM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:Mux7_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_1uv:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;    |top:u03|                                                                                   ; 107 (0)           ; 62 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter:COUNTER|                                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reset:RESET|                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|reset:RESET                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |servo:SERVO|                                                                            ; 81 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|servo:SERVO                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|servo:SERVO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |multcore:mult_core|                                                               ; 26 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|servo:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:padder|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bfh:auto_generated|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |sine_rom:SINE_ROM|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|sine_rom:SINE_ROM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:Mux7_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_2uv:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;    |top:u04|                                                                                   ; 107 (0)           ; 62 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter:COUNTER|                                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reset:RESET|                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|reset:RESET                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |servo:SERVO|                                                                            ; 81 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|servo:SERVO                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|servo:SERVO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |multcore:mult_core|                                                               ; 26 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|servo:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:padder|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bfh:auto_generated|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |sine_rom:SINE_ROM|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|sine_rom:SINE_ROM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:Mux7_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_3uv:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;    |top:u05|                                                                                   ; 107 (0)           ; 62 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter:COUNTER|                                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reset:RESET|                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|reset:RESET                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |servo:SERVO|                                                                            ; 81 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|servo:SERVO                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|servo:SERVO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |multcore:mult_core|                                                               ; 26 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|servo:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:padder|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bfh:auto_generated|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |sine_rom:SINE_ROM|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|sine_rom:SINE_ROM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:Mux7_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_4uv:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;    |top:u06|                                                                                   ; 107 (0)           ; 62 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter:COUNTER|                                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reset:RESET|                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|reset:RESET                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |servo:SERVO|                                                                            ; 81 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|servo:SERVO                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|servo:SERVO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |multcore:mult_core|                                                               ; 26 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|servo:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:padder|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bfh:auto_generated|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |sine_rom:SINE_ROM|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|sine_rom:SINE_ROM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:Mux7_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_5uv:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;    |top:u07|                                                                                   ; 107 (0)           ; 62 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter:COUNTER|                                                                        ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |reset:RESET|                                                                            ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|reset:RESET                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |servo:SERVO|                                                                            ; 81 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|servo:SERVO                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                                                                      ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|servo:SERVO|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |multcore:mult_core|                                                               ; 26 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|servo:SERVO|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                |mpar_add:padder|                                                               ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|                                                       ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                 ; work         ;
;                      |add_sub_bfh:auto_generated|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;       |sine_rom:SINE_ROM|                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|sine_rom:SINE_ROM                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:Mux7_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |altsyncram_6uv:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |casca|top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lv14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 12           ; 4096         ; 12           ; 49152 ; None                         ;
; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; trabalhofinal.casca0.rtl.mif ;
; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; trabalhofinal.casca1.rtl.mif ;
; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; trabalhofinal.casca2.rtl.mif ;
; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; trabalhofinal.casca3.rtl.mif ;
; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; trabalhofinal.casca4.rtl.mif ;
; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; trabalhofinal.casca5.rtl.mif ;
; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; 256          ; 8            ; --           ; --           ; 2048  ; trabalhofinal.casca6.rtl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                           ; IP Include File                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_f8p:auto_generated|sld_reserved_trabalhofinal_auto_signaltap_0_1_8357:mgl_prim1 ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/sld_reserved_trabalhofinal_auto_signaltap_0_1_8357.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |casca|pllcanhao:p1                                                                                                                                                                                                                                                                                                       ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |casca|pllcanhao:p2                                                                                                                                                                                                                                                                                                       ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |casca|pllcanhao:p3                                                                                                                                                                                                                                                                                                       ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |casca|pllcanhao:p4                                                                                                                                                                                                                                                                                                       ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |casca|pllcanhao:p5                                                                                                                                                                                                                                                                                                       ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |casca|pllcanhao:p6                                                                                                                                                                                                                                                                                                       ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |casca|pllcanhao:p7                                                                                                                                                                                                                                                                                                       ; C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/pllcanhao.v                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top:u07|servo:SERVO|duty_cycle[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top:u06|servo:SERVO|duty_cycle[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top:u05|servo:SERVO|duty_cycle[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top:u04|servo:SERVO|duty_cycle[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top:u03|servo:SERVO|duty_cycle[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top:u02|servo:SERVO|duty_cycle[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; top:u01|servo:SERVO|duty_cycle[0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 7                                                                                                                                                   ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 28                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1067  ;
; Number of registers using Synchronous Clear  ; 369   ;
; Number of registers using Synchronous Load   ; 145   ;
; Number of registers using Asynchronous Clear ; 246   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 404   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 17                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+--------------------------------------+--------------------------------------+------+
; Register Name                        ; Megafunction                         ; Type ;
+--------------------------------------+--------------------------------------+------+
; top:u01|sine_rom:SINE_ROM|data[0..7] ; top:u01|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
; top:u02|sine_rom:SINE_ROM|data[0..7] ; top:u02|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
; top:u03|sine_rom:SINE_ROM|data[0..7] ; top:u03|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
; top:u04|sine_rom:SINE_ROM|data[0..7] ; top:u04|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
; top:u05|sine_rom:SINE_ROM|data[0..7] ; top:u05|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
; top:u06|sine_rom:SINE_ROM|data[0..7] ; top:u06|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
; top:u07|sine_rom:SINE_ROM|data[0..7] ; top:u07|sine_rom:SINE_ROM|Mux7_rtl_0 ; ROM  ;
+--------------------------------------+--------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |casca|counter[7]                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |casca|top:u01|servo:SERVO|counter[0]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |casca|top:u02|servo:SERVO|counter[16]                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |casca|top:u03|servo:SERVO|counter[15]                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |casca|top:u04|servo:SERVO|counter[10]                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |casca|top:u05|servo:SERVO|counter[6]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |casca|top:u06|servo:SERVO|counter[1]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |casca|top:u07|servo:SERVO|counter[14]                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |casca|led1~reg0                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |casca|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |casca|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_0uv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_1uv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_2uv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_3uv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_4uv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_5uv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0|altsyncram_6uv:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllcanhao:p1|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllcanhao ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 6                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; pllcanhao_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllcanhao:p2|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllcanhao ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 6                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; pllcanhao_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllcanhao:p3|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllcanhao ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 6                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; pllcanhao_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllcanhao:p4|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllcanhao ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 6                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; pllcanhao_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllcanhao:p5|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllcanhao ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 6                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; pllcanhao_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllcanhao:p6|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllcanhao ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 6                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; pllcanhao_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pllcanhao:p7|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllcanhao ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 6                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                 ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; pllcanhao_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone III                 ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u01|servo:SERVO ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; clk_hz         ; 12000000.0 ; Signed Float                       ;
; pulse_hz       ; 50.0       ; Signed Float                       ;
; min_pulse_us   ; 500.0      ; Signed Float                       ;
; max_pulse_us   ; 2500.0     ; Signed Float                       ;
; step_count     ; 256        ; Signed Integer                     ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u01|counter:COUNTER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; counter_bits   ; 25    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u01|sine_rom:SINE_ROM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                ;
; data_bits      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u02|servo:SERVO ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; clk_hz         ; 12000000.0 ; Signed Float                       ;
; pulse_hz       ; 50.0       ; Signed Float                       ;
; min_pulse_us   ; 500.0      ; Signed Float                       ;
; max_pulse_us   ; 2500.0     ; Signed Float                       ;
; step_count     ; 256        ; Signed Integer                     ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u02|counter:COUNTER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; counter_bits   ; 25    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u02|sine_rom:SINE_ROM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                ;
; data_bits      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u03|servo:SERVO ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; clk_hz         ; 12000000.0 ; Signed Float                       ;
; pulse_hz       ; 50.0       ; Signed Float                       ;
; min_pulse_us   ; 500.0      ; Signed Float                       ;
; max_pulse_us   ; 2500.0     ; Signed Float                       ;
; step_count     ; 256        ; Signed Integer                     ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u03|counter:COUNTER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; counter_bits   ; 25    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u03|sine_rom:SINE_ROM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                ;
; data_bits      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u04|servo:SERVO ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; clk_hz         ; 12000000.0 ; Signed Float                       ;
; pulse_hz       ; 50.0       ; Signed Float                       ;
; min_pulse_us   ; 500.0      ; Signed Float                       ;
; max_pulse_us   ; 2500.0     ; Signed Float                       ;
; step_count     ; 256        ; Signed Integer                     ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u04|counter:COUNTER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; counter_bits   ; 25    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u04|sine_rom:SINE_ROM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                ;
; data_bits      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u05|servo:SERVO ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; clk_hz         ; 12000000.0 ; Signed Float                       ;
; pulse_hz       ; 50.0       ; Signed Float                       ;
; min_pulse_us   ; 500.0      ; Signed Float                       ;
; max_pulse_us   ; 2500.0     ; Signed Float                       ;
; step_count     ; 256        ; Signed Integer                     ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u05|counter:COUNTER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; counter_bits   ; 25    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u05|sine_rom:SINE_ROM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                ;
; data_bits      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u06|servo:SERVO ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; clk_hz         ; 12000000.0 ; Signed Float                       ;
; pulse_hz       ; 50.0       ; Signed Float                       ;
; min_pulse_us   ; 500.0      ; Signed Float                       ;
; max_pulse_us   ; 2500.0     ; Signed Float                       ;
; step_count     ; 256        ; Signed Integer                     ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u06|counter:COUNTER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; counter_bits   ; 25    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u06|sine_rom:SINE_ROM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                ;
; data_bits      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u07|servo:SERVO ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; clk_hz         ; 12000000.0 ; Signed Float                       ;
; pulse_hz       ; 50.0       ; Signed Float                       ;
; min_pulse_us   ; 500.0      ; Signed Float                       ;
; max_pulse_us   ; 2500.0     ; Signed Float                       ;
; step_count     ; 256        ; Signed Integer                     ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u07|counter:COUNTER ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; counter_bits   ; 25    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:u07|sine_rom:SINE_ROM ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; addr_bits      ; 8     ; Signed Integer                                ;
; data_bits      ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                        ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                       ; String         ;
; sld_node_info                                   ; 805334528                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                   ; Signed Integer ;
; sld_data_bits                                   ; 12                                                  ; Untyped        ;
; sld_trigger_bits                                ; 12                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 15896                                               ; Untyped        ;
; sld_node_crc_loword                             ; 50566                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                   ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                ; Untyped        ;
; sld_segment_size                                ; 4096                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_trabalhofinal_auto_signaltap_0_1_8357, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                ; String         ;
; sld_inversion_mask_length                       ; 26                                                  ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 8                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; trabalhofinal.casca0.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0uv               ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 8                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; trabalhofinal.casca1.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_1uv               ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 8                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; trabalhofinal.casca2.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_2uv               ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 8                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; trabalhofinal.casca3.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_3uv               ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 8                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; trabalhofinal.casca4.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_4uv               ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 8                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; trabalhofinal.casca5.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_5uv               ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
+------------------------------------+------------------------------+------------------------------+
; Parameter Name                     ; Value                        ; Type                         ;
+------------------------------------+------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                      ;
; OPERATION_MODE                     ; ROM                          ; Untyped                      ;
; WIDTH_A                            ; 8                            ; Untyped                      ;
; WIDTHAD_A                          ; 8                            ; Untyped                      ;
; NUMWORDS_A                         ; 256                          ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                      ;
; WIDTH_B                            ; 1                            ; Untyped                      ;
; WIDTHAD_B                          ; 1                            ; Untyped                      ;
; NUMWORDS_B                         ; 1                            ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                      ;
; BYTE_SIZE                          ; 8                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                      ;
; INIT_FILE                          ; trabalhofinal.casca6.rtl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_6uv               ; Untyped                      ;
+------------------------------------+------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u01|servo:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8           ; Untyped              ;
; LPM_WIDTHB                                     ; 7           ; Untyped              ;
; LPM_WIDTHP                                     ; 15          ; Untyped              ;
; LPM_WIDTHR                                     ; 15          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u02|servo:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8           ; Untyped              ;
; LPM_WIDTHB                                     ; 7           ; Untyped              ;
; LPM_WIDTHP                                     ; 15          ; Untyped              ;
; LPM_WIDTHR                                     ; 15          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u03|servo:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8           ; Untyped              ;
; LPM_WIDTHB                                     ; 7           ; Untyped              ;
; LPM_WIDTHP                                     ; 15          ; Untyped              ;
; LPM_WIDTHR                                     ; 15          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u04|servo:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8           ; Untyped              ;
; LPM_WIDTHB                                     ; 7           ; Untyped              ;
; LPM_WIDTHP                                     ; 15          ; Untyped              ;
; LPM_WIDTHR                                     ; 15          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u05|servo:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8           ; Untyped              ;
; LPM_WIDTHB                                     ; 7           ; Untyped              ;
; LPM_WIDTHP                                     ; 15          ; Untyped              ;
; LPM_WIDTHR                                     ; 15          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u06|servo:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8           ; Untyped              ;
; LPM_WIDTHB                                     ; 7           ; Untyped              ;
; LPM_WIDTHP                                     ; 15          ; Untyped              ;
; LPM_WIDTHR                                     ; 15          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top:u07|servo:SERVO|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8           ; Untyped              ;
; LPM_WIDTHB                                     ; 7           ; Untyped              ;
; LPM_WIDTHP                                     ; 15          ; Untyped              ;
; LPM_WIDTHR                                     ; 15          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 7                                    ;
; Entity Instance               ; pllcanhao:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; pllcanhao:p2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; pllcanhao:p3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; pllcanhao:p4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; pllcanhao:p5|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; pllcanhao:p6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; pllcanhao:p7|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 7                                               ;
; Entity Instance                           ; top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 7                                  ;
; Entity Instance                       ; top:u01|servo:SERVO|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 7                                  ;
;     -- LPM_WIDTHP                     ; 15                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; top:u02|servo:SERVO|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 7                                  ;
;     -- LPM_WIDTHP                     ; 15                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; top:u03|servo:SERVO|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 7                                  ;
;     -- LPM_WIDTHP                     ; 15                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; top:u04|servo:SERVO|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 7                                  ;
;     -- LPM_WIDTHP                     ; 15                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; top:u05|servo:SERVO|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 7                                  ;
;     -- LPM_WIDTHP                     ; 15                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; top:u06|servo:SERVO|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 7                                  ;
;     -- LPM_WIDTHP                     ; 15                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; top:u07|servo:SERVO|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                  ;
;     -- LPM_WIDTHB                     ; 7                                  ;
;     -- LPM_WIDTHP                     ; 15                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:u01|counter:COUNTER"                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; count_enable   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; counter[16..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 12                  ; 12               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                        ;
+-----------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                                        ;
+-----------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW1             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW1               ; N/A                                                                                                                                                            ;
; SW1             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW1               ; N/A                                                                                                                                                            ;
; SW2             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW2               ; N/A                                                                                                                                                            ;
; SW2             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW2               ; N/A                                                                                                                                                            ;
; SW3             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW3               ; N/A                                                                                                                                                            ;
; SW3             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW3               ; N/A                                                                                                                                                            ;
; SW4             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW4               ; N/A                                                                                                                                                            ;
; SW4             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW4               ; N/A                                                                                                                                                            ;
; SW5             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW5               ; N/A                                                                                                                                                            ;
; SW5             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW5               ; N/A                                                                                                                                                            ;
; SW6             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW6               ; N/A                                                                                                                                                            ;
; SW6             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW6               ; N/A                                                                                                                                                            ;
; SW7             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW7               ; N/A                                                                                                                                                            ;
; SW7             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW7               ; N/A                                                                                                                                                            ;
; SW8             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW8               ; N/A                                                                                                                                                            ;
; SW8             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW8               ; N/A                                                                                                                                                            ;
; SW9             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW9               ; N/A                                                                                                                                                            ;
; SW9             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW9               ; N/A                                                                                                                                                            ;
; clk_50MHz       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_50MHz         ; N/A                                                                                                                                                            ;
; switch_state.00 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switch_state.00 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switch_state.01 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switch_state.01 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switch_state.10 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; switch_state.10 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+-----------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Dec 06 18:53:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trabalhofinal -c trabalhofinal
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/debor/onedrive/documentos/projetoshdl/trabalhofinal/scr/top.vhd
    Info (12022): Found design unit 1: top-str
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file /users/debor/onedrive/documentos/projetoshdl/trabalhofinal/scr/sine_rom.vhd
    Info (12022): Found design unit 1: sine_rom-rtl
    Info (12023): Found entity 1: sine_rom
Info (12021): Found 2 design units, including 1 entities, in source file /users/debor/onedrive/documentos/projetoshdl/trabalhofinal/scr/servo.vhd
    Info (12022): Found design unit 1: servo-rtl
    Info (12023): Found entity 1: servo
Info (12021): Found 2 design units, including 1 entities, in source file /users/debor/onedrive/documentos/projetoshdl/trabalhofinal/scr/reset.vhd
    Info (12022): Found design unit 1: reset-rtl
    Info (12023): Found entity 1: reset
Info (12021): Found 2 design units, including 1 entities, in source file /users/debor/onedrive/documentos/projetoshdl/trabalhofinal/scr/counter.vhd
    Info (12022): Found design unit 1: counter-rtl
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file pllcanhao.v
    Info (12023): Found entity 1: pllcanhao
Info (12021): Found 1 design units, including 1 entities, in source file /users/debor/onedrive/documentos/projetoshdl/trabalhofinal/scr/casca.v
    Info (12023): Found entity 1: casca
Info (12127): Elaborating entity "casca" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at casca.v(192): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "pllcanhao" for hierarchy "pllcanhao:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "pllcanhao:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pllcanhao:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "pllcanhao:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllcanhao"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllcanhao_altpll.v
    Info (12023): Found entity 1: pllcanhao_altpll
Info (12128): Elaborating entity "pllcanhao_altpll" for hierarchy "pllcanhao:p1|altpll:altpll_component|pllcanhao_altpll:auto_generated"
Info (12128): Elaborating entity "top" for hierarchy "top:u01"
Info (12129): Elaborating entity "reset" using architecture "A:rtl" for hierarchy "top:u01|reset:RESET"
Info (12129): Elaborating entity "servo" using architecture "A:rtl" for hierarchy "top:u01|servo:SERVO"
Info (12129): Elaborating entity "counter" using architecture "A:rtl" for hierarchy "top:u01|counter:COUNTER"
Info (12129): Elaborating entity "sine_rom" using architecture "A:rtl" for hierarchy "top:u01|sine_rom:SINE_ROM"
Warning (10542): VHDL Variable Declaration warning at math_real.vhd(3004): used initial value expression for variable "NEGATIVE" because variable was never assigned a value
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_f8p.tdf
    Info (12023): Found entity 1: sld_ela_trigger_f8p
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_trabalhofinal_auto_signaltap_0_1_8357.v
    Info (12023): Found entity 1: sld_reserved_trabalhofinal_auto_signaltap_0_1_8357
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lv14.tdf
    Info (12023): Found entity 1: altsyncram_lv14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_krc.tdf
    Info (12023): Found entity 1: mux_krc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2fi.tdf
    Info (12023): Found entity 1: cntr_2fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf
    Info (12023): Found entity 1: cntr_d8j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7fi.tdf
    Info (12023): Found entity 1: cntr_7fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 7 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:u01|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to trabalhofinal.casca0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:u02|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to trabalhofinal.casca1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:u03|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to trabalhofinal.casca2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:u04|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to trabalhofinal.casca3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:u05|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to trabalhofinal.casca4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:u06|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to trabalhofinal.casca5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "top:u07|sine_rom:SINE_ROM|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to trabalhofinal.casca6.rtl.mif
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u01|servo:SERVO|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u02|servo:SERVO|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u03|servo:SERVO|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u04|servo:SERVO|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u05|servo:SERVO|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u06|servo:SERVO|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top:u07|servo:SERVO|Mult0"
Info (12130): Elaborated megafunction instantiation "top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "top:u01|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "trabalhofinal.casca0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0uv.tdf
    Info (12023): Found entity 1: altsyncram_0uv
Info (12130): Elaborated megafunction instantiation "top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "top:u02|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "trabalhofinal.casca1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1uv.tdf
    Info (12023): Found entity 1: altsyncram_1uv
Info (12130): Elaborated megafunction instantiation "top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "top:u03|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "trabalhofinal.casca2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uv.tdf
    Info (12023): Found entity 1: altsyncram_2uv
Info (12130): Elaborated megafunction instantiation "top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "top:u04|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "trabalhofinal.casca3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3uv.tdf
    Info (12023): Found entity 1: altsyncram_3uv
Info (12130): Elaborated megafunction instantiation "top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "top:u05|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "trabalhofinal.casca4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4uv.tdf
    Info (12023): Found entity 1: altsyncram_4uv
Info (12130): Elaborated megafunction instantiation "top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "top:u06|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "trabalhofinal.casca5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5uv.tdf
    Info (12023): Found entity 1: altsyncram_5uv
Info (12130): Elaborated megafunction instantiation "top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "top:u07|sine_rom:SINE_ROM|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "trabalhofinal.casca6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6uv.tdf
    Info (12023): Found entity 1: altsyncram_6uv
Info (12130): Elaborated megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "top:u01|servo:SERVO|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "top:u01|servo:SERVO|lpm_mult:Mult0"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 19 of its 25 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1756 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 1655 logic cells
    Info (21064): Implemented 68 RAM segments
    Info (21065): Implemented 7 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Wed Dec 06 18:53:17 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


