Analysis & Synthesis report for dest
Sun May 12 18:46:51 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun May 12 18:46:51 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; dest                                        ;
; Top-level Entity Name              ; state_machine                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; state_machine      ; dest               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun May 12 18:46:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dest -c dest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file state_machine.vhd
    Info (12022): Found design unit 1: state_machine-arc_state_machine File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 15
    Info (12023): Found entity 1: state_machine File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 6
Info (12127): Elaborating entity "state_machine" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at state_machine.vhd(16): object "z" assigned a value but never read File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 16
Warning (10325): VHDL Choice warning at state_machine.vhd(32): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 32
Warning (10325): VHDL Choice warning at state_machine.vhd(35): ignored choice containing meta-value ""10----0"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 35
Warning (10325): VHDL Choice warning at state_machine.vhd(38): ignored choice containing meta-value ""10----1"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 38
Warning (10325): VHDL Choice warning at state_machine.vhd(41): ignored choice containing meta-value ""11----0"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 41
Warning (10325): VHDL Choice warning at state_machine.vhd(46): ignored choice containing meta-value ""11----1"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 46
Warning (10325): VHDL Choice warning at state_machine.vhd(57): ignored choice containing meta-value ""100----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 57
Warning (10325): VHDL Choice warning at state_machine.vhd(60): ignored choice containing meta-value ""101-1--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 60
Warning (10325): VHDL Choice warning at state_machine.vhd(63): ignored choice containing meta-value ""101-0--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 63
Warning (10325): VHDL Choice warning at state_machine.vhd(66): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 66
Warning (10325): VHDL Choice warning at state_machine.vhd(71): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 71
Warning (10325): VHDL Choice warning at state_machine.vhd(82): ignored choice containing meta-value ""10-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 82
Warning (10325): VHDL Choice warning at state_machine.vhd(85): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 85
Warning (10325): VHDL Choice warning at state_machine.vhd(90): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 90
Warning (10325): VHDL Choice warning at state_machine.vhd(101): ignored choice containing meta-value ""10--0--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 101
Warning (10325): VHDL Choice warning at state_machine.vhd(104): ignored choice containing meta-value ""10--1--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 104
Warning (10325): VHDL Choice warning at state_machine.vhd(107): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 107
Warning (10325): VHDL Choice warning at state_machine.vhd(112): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 112
Warning (10325): VHDL Choice warning at state_machine.vhd(123): ignored choice containing meta-value ""10-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 123
Warning (10325): VHDL Choice warning at state_machine.vhd(126): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 126
Warning (10325): VHDL Choice warning at state_machine.vhd(131): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 131
Warning (10325): VHDL Choice warning at state_machine.vhd(142): ignored choice containing meta-value ""10-1---"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 142
Warning (10325): VHDL Choice warning at state_machine.vhd(145): ignored choice containing meta-value ""10--1--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 145
Warning (10325): VHDL Choice warning at state_machine.vhd(148): ignored choice containing meta-value ""10-00--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 148
Warning (10325): VHDL Choice warning at state_machine.vhd(151): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 151
Warning (10325): VHDL Choice warning at state_machine.vhd(156): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 156
Warning (10325): VHDL Choice warning at state_machine.vhd(167): ignored choice containing meta-value ""10---0-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 167
Warning (10325): VHDL Choice warning at state_machine.vhd(170): ignored choice containing meta-value ""10---1-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 170
Warning (10325): VHDL Choice warning at state_machine.vhd(175): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 175
Warning (10325): VHDL Choice warning at state_machine.vhd(180): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 180
Warning (10631): VHDL Process Statement warning at state_machine.vhd(22): inferring latch(es) for signal or variable "st", which holds its previous value in one or more paths through the process File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 22
Warning (10325): VHDL Choice warning at state_machine.vhd(204): ignored choice containing meta-value ""10-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 204
Warning (10325): VHDL Choice warning at state_machine.vhd(207): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 207
Warning (10325): VHDL Choice warning at state_machine.vhd(210): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 210
Warning (10325): VHDL Choice warning at state_machine.vhd(219): ignored choice containing meta-value ""10---0-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 219
Warning (10325): VHDL Choice warning at state_machine.vhd(222): ignored choice containing meta-value ""10---1-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 222
Warning (10325): VHDL Choice warning at state_machine.vhd(225): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 225
Warning (10325): VHDL Choice warning at state_machine.vhd(228): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 228
Warning (10325): VHDL Choice warning at state_machine.vhd(237): ignored choice containing meta-value ""10-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 237
Warning (10325): VHDL Choice warning at state_machine.vhd(240): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 240
Warning (10325): VHDL Choice warning at state_machine.vhd(243): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 243
Warning (10325): VHDL Choice warning at state_machine.vhd(252): ignored choice containing meta-value ""1001---"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 252
Warning (10325): VHDL Choice warning at state_machine.vhd(255): ignored choice containing meta-value ""10-01--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 255
Warning (10325): VHDL Choice warning at state_machine.vhd(260): ignored choice containing meta-value ""10-00--"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 260
Warning (10325): VHDL Choice warning at state_machine.vhd(265): ignored choice containing meta-value ""1011---"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 265
Warning (10325): VHDL Choice warning at state_machine.vhd(268): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 268
Warning (10325): VHDL Choice warning at state_machine.vhd(271): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 271
Warning (10325): VHDL Choice warning at state_machine.vhd(280): ignored choice containing meta-value ""0----0-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 280
Warning (10325): VHDL Choice warning at state_machine.vhd(283): ignored choice containing meta-value ""11---0-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 283
Warning (10325): VHDL Choice warning at state_machine.vhd(286): ignored choice containing meta-value ""0----1-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 286
Warning (10325): VHDL Choice warning at state_machine.vhd(291): ignored choice containing meta-value ""10-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 291
Warning (10325): VHDL Choice warning at state_machine.vhd(296): ignored choice containing meta-value ""11---1-"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 296
Warning (10325): VHDL Choice warning at state_machine.vhd(305): ignored choice containing meta-value ""11-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 305
Warning (10325): VHDL Choice warning at state_machine.vhd(308): ignored choice containing meta-value ""10-----"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 308
Warning (10325): VHDL Choice warning at state_machine.vhd(313): ignored choice containing meta-value ""0------"" File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 313
Warning (10631): VHDL Process Statement warning at state_machine.vhd(194): inferring latch(es) for signal or variable "st", which holds its previous value in one or more paths through the process File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Warning (10873): Using initial value X (don't care) for net "y" at state_machine.vhd(11) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 11
Info (10041): Inferred latch for "st.st12" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st11" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st10" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st9" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st8" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st7" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st6" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st5" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st4" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st3" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st2" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st1" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Info (10041): Inferred latch for "st.st0" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st0" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10029): Constant driver at state_machine.vhd(22) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 22
Error (10028): Can't resolve multiple constant drivers for net "st.st1" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st2" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st3" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st4" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st5" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st6" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st7" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st8" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st9" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st10" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st11" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (10028): Can't resolve multiple constant drivers for net "st.st12" at state_machine.vhd(194) File: C:/vhdl_projects/testing_final_project_synth/state_machine.vhd Line: 194
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 58 warnings
    Error: Peak virtual memory: 4778 megabytes
    Error: Processing ended: Sun May 12 18:46:51 2024
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:07


