(DELAYFILE
  (SDFVERSION  "OVI 3.0")
  (DESIGN      "fpga_top")
  (DATE        "Wed Dec 18 01:59:00 CET 2024")
  (VENDOR      "Cadence, Inc.")
  (PROGRAM     "Genus(TM) Synthesis Solution")
  (VERSION     "22.13-s093_1")
  (DIVIDER     .)
  (VOLTAGE     ::1.98)
  (PROCESS     "::1.0")
  (TEMPERATURE ::0.0)
  (TIMESCALE   1ns)
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_top_1__2_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_right_2__1_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_bottom_1__0_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__4.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__5.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__6.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKINVX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.007) (::0.007))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_io_left_0__1_.logical_tile_io_mode_io__7.logical_tile_io_mode_physical__iopad_0.GPIO_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.069) (::0.100))
          (IOPATH B Y (::0.068) (::0.100))
          (COND (A&~B) (IOPATH S0 Y (::0.080) (::0.098)))
          (COND (~A&B) (IOPATH S0 Y (::0.054) (::0.076)))
          (IOPATH S0 Y (::0.080) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.075) (::0.106))
          (IOPATH B Y (::0.074) (::0.106))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.082)))
          (IOPATH S0 Y (::0.087) (::0.082))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g121)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.096))
          (IOPATH B Y (::0.063) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.084) (::0.097)))
          (COND (~A&B) (IOPATH S0 Y (::0.055) (::0.076)))
          (IOPATH S0 Y (::0.084) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.097))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.050) (::0.078))
          (IOPATH B Y (::0.040) (::0.060))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.080))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.124))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.229) (::0.206))
          (IOPATH B Y (::0.219) (::0.186))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.069) (::0.099))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.228) (::0.205))
          (IOPATH B Y (::0.218) (::0.186))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.240) (::0.212))
          (IOPATH B Y (::0.230) (::0.193))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.240) (::0.212))
          (IOPATH B Y (::0.230) (::0.193))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.230) (::0.206))
          (IOPATH B Y (::0.220) (::0.187))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.234) (::0.209))
          (IOPATH B Y (::0.224) (::0.190))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.251) (::0.220))
          (IOPATH B Y (::0.241) (::0.200))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.252) (::0.220))
          (IOPATH B Y (::0.242) (::0.201))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.232) (::0.207))
          (IOPATH B Y (::0.222) (::0.188))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.233) (::0.208))
          (IOPATH B Y (::0.223) (::0.189))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.260) (::0.226))
          (IOPATH B Y (::0.250) (::0.206))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.259) (::0.224))
          (IOPATH B Y (::0.249) (::0.205))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.236) (::0.210))
          (IOPATH B Y (::0.226) (::0.191))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.237) (::0.211))
          (IOPATH B Y (::0.227) (::0.192))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.256) (::0.223))
          (IOPATH B Y (::0.246) (::0.204))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.257) (::0.224))
          (IOPATH B Y (::0.247) (::0.204))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.069) (::0.100))
          (IOPATH B Y (::0.068) (::0.100))
          (COND (A&~B) (IOPATH S0 Y (::0.080) (::0.098)))
          (COND (~A&B) (IOPATH S0 Y (::0.054) (::0.076)))
          (IOPATH S0 Y (::0.080) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.075) (::0.106))
          (IOPATH B Y (::0.074) (::0.106))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.082)))
          (IOPATH S0 Y (::0.087) (::0.082))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g121)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.096))
          (IOPATH B Y (::0.063) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.084) (::0.097)))
          (COND (~A&B) (IOPATH S0 Y (::0.055) (::0.076)))
          (IOPATH S0 Y (::0.084) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.097))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.050) (::0.078))
          (IOPATH B Y (::0.040) (::0.060))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.080))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.124))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.302) (::0.252))
          (IOPATH B Y (::0.292) (::0.233))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.069) (::0.099))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.301) (::0.251))
          (IOPATH B Y (::0.291) (::0.232))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_8.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.INVX1_66_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.026) (::0.019))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.066) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.102)))
          (COND (~A&B) (IOPATH S0 Y (::0.059) (::0.081)))
          (IOPATH S0 Y (::0.088) (::0.081))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.118) (::0.107)))
          (COND (~A&B) (IOPATH S0 Y (::0.084) (::0.118)))
          (IOPATH S0 Y (::0.140) (::0.147))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.064) (::0.095))
          (IOPATH B Y (::0.064) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g98)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g106)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g108)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g110)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g112)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g113)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g115)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g117)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g118)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g119)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.108))
          (IOPATH B Y (::0.076) (::0.108))
          (COND (A&~B) (IOPATH S0 Y (::0.088) (::0.106)))
          (COND (~A&B) (IOPATH S0 Y (::0.061) (::0.084)))
          (IOPATH S0 Y (::0.088) (::0.084))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.025) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.frac_lut6_mux_0_.g120)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.079) (::0.110))
          (IOPATH B Y (::0.078) (::0.110))
          (COND (A&~B) (IOPATH S0 Y (::0.090) (::0.108)))
          (COND (~A&B) (IOPATH S0 Y (::0.063) (::0.086)))
          (IOPATH S0 Y (::0.090) (::0.086))
        )
     )
  )
  (CELL
     (CELLTYPE "OR2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.OR2X1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.048) (::0.085))
          (IOPATH B Y (::0.044) (::0.079))
        )
     )
  )
  (CELL
     (CELLTYPE "BUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_0_.BUFX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.232) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_6_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_7_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_8_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_9_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_10_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_11_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_12_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_13_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_14_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_15_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_16_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_17_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_18_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_19_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_20_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_21_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_22_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_23_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_24_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_25_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_26_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_27_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_28_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_29_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_30_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_31_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_32_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_33_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_34_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_35_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_36_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_37_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_38_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_39_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_40_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_41_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_42_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_43_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_44_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_45_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_46_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_47_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_48_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_49_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_50_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_51_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_52_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_53_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_54_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_55_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_56_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_57_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_58_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_59_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_60_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_61_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_62_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_63_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0.frac_lut6_DFFRX1_mem.DFFRX1_64_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.018) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.024) (::0.017))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.060) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mux_frac_logic_out_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.mem_frac_logic_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.071))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.116))
     )
  )
  (CELL
     (CELLTYPE "DFFSRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.DFFSRX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT RN (::0.000))
          (PORT SN (::0.000))
          (PORT CK (::0.000))
          (PORT D (::0.000))
          (IOPATH RN Q () (::0.190))
          (IOPATH SN Q (::0.152) (::0.156))
          (COND (~CK&~D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&SN) (IOPATH RN Q () (::0.177)))
          (IOPATH CK Q (::0.152) (::0.165))
          (COND (~CK&D&SN) (IOPATH RN Q () (::0.177)))
          (COND (CK&RN) (IOPATH SN Q (::0.148) ()))
          (COND (~CK&D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&~RN) (IOPATH SN Q (::0.152) (::0.156)))
          (COND (~CK&D&~RN) (IOPATH SN Q (::0.172) (::0.146)))
          (COND (~CK&~D&RN) (IOPATH SN Q (::0.166) ()))
          (COND (CK&SN) (IOPATH RN Q () (::0.190)))
          (IOPATH RN QN (::0.215) ())
          (IOPATH SN QN (::0.181) (::0.176))
          (COND (~CK&~D&~RN) (IOPATH SN QN (::0.171) (::0.195)))
          (COND (~CK&~D&SN) (IOPATH RN QN (::0.202) ()))
          (IOPATH CK QN (::0.190) (::0.176))
          (COND (~CK&D&SN) (IOPATH RN QN (::0.202) ()))
          (COND (CK&RN) (IOPATH SN QN () (::0.171)))
          (COND (~CK&D&RN) (IOPATH SN QN () (::0.188)))
          (COND (CK&~RN) (IOPATH SN QN (::0.181) (::0.176)))
          (COND (~CK&D&~RN) (IOPATH SN QN (::0.171) (::0.196)))
          (COND (~CK&~D&RN) (IOPATH SN QN () (::0.189)))
          (COND (CK&SN) (IOPATH RN QN (::0.215) ()))
        )
     )
     (TIMINGCHECK
        (RECOVERY (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.109))
        (REMOVAL (posedge RN) (COND adacond_D_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge SN) (COND adacond_NOT_CK (posedge RN)) (::0.000))
        (HOLD (posedge SN) (COND adacond_CK (posedge RN)) (::0.000))
        (REMOVAL (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.034))
        (RECOVERY (posedge SN) (COND adacond_NOT_D_AND_RN (posedge CK)) (::0.000))
        (HOLD (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (HOLD (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.081))
        (SETUP (posedge D) (COND adacond_RN_AND_SN (posedge CK)) (::0.125))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.296) (::0.249))
          (IOPATH B Y (::0.286) (::0.229))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.070) (::0.100))
          (IOPATH B Y (::0.065) (::0.096))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mux_fabric_out_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.296) (::0.249))
          (IOPATH B Y (::0.286) (::0.229))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_9.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.mem_fabric_out_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_0.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_1.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_2.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_3.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_4.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_0_in_5.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_0.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_1.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_2.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_3.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_4.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_1_in_5.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_0.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_1.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_2.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_52_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_53_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_3.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_4.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_2_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g80)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g82)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_0.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g80)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g82)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_1.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g80)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g82)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_2.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g80)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g82)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_3.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g80)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g82)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_4.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_3_in_5.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_0.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_1.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_2.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_42_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_43_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_46_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_47_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_50_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_51_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_3.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_4.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_4_in_5.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g76)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g78)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g88)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g90)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_0.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g76)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g78)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g88)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g90)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_1.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g76)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g78)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g88)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g90)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_2.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g76)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g78)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g88)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g90)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_3.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g63)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g76)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g77)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g78)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g79)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g81)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g83)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g85)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g88)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g90)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_4.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g61)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_5_in_5.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_0.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_1.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_2.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_54_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_55_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_3.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_59_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_4.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_6_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_0.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_1.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_2.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_3.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_58_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.063) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g69)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g71)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g73)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_4.g75)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_7_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_0.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_1.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_2.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_3.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_18_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_19_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_9_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_4.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.095))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g7)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g9)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g11)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g13)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g15)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g17)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g19)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g21)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g23)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g27)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g29)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g31)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g33)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g43)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g45)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g47)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g49)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g51)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g53)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g55)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g57)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g70)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g72)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g74)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g76)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g78)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g80)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g82)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g84)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g86)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g87)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g89)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g91)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g93)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g95)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g96)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g97)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g99)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g100)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g101)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g102)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g103)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_8_in_5.g104)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_0.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.204) (::0.136))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_1.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.111) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_2.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.065) (::0.045))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_3.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_56_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_57_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.041) (::0.030))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g39)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g40)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g41)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g42)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g44)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g46)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g48)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g50)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g52)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g54)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g56)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g58)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g59)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g60)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g62)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g64)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g65)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g66)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g67)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_4.g68)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_2_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_3_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_4_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_5_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_6_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_7_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_8_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_9_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_10_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_11_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_14_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_15_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_16_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_17_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_40_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_41_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_42_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_43_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_44_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_45_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_46_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_47_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_48_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_49_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_50_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_51_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_52_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_53_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_54_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_55_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_56_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_57_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_58_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_59_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.INVX1_60_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_8_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_20_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_21_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_22_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_23_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_24_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_25_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_26_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_27_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l1_in_28_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_4_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_10_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_11_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_12_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_13_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_14_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l2_in_15_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_5_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_6_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l3_in_7_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l4_in_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l5_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l5_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.mux_l6_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g8)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g10)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g12)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g14)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g16)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g18)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g20)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g22)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g24)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g25)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g26)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g28)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g30)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g32)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g34)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.062) (::0.093))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g35)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g36)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g37)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mux_fle_9_in_5.g38)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.066) (::0.097))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_0_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_1_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_2_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_3_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_4_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_5_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_6_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_7_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_8_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_0.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_1.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_2.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_3.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_4.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1_3_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1_4_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.mem_fle_9_in_5.DFFRX1_5_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3174)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3175)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3176)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3177)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3178)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3179)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3180)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3181)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3182)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3183)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3184)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3185)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3186)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3187)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3188)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3189)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3190)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3191)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3192)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3193)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3194)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3195)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3196)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3197)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3198)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3199)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3200)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3201)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3202)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3203)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3204)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3205)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3206)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3207)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3208)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3209)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3210)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3211)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3212)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3213)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3214)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3215)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3216)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3217)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3218)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3219)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3220)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3221)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3222)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3223)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3224)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3225)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3226)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3227)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3228)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3229)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3230)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3231)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3232)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3233)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3234)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3235)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3236)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3237)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3238)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3239)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3240)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3241)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3242)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3243)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3244)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3245)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3246)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3247)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3248)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3249)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3250)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3251)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3252)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3253)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3254)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3255)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3256)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3257)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3258)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3259)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3260)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3261)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3262)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3263)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3264)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3265)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3266)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3267)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3268)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3269)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3270)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3271)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3272)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3273)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3274)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3275)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3276)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3277)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3278)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3279)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3280)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3281)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3282)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3283)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3284)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3285)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3286)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3287)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3288)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3289)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3290)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3291)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3292)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3293)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3294)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3295)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3296)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3297)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3298)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3299)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3300)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3301)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3302)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3303)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3304)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3305)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3306)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3307)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3308)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3309)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3310)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3311)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3312)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3313)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3314)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3315)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3316)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3317)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3318)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3319)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3320)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3321)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3322)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3323)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3324)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3325)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3326)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3327)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3328)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3329)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3330)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3331)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3332)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3333)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3334)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3335)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3336)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3337)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3338)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3339)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3340)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3341)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3342)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3343)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3344)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3345)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3346)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3347)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3348)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3349)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3350)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3351)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3352)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3353)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3354)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3355)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3356)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3357)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3358)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3359)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3360)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3361)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3362)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3363)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3364)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3365)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3366)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3367)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3368)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3369)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3370)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3371)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3372)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3373)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3374)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3375)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3376)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3377)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3378)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3379)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3380)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3381)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3382)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3383)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3384)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3385)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3386)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3387)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3388)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3389)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3390)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3391)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3392)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3393)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3394)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3395)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3396)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3397)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3398)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3399)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3400)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3401)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3402)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3403)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3404)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3405)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3406)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3407)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3408)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3409)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3410)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3411)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3412)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3413)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3414)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3415)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3416)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3417)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3418)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3419)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3420)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3421)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3422)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3423)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3424)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3425)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3426)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3427)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3428)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3429)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3430)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3431)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3432)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3433)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3434)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3435)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3436)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3437)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3438)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3439)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3440)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3441)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3442)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3443)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3444)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3445)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3446)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3447)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3448)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3449)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3450)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3451)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3452)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3453)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3454)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3455)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3456)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3457)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3458)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3459)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3460)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3461)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3462)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3463)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3464)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3465)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3466)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3467)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3468)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3469)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3470)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3471)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3472)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3473)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3474)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3475)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3476)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3477)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3478)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3479)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3480)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3481)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3482)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3483)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3484)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3485)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3486)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3487)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3488)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3489)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3490)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3491)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3492)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3493)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3494)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3495)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3496)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3497)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3498)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3499)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3500)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3501)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3502)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3503)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3504)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3505)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3506)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3507)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3508)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3509)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3510)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3511)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3512)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3513)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3514)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3515)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3516)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3517)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3518)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3519)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3520)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3521)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3522)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3523)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3524)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3525)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3526)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3527)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3528)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3529)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3530)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3531)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3532)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3533)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3534)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3535)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3536)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3537)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3538)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3539)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3540)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3541)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3542)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3543)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3544)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3545)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3546)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3547)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3548)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3549)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3550)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3551)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3552)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3553)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3554)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3555)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3556)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3557)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3558)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3559)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3560)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3561)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3562)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3563)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3564)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3565)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3566)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3567)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3568)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3569)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3570)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3571)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3572)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3573)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3574)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3575)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3576)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3577)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3578)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3579)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3580)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3581)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3582)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3583)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3584)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3585)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3586)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3587)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3588)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3589)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3590)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3591)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3592)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3593)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3594)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3595)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3596)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3597)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3598)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3599)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3600)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3601)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3602)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3603)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3604)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3605)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3606)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3607)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3608)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3609)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3610)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3611)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3612)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3613)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3614)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3615)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3616)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3617)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3618)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3619)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3620)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3621)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3622)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3623)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3624)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3625)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3626)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3627)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3628)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3629)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3630)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3631)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3632)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3633)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3634)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3635)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3636)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3637)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3638)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3639)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3640)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3641)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3642)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3643)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3644)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3645)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3646)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3647)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3648)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3649)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3650)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3651)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3652)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3653)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3654)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3655)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3656)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3657)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3658)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3659)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3660)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3661)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3662)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3663)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3664)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3665)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3666)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3667)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3668)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3669)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3670)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3671)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3672)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3673)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3674)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3675)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3676)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3677)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3678)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3679)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3680)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3681)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3682)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3683)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3684)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3685)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3686)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3687)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3688)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3689)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3690)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3691)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3692)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3693)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3694)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3695)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3696)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3697)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3698)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3699)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3700)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3701)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3702)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3703)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3704)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3705)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3706)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3707)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3708)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3709)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3710)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3711)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3712)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3713)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3714)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3715)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3716)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3717)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3718)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3719)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3720)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3721)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3722)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3723)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3724)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3725)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3726)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3727)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3728)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3729)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3730)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3731)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3732)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3733)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3734)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3735)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3736)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3737)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3738)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3739)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3740)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3741)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3742)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3743)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3744)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3745)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3746)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3747)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3748)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3749)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3750)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3751)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3752)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3753)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3754)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3755)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3756)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3757)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3758)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3759)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3760)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3761)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3762)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3763)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3764)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3765)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3766)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3767)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3768)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3769)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3770)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3771)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3772)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3773)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3774)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3775)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3776)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3777)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3778)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3779)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3780)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3781)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3782)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3783)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3784)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3785)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3786)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3787)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3788)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3789)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3790)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3791)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3792)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3793)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3794)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3795)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3796)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3797)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3798)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3799)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3800)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3801)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3802)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3803)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3804)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3805)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3806)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3807)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3808)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3809)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3810)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3811)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3812)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3813)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3814)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3815)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3816)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3817)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3818)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3819)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3820)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3821)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3822)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3823)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3824)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3825)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3826)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3827)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3828)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3829)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3830)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3831)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3832)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3833)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3834)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3835)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3836)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3837)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3838)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3839)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3840)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3841)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3842)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3843)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3844)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3845)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3846)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3847)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3848)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3849)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3850)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3851)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3852)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3853)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3854)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3855)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3856)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3857)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3858)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3859)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3860)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3861)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3862)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3863)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3864)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3865)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3866)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3867)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3868)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3869)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3870)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3871)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3872)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3873)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3874)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3875)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3876)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3877)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3878)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3879)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3880)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3881)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3882)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3883)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3884)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3885)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3886)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3887)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3888)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3889)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3890)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3891)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3892)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3893)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3894)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3895)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3896)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3897)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3898)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3899)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3900)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3901)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3902)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3903)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3904)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3905)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3906)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3907)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3908)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3909)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3910)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3911)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3912)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3913)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3914)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3915)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3916)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3917)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3918)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3919)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3920)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3921)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3922)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3923)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3924)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3925)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3926)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3927)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3928)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3929)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3930)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3931)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3932)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3933)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3934)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3935)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3936)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3937)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3938)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3939)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3940)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3941)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3942)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3943)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3944)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3945)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3946)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3947)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3948)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3949)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3950)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3951)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3952)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3953)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3954)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3955)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3956)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3957)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3958)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3959)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3960)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3961)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3962)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3963)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3964)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3965)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3966)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3967)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3968)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3969)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3970)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3971)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3972)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3973)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3974)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3975)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3976)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3977)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3978)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3979)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3980)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3981)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3982)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3983)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3984)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3985)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3986)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3987)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3988)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3989)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3990)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3991)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3992)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3993)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3994)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3995)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3996)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3997)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3998)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker3999)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4000)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4001)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4002)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4003)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4004)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4005)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4006)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4007)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4008)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4009)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4010)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4011)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4012)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4013)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4014)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4015)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4016)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4017)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4018)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4019)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4020)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4021)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4022)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4023)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4024)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4025)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4026)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4027)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4028)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4029)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4030)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4031)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4032)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4033)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4034)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4035)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4036)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4037)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4038)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4039)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4040)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4041)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4042)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4043)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4044)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4045)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4046)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4047)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4048)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4049)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4050)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4051)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4052)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4053)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4054)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4055)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4056)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4057)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4058)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4059)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4060)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4061)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4062)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4063)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4064)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4065)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4066)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4067)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4068)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4069)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4070)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4071)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4072)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4073)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4074)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4075)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4076)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4077)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4078)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4079)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4080)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4081)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4082)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4083)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4084)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4085)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4086)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4087)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4088)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4089)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4090)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4091)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4092)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4093)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4094)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4095)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4096)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4097)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4098)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4099)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4100)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4101)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4102)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4103)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4104)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4105)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4106)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4107)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4108)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4109)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4110)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4111)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4112)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4113)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4114)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4115)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4116)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4117)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4118)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4119)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4120)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4121)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4122)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4123)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4124)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4125)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4126)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4127)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4128)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4129)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4130)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4131)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4132)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4133)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4134)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4135)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4136)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4137)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4138)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4139)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4140)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4141)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4142)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4143)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4144)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4145)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4146)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4147)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4148)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4149)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4150)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4151)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4152)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4153)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4154)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4155)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4156)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4157)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4158)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4159)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4160)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4161)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4162)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4163)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4164)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4165)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4166)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4167)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4168)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4169)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4170)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4171)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4172)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4173)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4174)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4175)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4176)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4177)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4178)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4179)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4180)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4181)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4182)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4183)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4184)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4185)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4186)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4187)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4188)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4189)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4190)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4191)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4192)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4193)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4194)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4195)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4196)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4197)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4198)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4199)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4200)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4201)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4202)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4203)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4204)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4205)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4206)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4207)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4208)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4209)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4210)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4211)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4212)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4213)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4214)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4215)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4216)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4217)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4218)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4219)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4220)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4221)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4222)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4223)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4224)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4225)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4226)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4227)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4228)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4229)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4230)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4231)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4232)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4233)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4234)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4235)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4236)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4237)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4238)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4239)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4240)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4241)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4242)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4243)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4244)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4245)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4246)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4247)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4248)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4249)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4250)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4251)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4252)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4253)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4254)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4255)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4256)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4257)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4258)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4259)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4260)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4261)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4262)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4263)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4264)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4265)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4266)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4267)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4268)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4269)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4270)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4271)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4272)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4273)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4274)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4275)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4276)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4277)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4278)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4279)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4280)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4281)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4282)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4283)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4284)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4285)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4286)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4287)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4288)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4289)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4290)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4291)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4292)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4293)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4294)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4295)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4296)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4297)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4298)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4299)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4300)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4301)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4302)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4303)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4304)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4305)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4306)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4307)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4308)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4309)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4310)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4311)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4312)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4313)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4314)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4315)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4316)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4317)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4318)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4319)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4320)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4321)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4322)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4323)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4324)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4325)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4326)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4327)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4328)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4329)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4330)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4331)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4332)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4333)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4334)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4335)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4336)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4337)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4338)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4339)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4340)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4341)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4342)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4343)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4344)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4345)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4346)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4347)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4348)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4349)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4350)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4351)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4352)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4353)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4354)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4355)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4356)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4357)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4358)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4359)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4360)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4361)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4362)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4363)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4364)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4365)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4366)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4367)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4368)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4369)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4370)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4371)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4372)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4373)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4374)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4375)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4376)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4377)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4378)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4379)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4380)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4381)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4382)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4383)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4384)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4385)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4386)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4387)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4388)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4389)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4390)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4391)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4392)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4393)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4394)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4395)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4396)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4397)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4398)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4399)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4400)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4401)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4402)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4403)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4404)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4405)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4406)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4407)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4408)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4409)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4410)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4411)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4412)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4413)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4414)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4415)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4416)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4417)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4418)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4419)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4420)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4421)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4422)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4423)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4424)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4425)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4426)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4427)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4428)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4429)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4430)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4431)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4432)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4433)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4434)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4435)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4436)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4437)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4438)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4439)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4440)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4441)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4442)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4443)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4444)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4445)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4446)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4447)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4448)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4449)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4450)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4451)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4452)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4453)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4454)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4455)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4456)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4457)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4458)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4459)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4460)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4461)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4462)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4463)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4464)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4465)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4466)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4467)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4468)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4469)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4470)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4471)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4472)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4473)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4474)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4475)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4476)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4477)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4478)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4479)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4480)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4481)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4482)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4483)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4484)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4485)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4486)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4487)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4488)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4489)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4490)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4491)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4492)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4493)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4494)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4495)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4496)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4497)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4498)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4499)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4500)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4501)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4502)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4503)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4504)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4505)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4506)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4507)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4508)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4509)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4510)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4511)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4512)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4513)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4514)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4515)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4516)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4517)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4518)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4519)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4520)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4521)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4522)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4523)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4524)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4525)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4526)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4527)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4528)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4529)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4530)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4531)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4532)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4533)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4534)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4535)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4536)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4537)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4538)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4539)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4540)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4541)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4542)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4543)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4544)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4545)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4546)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4547)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4548)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4549)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4550)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4551)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4552)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4553)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4554)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4555)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4556)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4557)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4558)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4559)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4560)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4561)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4562)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4563)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4564)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4565)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4566)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4567)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4568)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4569)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4570)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4571)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4572)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4573)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4574)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4575)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4576)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4577)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4578)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4579)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4580)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4581)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4582)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4583)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4584)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4585)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4586)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4587)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4588)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4589)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4590)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4591)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4592)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4593)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4594)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4595)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4596)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4597)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4598)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4599)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4600)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4601)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4602)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4603)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4604)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4605)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4606)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4607)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4608)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4609)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4610)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4611)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4612)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4613)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4614)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4615)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4616)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4617)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4618)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4619)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4620)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4621)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4622)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4623)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4624)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4625)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4626)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4627)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4628)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4629)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4630)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4631)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4632)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4633)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4634)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4635)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4636)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4637)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4638)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4639)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4640)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4641)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4642)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4643)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4644)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4645)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4646)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4647)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4648)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4649)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4650)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4651)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4652)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4653)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4654)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4655)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4656)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4657)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4658)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4659)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4660)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4661)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4662)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4663)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4664)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4665)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4666)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4667)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4668)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4669)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4670)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4671)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4672)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4673)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4674)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4675)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4676)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4677)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4678)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4679)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4680)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4681)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4682)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4683)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4684)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4685)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4686)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4687)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4688)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4689)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4690)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4691)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4692)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4693)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4694)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4695)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4696)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4697)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4698)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4699)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4700)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4701)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4702)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4703)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4704)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4705)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4706)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4707)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4708)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4709)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4710)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4711)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4712)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4713)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4714)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4715)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4716)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4717)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4718)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4719)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4720)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4721)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4722)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4723)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4724)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4725)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4726)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4727)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4728)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4729)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4730)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4731)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4732)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4733)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4734)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4735)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4736)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4737)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4738)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4739)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4740)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4741)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4742)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4743)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4744)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4745)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4746)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4747)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4748)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4749)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4750)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4751)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4752)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4753)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4754)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4755)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4756)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4757)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4758)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4759)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4760)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4761)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4762)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4763)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4764)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4765)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4766)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4767)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4768)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4769)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4770)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4771)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4772)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4773)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4774)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4775)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4776)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4777)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4778)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4779)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4780)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4781)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4782)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4783)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4784)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4785)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4786)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4787)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4788)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4789)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4790)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4791)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4792)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4793)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4794)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4795)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4796)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4797)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4798)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4799)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4800)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4801)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4802)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4803)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4804)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4805)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4806)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4807)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4808)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4809)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4810)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4811)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4812)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4813)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4814)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4815)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4816)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4817)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4818)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4819)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4820)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4821)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4822)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4823)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4824)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4825)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4826)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4827)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4828)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4829)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4830)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4831)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4832)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4833)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4834)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4835)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4836)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4837)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4838)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4839)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4840)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4841)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4842)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4843)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4844)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4845)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4846)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4847)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4848)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4849)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4850)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4851)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4852)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4853)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4854)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4855)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4856)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4857)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4858)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4859)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4860)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4861)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4862)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4863)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4864)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4865)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4866)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4867)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4868)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4869)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4870)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4871)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4872)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4873)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4874)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4875)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4876)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4877)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4878)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4879)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4880)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4881)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4882)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4883)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4884)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4885)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4886)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4887)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4888)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4889)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4890)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4891)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4892)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4893)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4894)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4895)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4896)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4897)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4898)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4899)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4900)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4901)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4902)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4903)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4904)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4905)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4906)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4907)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4908)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4909)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4910)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4911)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4912)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4913)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4914)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4915)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4916)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4917)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4918)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4919)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4920)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4921)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4922)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4923)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4924)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4925)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4926)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4927)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4928)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4929)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4930)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4931)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4932)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4933)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4934)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4935)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4936)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4937)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4938)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4939)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4940)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4941)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4942)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4943)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4944)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4945)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4946)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4947)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4948)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4949)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4950)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4951)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4952)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4953)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4954)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4955)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4956)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4957)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4958)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4959)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4960)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4961)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4962)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4963)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4964)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4965)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4966)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4967)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4968)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4969)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4970)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4971)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4972)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4973)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4974)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4975)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4976)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4977)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4978)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4979)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4980)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4981)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4982)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4983)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4984)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4985)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4986)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4987)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4988)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4989)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4990)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4991)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4992)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4993)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4994)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4995)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4996)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4997)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4998)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker4999)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5000)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5001)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5002)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5003)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5004)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5005)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5006)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5007)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5008)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5009)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5010)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5011)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5012)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5013)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5014)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5015)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5016)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5017)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5018)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5019)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5020)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5021)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5022)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5023)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5024)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5025)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5026)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5027)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5028)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5029)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5030)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5031)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5032)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5033)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5034)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5035)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5036)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5037)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5038)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5039)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5040)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5041)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5042)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5043)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5044)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5045)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5046)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5047)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5048)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5049)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5050)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5051)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5052)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5053)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5054)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5055)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5056)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5057)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5058)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5059)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5060)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5061)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5062)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5063)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5064)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5065)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5066)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5067)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5068)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5069)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5070)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5071)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5072)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5073)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5074)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5075)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5076)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5077)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5078)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5079)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5080)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5081)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5082)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5083)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5084)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5085)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5086)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5087)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5088)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5089)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5090)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5091)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5092)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5093)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5094)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5095)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5096)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5097)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5098)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5099)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5100)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5101)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5102)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5103)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5104)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5105)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5106)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5107)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5108)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5109)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5110)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5111)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5112)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5113)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5114)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5115)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5116)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5117)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5118)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5119)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5120)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5121)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5122)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5123)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5124)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5125)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5126)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5127)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5128)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5129)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5130)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5131)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5132)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5133)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5134)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5135)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5136)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5137)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5138)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5139)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5140)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5141)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5142)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5143)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5144)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5145)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5146)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5147)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5148)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5149)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5150)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5151)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5152)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5153)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5154)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5155)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5156)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5157)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5158)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5159)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5160)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5161)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5162)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5163)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5164)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5165)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5166)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5167)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5168)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5169)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5170)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5171)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5172)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5173)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5174)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5175)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5176)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5177)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5178)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5179)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5180)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5181)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5182)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5183)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5184)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5185)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5186)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5187)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5188)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5189)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5190)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5191)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5192)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5193)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5194)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5195)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5196)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5197)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5198)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5199)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5200)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5201)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5202)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5203)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5204)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5205)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5206)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5207)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5208)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5209)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5210)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5211)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5212)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5213)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5214)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5215)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5216)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5217)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5218)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5219)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5220)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5221)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5222)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5223)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5224)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5225)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5226)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5227)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5228)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5229)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5230)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5231)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5232)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5233)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5234)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5235)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5236)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5237)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5238)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5239)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5240)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5241)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5242)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5243)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5244)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5245)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5246)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5247)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5248)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5249)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5250)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5251)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5252)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5253)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5254)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5255)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5256)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5257)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5258)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5259)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5260)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5261)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5262)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5263)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5264)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5265)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5266)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5267)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5268)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5269)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5270)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5271)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5272)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5273)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5274)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5275)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5276)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5277)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5278)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5279)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5280)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5281)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5282)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5283)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5284)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5285)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5286)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5287)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5288)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5289)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5290)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5291)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5292)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5293)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5294)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5295)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5296)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5297)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5298)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5299)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5300)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5301)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5302)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5303)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5304)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5305)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5306)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5307)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5308)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5309)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5310)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5311)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5312)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5313)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5314)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5315)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5316)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5317)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5318)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5319)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5320)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5321)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5322)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5323)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5324)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5325)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5326)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5327)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5328)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5329)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5330)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5331)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5332)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5333)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5334)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5335)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5336)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5337)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5338)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5339)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5340)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5341)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5342)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5343)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5344)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5345)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5346)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5347)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5348)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5349)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5350)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5351)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5352)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5353)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5354)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5355)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5356)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5357)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5358)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5359)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5360)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5361)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5362)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5363)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5364)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5365)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5366)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5367)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5368)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5369)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5370)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5371)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5372)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5373)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5374)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5375)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5376)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5377)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5378)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5379)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5380)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5381)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5382)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5383)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5384)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5385)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5386)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5387)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5388)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5389)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5390)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5391)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5392)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5393)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5394)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5395)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5396)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5397)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5398)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5399)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5400)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5401)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5402)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5403)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5404)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5405)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5406)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5407)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5408)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5409)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5410)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5411)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5412)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5413)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5414)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5415)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5416)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5417)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5418)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5419)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5420)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5421)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5422)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5423)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5424)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5425)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5426)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5427)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5428)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5429)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5430)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5431)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5432)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5433)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5434)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5435)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5436)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5437)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5438)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5439)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5440)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5441)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5442)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5443)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5444)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5445)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5446)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5447)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5448)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5449)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5450)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5451)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5452)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5453)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5454)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5455)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5456)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5457)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5458)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5459)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5460)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5461)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5462)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5463)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5464)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5465)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5466)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5467)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5468)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5469)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5470)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5471)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5472)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5473)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5474)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5475)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5476)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5477)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5478)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5479)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5480)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5481)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5482)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5483)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5484)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5485)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5486)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5487)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5488)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5489)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5490)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5491)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5492)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5493)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5494)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5495)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5496)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5497)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5498)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5499)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5500)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5501)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5502)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5503)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5504)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5505)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5506)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5507)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5508)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5509)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5510)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5511)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5512)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5513)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5514)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5515)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5516)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5517)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5518)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5519)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5520)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5521)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5522)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5523)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5524)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5525)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5526)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5527)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5528)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5529)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5530)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5531)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5532)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5533)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5534)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5535)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5536)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5537)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5538)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5539)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5540)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5541)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5542)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5543)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5544)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5545)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5546)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5547)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5548)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5549)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5550)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5551)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5552)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5553)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5554)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5555)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5556)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5557)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5558)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5559)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5560)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5561)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5562)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5563)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5564)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5565)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5566)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5567)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5568)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5569)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5570)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5571)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5572)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5573)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5574)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5575)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5576)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5577)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5578)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5579)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5580)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5581)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5582)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5583)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5584)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5585)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5586)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5587)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5588)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5589)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5590)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5591)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5592)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5593)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5594)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5595)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5596)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5597)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5598)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5599)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5600)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5601)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5602)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5603)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5604)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5605)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5606)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5607)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5608)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5609)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5610)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5611)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5612)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5613)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5614)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5615)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5616)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5617)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5618)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5619)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5620)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5621)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5622)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5623)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5624)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5625)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5626)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5627)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5628)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5629)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5630)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5631)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5632)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5633)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5634)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5635)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5636)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5637)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5638)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5639)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5640)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5641)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5642)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5643)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5644)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5645)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5646)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5647)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5648)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5649)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5650)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5651)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5652)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5653)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5654)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5655)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5656)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5657)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5658)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5659)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5660)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5661)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5662)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5663)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5664)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5665)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5666)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5667)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5668)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5669)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5670)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5671)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5672)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5673)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5674)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5675)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5676)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5677)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5678)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5679)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5680)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5681)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5682)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5683)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5684)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5685)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5686)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5687)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5688)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5689)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5690)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5691)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5692)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5693)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5694)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5695)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5696)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5697)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5698)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5699)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5700)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5701)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5702)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5703)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5704)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5705)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5706)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5707)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5708)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5709)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5710)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5711)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5712)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5713)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5714)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5715)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5716)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5717)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5718)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5719)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5720)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5721)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5722)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5723)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5724)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5725)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5726)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5727)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5728)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5729)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5730)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5731)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5732)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5733)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5734)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5735)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5736)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5737)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5738)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5739)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5740)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5741)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5742)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5743)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5744)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5745)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5746)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5747)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5748)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5749)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5750)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5751)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5752)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5753)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5754)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5755)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5756)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5757)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5758)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5759)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5760)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5761)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5762)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5763)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5764)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5765)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5766)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5767)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5768)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5769)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5770)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5771)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5772)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5773)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5774)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5775)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5776)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5777)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5778)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5779)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5780)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5781)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5782)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5783)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5784)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5785)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5786)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5787)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5788)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5789)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5790)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5791)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5792)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5793)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5794)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5795)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5796)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5797)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5798)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5799)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5800)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5801)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5802)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5803)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5804)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5805)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5806)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5807)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5808)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5809)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5810)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5811)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5812)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5813)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5814)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5815)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5816)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5817)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5818)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5819)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5820)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5821)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5822)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5823)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5824)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5825)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5826)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5827)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5828)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5829)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5830)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5831)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5832)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5833)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5834)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5835)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5836)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5837)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5838)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5839)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5840)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5841)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5842)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5843)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5844)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5845)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5846)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5847)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5848)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5849)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5850)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5851)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5852)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5853)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5854)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5855)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5856)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5857)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5858)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5859)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5860)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5861)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5862)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5863)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5864)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5865)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5866)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5867)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5868)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5869)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5870)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5871)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5872)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5873)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5874)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5875)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5876)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5877)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5878)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5879)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5880)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5881)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5882)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5883)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5884)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5885)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5886)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5887)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5888)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5889)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5890)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5891)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5892)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5893)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5894)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5895)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5896)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5897)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5898)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5899)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5900)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5901)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5902)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5903)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5904)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5905)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5906)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5907)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5908)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5909)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5910)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5911)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5912)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5913)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5914)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5915)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5916)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5917)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5918)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5919)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5920)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5921)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5922)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5923)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5924)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5925)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5926)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5927)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5928)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5929)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5930)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5931)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5932)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5933)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5934)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5935)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5936)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5937)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5938)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5939)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5940)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5941)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5942)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5943)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5944)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5945)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5946)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5947)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5948)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5949)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5950)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5951)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5952)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5953)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5954)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5955)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5956)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5957)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5958)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5959)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5960)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5961)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5962)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5963)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5964)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5965)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5966)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5967)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5968)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5969)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5970)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5971)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5972)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5973)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5974)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5975)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5976)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5977)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5978)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5979)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5980)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5981)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5982)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5983)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5984)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5985)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5986)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5987)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5988)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5989)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5990)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5991)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5992)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5993)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5994)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5995)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5996)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5997)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5998)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker5999)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6000)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6001)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6002)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6003)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6004)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6005)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6006)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6007)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6008)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6009)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6010)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6011)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6012)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6013)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6014)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6015)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6016)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6017)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6018)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6019)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6020)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6021)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6022)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6023)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6024)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6025)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6026)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6027)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6028)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6029)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6030)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6031)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6032)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6033)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6034)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6035)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6036)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6037)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6038)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6039)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6040)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6041)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6042)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6043)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6044)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6045)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6046)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6047)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6048)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6049)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6050)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6051)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6052)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6053)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6054)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6055)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6056)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6057)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6058)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6059)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6060)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6061)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6062)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6063)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6064)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6065)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6066)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6067)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6068)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6069)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6070)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6071)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6072)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6073)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6074)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6075)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6076)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6077)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6078)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6079)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6080)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6081)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6082)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6083)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6084)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6085)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6086)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6087)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6088)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6089)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6090)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6091)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6092)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6093)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6094)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6095)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6096)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6097)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6098)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6099)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6100)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6101)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6102)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6103)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6104)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6105)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6106)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6107)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6108)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6109)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6110)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6111)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6112)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6113)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6114)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6115)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6116)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6117)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6118)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6119)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6120)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6121)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6122)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6123)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6124)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6125)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6126)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6127)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6128)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6129)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6130)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6131)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6132)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6133)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6134)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6135)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6136)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6137)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6138)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6139)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6140)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6141)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6142)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6143)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6144)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6145)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6146)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6147)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6148)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6149)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6150)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6151)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6152)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6153)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6154)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6155)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6156)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6157)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6158)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6159)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6160)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6161)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6162)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6163)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6164)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6165)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6166)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6167)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6168)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6169)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6170)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6171)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6172)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6173)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6174)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6175)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6176)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6177)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6178)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6179)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6180)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6181)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6182)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6183)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6184)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6185)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6186)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6187)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6188)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6189)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6190)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6191)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6192)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6193)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6194)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6195)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6196)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6197)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6198)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6199)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6200)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6201)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6202)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6203)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6204)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6205)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6206)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6207)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6208)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6209)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6210)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6211)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6212)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6213)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6214)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6215)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6216)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6217)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6218)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6219)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6220)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6221)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6222)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6223)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6224)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6225)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6226)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE grid_clb_1__1_.logical_tile_clb_mode_clb__0.cdn_loop_breaker6227)
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.114))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.070) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.080) (::0.111))
          (IOPATH B Y (::0.080) (::0.113))
          (COND (A&~B) (IOPATH S0 Y (::0.093) (::0.111)))
          (COND (~A&B) (IOPATH S0 Y (::0.066) (::0.089)))
          (IOPATH S0 Y (::0.093) (::0.089))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.080) (::0.111))
          (IOPATH B Y (::0.080) (::0.113))
          (COND (A&~B) (IOPATH S0 Y (::0.093) (::0.111)))
          (COND (~A&B) (IOPATH S0 Y (::0.066) (::0.089)))
          (IOPATH S0 Y (::0.093) (::0.089))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.114))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.070) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.114))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.069) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.114))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.069) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN (posedge CK)) (::0.047))
        (SETUP (posedge D) (COND adacond_RN (posedge CK)) (::0.048))
        (HOLD (negedge D) (COND adacond_RN (posedge CK)) (::0.003))
        (HOLD (posedge D) (COND adacond_RN (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.053) (::0.082))
          (IOPATH B Y (::0.043) (::0.064))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_8.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.053) (::0.082))
          (IOPATH B Y (::0.043) (::0.064))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_10.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.063) (::0.091))
          (IOPATH B Y (::0.053) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_12.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.065) (::0.093))
          (IOPATH B Y (::0.055) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_14.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_14.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.065) (::0.093))
          (IOPATH B Y (::0.055) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_16.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_16.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.089))
          (IOPATH B Y (::0.050) (::0.071))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_top_track_18.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_top_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.050) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.053) (::0.082))
          (IOPATH B Y (::0.043) (::0.064))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_8.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.053) (::0.082))
          (IOPATH B Y (::0.043) (::0.064))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_10.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.052) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_12.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.063) (::0.091))
          (IOPATH B Y (::0.053) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__0_.mux_right_track_14.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__0_.mux_right_track_14.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__0_.mux_right_track_14.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.036) (::0.027))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_14.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_14.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__0_.mux_right_track_16.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__0_.mux_right_track_16.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__0_.mux_right_track_16.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.034) (::0.025))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_16.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_16.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__0_.mux_right_track_18.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__0_.mux_right_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.050) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_10.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_10.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_12.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_12.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_14.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_14.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_16.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_16.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_18.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_top_track_18.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_10.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_10.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_12.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_12.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_14.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_14.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_16.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_16.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_18.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__0_.mem_right_track_18.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.114))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.070) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_right_track_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_right_track_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_right_track_2.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__1_.mux_right_track_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.033) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE sb_0__1_.mux_right_track_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_right_track_4.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_right_track_4.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__1_.mux_right_track_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.033) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE sb_0__1_.mux_right_track_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.080) (::0.110))
          (IOPATH B Y (::0.080) (::0.112))
          (COND (A&~B) (IOPATH S0 Y (::0.093) (::0.111)))
          (COND (~A&B) (IOPATH S0 Y (::0.066) (::0.088)))
          (IOPATH S0 Y (::0.093) (::0.088))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_bottom_track_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.114))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.069) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_bottom_track_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_bottom_track_5.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_bottom_track_5.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__1_.mux_bottom_track_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_right_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.050) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_8.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_right_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.089))
          (IOPATH B Y (::0.050) (::0.071))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_10.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_right_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.063) (::0.091))
          (IOPATH B Y (::0.053) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_12.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_right_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.063) (::0.091))
          (IOPATH B Y (::0.053) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_14.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_right_track_14.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.063) (::0.091))
          (IOPATH B Y (::0.053) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_right_track_16.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_right_track_16.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__1_.mux_right_track_16.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.027) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_16.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_16.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_right_track_18.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_right_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.055) (::0.083))
          (IOPATH B Y (::0.045) (::0.065))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_bottom_track_7.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_bottom_track_7.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__1_.mux_bottom_track_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.027) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_7.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_bottom_track_9.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_0__1_.mux_bottom_track_9.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_0__1_.mux_bottom_track_9.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.028) (::0.020))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_9.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_11.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_bottom_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.067) (::0.094))
          (IOPATH B Y (::0.057) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_13.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_bottom_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.069) (::0.096))
          (IOPATH B Y (::0.059) (::0.078))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_15.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_bottom_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.069) (::0.096))
          (IOPATH B Y (::0.059) (::0.078))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_17.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_bottom_track_17.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.052) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_0__1_.mux_bottom_track_19.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_0__1_.mux_bottom_track_19.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.062) (::0.091))
          (IOPATH B Y (::0.052) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_10.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_10.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_12.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_12.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_14.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_14.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_16.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_16.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_18.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_right_track_18.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_11.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_11.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_13.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_13.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_15.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_15.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_17.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_17.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_19.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_0__1_.mem_bottom_track_19.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__0_.mux_top_track_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__0_.mux_top_track_0.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.033) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_0.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__0_.mux_top_track_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.060) (::0.091))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__0_.mux_top_track_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__0_.mux_top_track_2.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__0_.mux_top_track_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE sb_1__0_.mux_top_track_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.114))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.070) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.080) (::0.111))
          (IOPATH B Y (::0.080) (::0.113))
          (COND (A&~B) (IOPATH S0 Y (::0.093) (::0.111)))
          (COND (~A&B) (IOPATH S0 Y (::0.066) (::0.089)))
          (IOPATH S0 Y (::0.093) (::0.089))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.086) (::0.116))
          (IOPATH B Y (::0.086) (::0.118))
          (COND (A&~B) (IOPATH S0 Y (::0.099) (::0.116)))
          (COND (~A&B) (IOPATH S0 Y (::0.072) (::0.094)))
          (IOPATH S0 Y (::0.099) (::0.094))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.086) (::0.116))
          (IOPATH B Y (::0.086) (::0.118))
          (COND (A&~B) (IOPATH S0 Y (::0.099) (::0.116)))
          (COND (~A&B) (IOPATH S0 Y (::0.072) (::0.094)))
          (IOPATH S0 Y (::0.099) (::0.094))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN (posedge CK)) (::0.047))
        (SETUP (posedge D) (COND adacond_RN (posedge CK)) (::0.048))
        (HOLD (negedge D) (COND adacond_RN (posedge CK)) (::0.003))
        (HOLD (posedge D) (COND adacond_RN (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_6.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.089))
          (IOPATH B Y (::0.050) (::0.071))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_8.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.058) (::0.087))
          (IOPATH B Y (::0.048) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_10.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_10.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.062) (::0.090))
          (IOPATH B Y (::0.052) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_12.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_12.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.063) (::0.091))
          (IOPATH B Y (::0.053) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_14.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_14.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.063) (::0.091))
          (IOPATH B Y (::0.053) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_16.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_16.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.053) (::0.082))
          (IOPATH B Y (::0.043) (::0.064))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_top_track_18.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_top_track_18.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.047) (::0.067))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__0_.mux_left_track_7.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__0_.mux_left_track_7.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__0_.mux_left_track_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.029) (::0.021))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_7.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_9.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_9.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.053) (::0.082))
          (IOPATH B Y (::0.043) (::0.064))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_11.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.065) (::0.093))
          (IOPATH B Y (::0.055) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_13.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.057) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_15.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.065) (::0.093))
          (IOPATH B Y (::0.055) (::0.075))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_17.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_17.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.050) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__0_.mux_left_track_19.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__0_.mux_left_track_19.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.050) (::0.070))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_10.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_10.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_12.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_12.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_14.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_14.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_16.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_16.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_18.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_top_track_18.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_11.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_11.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_13.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_13.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_15.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_15.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_17.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_17.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_19.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__0_.mem_left_track_19.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_1.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_bottom_track_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_3.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_bottom_track_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_5.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_5.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_5.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_bottom_track_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_5.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_1.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_left_track_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.032) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_1.mux_l1_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_3.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_3.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_left_track_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE sb_1__1_.mux_left_track_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.083) (::0.113))
          (IOPATH B Y (::0.084) (::0.116))
          (COND (A&~B) (IOPATH S0 Y (::0.096) (::0.114)))
          (COND (~A&B) (IOPATH S0 Y (::0.069) (::0.092)))
          (IOPATH S0 Y (::0.096) (::0.092))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_left_track_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_7.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_7.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_bottom_track_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.033) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_7.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_9.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_bottom_track_9.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.058) (::0.087))
          (IOPATH B Y (::0.048) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_11.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_bottom_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.067) (::0.094))
          (IOPATH B Y (::0.057) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_13.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_bottom_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.067) (::0.094))
          (IOPATH B Y (::0.057) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_15.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_bottom_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.069) (::0.096))
          (IOPATH B Y (::0.059) (::0.078))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_17.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_17.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_bottom_track_17.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_17.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_17.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_19.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_bottom_track_19.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_bottom_track_19.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.031) (::0.023))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_19.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_bottom_track_19.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_7.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_7.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_left_track_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.033) (::0.024))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_7.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_9.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE sb_1__1_.mux_left_track_9.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE sb_1__1_.mux_left_track_9.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.034) (::0.026))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_9.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_11.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_left_track_11.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.069) (::0.096))
          (IOPATH B Y (::0.059) (::0.078))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_13.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_left_track_13.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.069) (::0.096))
          (IOPATH B Y (::0.059) (::0.078))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_15.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_left_track_15.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.067) (::0.095))
          (IOPATH B Y (::0.057) (::0.076))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_17.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_left_track_17.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.056) (::0.084))
          (IOPATH B Y (::0.045) (::0.066))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE sb_1__1_.mux_left_track_19.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE sb_1__1_.mux_left_track_19.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.047) (::0.067))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_11.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_11.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_13.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_13.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_15.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_15.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_17.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_17.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_19.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_bottom_track_19.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_11.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_11.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_13.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_13.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_15.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_15.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_17.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_17.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_19.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE sb_1__1_.mem_left_track_19.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.062) (::0.094))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.092)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKMX2X2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.309) (::0.302))
          (IOPATH B Y (::0.309) (::0.305))
          (COND (A&~B) (IOPATH S0 Y (::0.323) (::0.302)))
          (COND (~A&B) (IOPATH S0 Y (::0.295) (::0.281)))
          (IOPATH S0 Y (::0.323) (::0.281))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_6.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_top_ipin_7.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN (posedge CK)) (::0.047))
        (SETUP (posedge D) (COND adacond_RN (posedge CK)) (::0.048))
        (HOLD (negedge D) (COND adacond_RN (posedge CK)) (::0.003))
        (HOLD (posedge D) (COND adacond_RN (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_6.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_top_ipin_7.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_6.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_7.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_7.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.226) (::0.204))
          (IOPATH B Y (::0.216) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_8.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_8.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.226) (::0.203))
          (IOPATH B Y (::0.215) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_9.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.060) (::0.088))
          (IOPATH B Y (::0.059) (::0.089))
          (COND (A&~B) (IOPATH S0 Y (::0.077) (::0.094)))
          (COND (~A&B) (IOPATH S0 Y (::0.050) (::0.072)))
          (IOPATH S0 Y (::0.077) (::0.072))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE cbx_1__0_.mux_bottom_ipin_9.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.226) (::0.204))
          (IOPATH B Y (::0.216) (::0.184))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__0_.mem_bottom_ipin_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker11)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker12)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker13)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker14)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker15)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker16)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker17)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__0_.cdn_loop_breaker18)
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_6.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_bottom_ipin_7.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.062) (::0.094))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.092)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKMX2X2")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.325) (::0.313))
          (IOPATH B Y (::0.326) (::0.316))
          (COND (A&~B) (IOPATH S0 Y (::0.340) (::0.313)))
          (COND (~A&B) (IOPATH S0 Y (::0.311) (::0.292)))
          (IOPATH S0 Y (::0.340) (::0.292))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE cbx_1__1_.mux_top_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN (posedge CK)) (::0.047))
        (SETUP (posedge D) (COND adacond_RN (posedge CK)) (::0.048))
        (HOLD (negedge D) (COND adacond_RN (posedge CK)) (::0.003))
        (HOLD (posedge D) (COND adacond_RN (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_6.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_bottom_ipin_7.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_6.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_7.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_8.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cbx_1__1_.mux_top_ipin_9.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cbx_1__1_.mem_top_ipin_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker11)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker12)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker13)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker14)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker15)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker16)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker17)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker18)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker19)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cbx_1__1_.cdn_loop_breaker20)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_0.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_0.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.201) (::0.137))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_0.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_1.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_1.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_2.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_2.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_2.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_2.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_2.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_3.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_3.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_3.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_0.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_6.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_right_ipin_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_7.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_right_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_right_ipin_7.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
        (SETUP (negedge D) (COND adacond_RN (posedge CK)) (::0.047))
        (SETUP (posedge D) (COND adacond_RN (posedge CK)) (::0.048))
        (HOLD (negedge D) (COND adacond_RN (posedge CK)) (::0.003))
        (HOLD (posedge D) (COND adacond_RN (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_6.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_right_ipin_7.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_5.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_5.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_6.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_6.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_6.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_7.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_7.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_7.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_8.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_8.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_8.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_8.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_8.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_9.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_0__1_.mux_left_ipin_9.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_0__1_.mux_left_ipin_9.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_0__1_.mux_left_ipin_9.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_0__1_.mem_left_ipin_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker11)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker12)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker13)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker14)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker15)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker16)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker17)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker18)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker19)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_0__1_.cdn_loop_breaker20)
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_0.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_0.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_0.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_0.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_1.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_1.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_1.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_2.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_3.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_3.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_3.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_4.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_4.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_4.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_5.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_5.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_5.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_5.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_5.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_6.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_6.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_6.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_6.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_6.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_left_ipin_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.014) (::0.009))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_7.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_7.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_7.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.057) (::0.085))
          (IOPATH B Y (::0.056) (::0.086))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_left_ipin_7.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_left_ipin_7.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g5)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.062) (::0.094))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.092)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKMX2X2")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g6)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.252) (::0.265))
          (IOPATH B Y (::0.252) (::0.267))
          (COND (A&~B) (IOPATH S0 Y (::0.267) (::0.264)))
          (COND (~A&B) (IOPATH S0 Y (::0.238) (::0.243)))
          (IOPATH S0 Y (::0.267) (::0.243))
        )
     )
  )
  (CELL
     (CELLTYPE "CLKAND2X2")
     (INSTANCE cby_1__1_.mux_right_ipin_0.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.039) (::0.065))
          (IOPATH B Y (::0.036) (::0.056))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_1.INVX1_0_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_1.INVX1_1_)
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_1.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_1.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.205) (::0.140))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_1.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_1.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.093))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_1.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.104))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "NAND2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_1.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (IOPATH A Y (::0.019) (::0.018))
          (IOPATH B Y (::0.015) (::0.015))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_2.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_2.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_2.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_2.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.104))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_2.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_2.g1)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_2.g4)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.090))
          (IOPATH B Y (::0.065) (::0.098))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_3.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_3.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_3.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_3.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_3.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_3.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_3.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_3.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_4.INVX1_2_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_4.INVX1_3_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_4.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_4.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.061) (::0.090))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_4.mux_l2_in_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_4.mux_l3_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.076) (::0.106))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_4.g3)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.022) (::0.016))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_4.g2)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (COND (A&~B) (IOPATH S0 Y (::0.078) (::0.096)))
          (COND (~A&B) (IOPATH S0 Y (::0.051) (::0.073)))
          (IOPATH S0 Y (::0.078) (::0.073))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_5.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_6.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_left_ipin_7.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_0.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_0.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_0.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_1.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_1.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_1.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_2.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_2.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_2.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_3.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_3.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_3.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_4.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_4.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_4.DFFRX1_2_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_5.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_5.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_5.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_5.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_5.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_6.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_6.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_6.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_6.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_6.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_7.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_7.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_7.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_7.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_7.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_8.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_8.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_8.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_8.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_8.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_9.INVX1_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX1")
     (INSTANCE cby_1__1_.mux_right_ipin_9.INVX1_1_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.013) (::0.010))
        )
     )
  )
  (CELL
     (CELLTYPE "INVX2")
     (INSTANCE cby_1__1_.mux_right_ipin_9.INVX4_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (IOPATH A Y (::0.196) (::0.134))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_9.mux_l1_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH A Y (::0.061) (::0.088))
          (IOPATH B Y (::0.060) (::0.088))
          (COND (A&~B) (IOPATH S0 Y (::0.074) (::0.091)))
          (COND (~A&B) (IOPATH S0 Y (::0.047) (::0.069)))
          (IOPATH S0 Y (::0.074) (::0.069))
        )
     )
  )
  (CELL
     (CELLTYPE "MX2X1")
     (INSTANCE cby_1__1_.mux_right_ipin_9.mux_l2_in_0_)
     (DELAY
        (ABSOLUTE
          (PORT A (::0.000))
          (PORT B (::0.000))
          (PORT S0 (::0.000))
          (IOPATH B Y (::0.074) (::0.107))
          (COND (A&~B) (IOPATH S0 Y (::0.087) (::0.105)))
          (COND (~A&B) (IOPATH S0 Y (::0.060) (::0.083)))
          (IOPATH S0 Y (::0.087) (::0.083))
        )
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_5.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_5.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_6.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_6.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_7.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_7.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_8.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_8.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_9.DFFRX1_0_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "DFFRX1")
     (INSTANCE cby_1__1_.mem_right_ipin_9.DFFRX1_1_)
     (TIMINGCHECK
        (REMOVAL (posedge RN) (COND adacond_D (posedge CK)) (::0.089))
        (RECOVERY (posedge RN) (COND adacond_D (posedge CK)) (::0.000))
     )
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker11)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker12)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker13)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker14)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker15)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker16)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker17)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker18)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker19)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker20)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker21)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cby_1__1_.cdn_loop_breaker22)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker6)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker7)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker8)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker9)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker10)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker11)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker12)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker13)
  )
  (CELL
     (CELLTYPE "CLKBUFX2")
     (INSTANCE cdn_loop_breaker14)
  )
)
