// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "12/06/2024 04:54:58"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7bonus_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	CLOCK_50);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	CLOCK_50;

// Design Ports Information
// KEY[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \CPU|FSM|WideNor1~combout ;
wire \CPU|U0|out[13]~DUPLICATE_q ;
wire \CPU|FSM|Equal2~1_combout ;
wire \CPU|FSM|Equal2~1_OTERM663DUPLICATE_q ;
wire \CPU|FSM|Equal2~2_combout ;
wire \CPU|FSM|WideOr9~0_combout ;
wire \CPU|FSM|WideOr13~1_combout ;
wire \CPU|FSM|WideOr14~0_combout ;
wire \CPU|DP|REG_M|out[0]_OTERM269 ;
wire \CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ;
wire \CPU|FSM|Equal2~1_OTERM663 ;
wire \CPU|U1|out[8]~1_combout ;
wire \CPU|U1|out[8]~2_OTERM557_OTERM584 ;
wire \CPU|FSM|WideOr12~0_combout ;
wire \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ;
wire \CPU|FSM|state[0]_RTM0589~combout ;
wire \CPU|U1|out[8]~2_OTERM557_OTERM588 ;
wire \CPU|U1|out[4]_OTERM341 ;
wire \CPU|FSM|WideOr18~0_combout ;
wire \CPU|U1|out[8]_OTERM323 ;
wire \CPU|FSM|Equal2~0_combout ;
wire \CPU|FSM|WideOr11~0_combout ;
wire \CPU|FSM|vsel[3]~0_combout ;
wire \CPU|FSM|WideOr8~2_combout ;
wire \CPU|FSM|WideOr8~0_combout ;
wire \CPU|FSM|WideOr8~1_combout ;
wire \CPU|DP|REG_C|out[15]_OTERM97 ;
wire \CPU|DP|REG_C|out[15]_OTERM95 ;
wire \CPU|DP|REG_C|out[4]_OTERM157 ;
wire \CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ;
wire \CPU|U1|out[7]_OTERM329 ;
wire \CPU|DP|data_in[4]~0_combout ;
wire \CPU|FSM|vsel[3]~1_combout ;
wire \CPU|FSM|WideOr0~0_combout ;
wire \CPU|FSM|WideOr0~1_combout ;
wire \CPU|DP|data_in[4]~1_combout ;
wire \CPU|DP|data_in[4]~2_combout ;
wire \CPU|U1|out[2]_OTERM349 ;
wire \CPU|DP|REG_C|out[3]_OTERM185_OTERM263 ;
wire \CPU|DP|REGFILE|U2|out[5]~feeder_combout ;
wire \CPU|U0|out[12]~DUPLICATE_q ;
wire \CPU|FSM|WideOr5~1_combout ;
wire \CPU|FSM|WideOr5~0_combout ;
wire \CPU|FSM|WideOr5~2_combout ;
wire \CPU|FSM|WideOr3~0_combout ;
wire \CPU|FSM|WideOr3~1_combout ;
wire \CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ;
wire \CPU|DP|REG_C|out[6]_OTERM155_OTERM235 ;
wire \CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder_combout ;
wire \CPU|DP|REG_C|out[8]_OTERM143_OTERM227 ;
wire \CPU|U1|out[8]_OTERM325_OTERM545 ;
wire \CPU|U1|out[8]~2_combout ;
wire \CPU|U1|out[8]_OTERM321 ;
wire \CPU|U1|out[8]_OTERM327_OTERM580 ;
wire \CPU|U1|out[6]_OTERM333 ;
wire \CPU|U1|out[5]_OTERM337 ;
wire \CPU|U0|out[3]~DUPLICATE_q ;
wire \CPU|U1|out[3]_OTERM345 ;
wire \CPU|Add0~10 ;
wire \CPU|Add0~13_sumout ;
wire \CPU|U1|out[1]_OTERM353 ;
wire \CPU|Add0~2 ;
wire \CPU|Add0~5_sumout ;
wire \CPU|Add6~2 ;
wire \CPU|Add6~5_sumout ;
wire \CPU|Mux9~0_combout ;
wire \CPU|U1|out[1]_OTERM355 ;
wire \CPU|U1|out[1]_NEW40_RESYN694_BDD695 ;
wire \CPU|U1|out[1]_OTERM41 ;
wire \CPU|Add6~6 ;
wire \CPU|Add6~10 ;
wire \CPU|Add6~13_sumout ;
wire \CPU|Mux7~0_combout ;
wire \CPU|U1|out[3]_OTERM347 ;
wire \CPU|U1|out[3]_NEW36_RESYN690_BDD691 ;
wire \CPU|U1|out[3]_OTERM37 ;
wire \CPU|Add0~14 ;
wire \CPU|Add0~18 ;
wire \CPU|Add0~21_sumout ;
wire \CPU|Add6~14 ;
wire \CPU|Add6~18 ;
wire \CPU|Add6~21_sumout ;
wire \CPU|Mux5~0_combout ;
wire \CPU|U1|out[5]_OTERM339 ;
wire \CPU|U1|out[5]_NEW32_RESYN686_BDD687 ;
wire \CPU|U1|out[5]_OTERM33 ;
wire \CPU|Add0~22 ;
wire \CPU|Add0~25_sumout ;
wire \CPU|Add6~22 ;
wire \CPU|Add6~25_sumout ;
wire \CPU|Mux4~0_combout ;
wire \CPU|U1|out[6]_OTERM335 ;
wire \CPU|U1|out[6]_NEW30_RESYN684_BDD685 ;
wire \CPU|U1|out[6]_OTERM31 ;
wire \CPU|Add0~26 ;
wire \CPU|Add0~30 ;
wire \CPU|Add0~33_sumout ;
wire \CPU|U1|out[8]_OTERM327_OTERM576 ;
wire \CPU|DP|REG_C|out[8]_OTERM139 ;
wire \CPU|U1|out[8]_OTERM327_OTERM582 ;
wire \CPU|Add6~26 ;
wire \CPU|Add6~30 ;
wire \CPU|Add6~33_sumout ;
wire \CPU|U1|out[8]_OTERM327_OTERM578 ;
wire \CPU|Mux2~0_combout ;
wire \CPU|U1|out[8]_OTERM27 ;
wire \CPU|DP|data_in[8]~11_combout ;
wire \CPU|Mux23~0_combout ;
wire \CPU|DP|REGFILE|load[1]~6_combout ;
wire \CPU|DP|REGFILE|load[3]~5_combout ;
wire \CPU|DP|REGFILE|load[0]~7_combout ;
wire \CPU|DP|REGFILE|Mux7~1_combout ;
wire \CPU|DP|REGFILE|load[4]~0_combout ;
wire \CPU|DP|REGFILE|U4|out[8]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|load[7]~3_combout ;
wire \CPU|DP|REGFILE|load[6]~2_combout ;
wire \CPU|DP|REGFILE|load[5]~1_combout ;
wire \CPU|DP|REGFILE|Mux7~0_combout ;
wire \CPU|DP|REGFILE|Mux7~2_combout ;
wire \CPU|FSM|WideOr15~0_combout ;
wire \CPU|Mux11~0_combout ;
wire \CPU|DP|REGFILE|Mux23~0_combout ;
wire \CPU|DP|REGFILE|Mux23~1_combout ;
wire \CPU|DP|REGFILE|Mux23~2_combout ;
wire \CPU|DP|REGFILE|Mux5~0_combout ;
wire \CPU|DP|REGFILE|Mux5~1_combout ;
wire \CPU|DP|REGFILE|Mux5~2_combout ;
wire \CPU|DP|REG_C|out[11]_OTERM117 ;
wire \CPU|DP|REG_C|out[11]_OTERM115 ;
wire \CPU|DP|REGFILE|Mux4~0_combout ;
wire \CPU|DP|REGFILE|U2|out[11]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux4~1_combout ;
wire \CPU|DP|REGFILE|Mux4~2_combout ;
wire \CPU|DP|REG_C|out[12]_OTERM111 ;
wire \CPU|DP|REG_C|out[12]_OTERM109 ;
wire \CPU|DP|REG_B|out[12]~DUPLICATE_q ;
wire \CPU|DP|REG_C|out[13]_OTERM105 ;
wire \CPU|DP|REG_C|out[13]_OTERM103 ;
wire \CPU|DP|REGFILE|U6|out[13]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux2~0_combout ;
wire \CPU|DP|REGFILE|Mux2~1_combout ;
wire \CPU|DP|REGFILE|Mux2~2_combout ;
wire \CPU|DP|REG_C|out[14]_OTERM135 ;
wire \CPU|DP|REG_C|out[14]_OTERM133 ;
wire \CPU|DP|REGFILE|U2|out[14]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux1~1_combout ;
wire \CPU|DP|REGFILE|U6|out[14]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux1~0_combout ;
wire \CPU|DP|REGFILE|Mux1~2_combout ;
wire \CPU|DP|REG_A|out[14]~DUPLICATE_q ;
wire \CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder_combout ;
wire \CPU|DP|REG_C|out[14]_OTERM137_OTERM464 ;
wire \CPU|DP|REG_C|out[5]_OTERM173_OTERM247 ;
wire \CPU|DP|REGFILE|Mux0~1_combout ;
wire \CPU|DP|REGFILE|Mux0~0_combout ;
wire \CPU|DP|REGFILE|Mux0~2_combout ;
wire \CPU|DP|ain[15]~1_combout ;
wire \CPU|DP|U0|Mux0~0_combout ;
wire \CPU|DP|REGFILE|Mux3~0_combout ;
wire \CPU|DP|REGFILE|Mux3~1_combout ;
wire \CPU|DP|REGFILE|Mux3~2_combout ;
wire \CPU|DP|REG_A|out[12]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux6~1_combout ;
wire \CPU|DP|REGFILE|U4|out[9]~feeder_combout ;
wire \CPU|DP|REGFILE|U6|out[9]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux6~0_combout ;
wire \CPU|DP|REGFILE|Mux6~2_combout ;
wire \CPU|DP|bin[7]~6_combout ;
wire \CPU|DP|REGFILE|U6|out[7]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux8~0_combout ;
wire \CPU|DP|REGFILE|Mux8~1_combout ;
wire \CPU|DP|REGFILE|Mux8~2_combout ;
wire \CPU|DP|REG_A|out[5]~DUPLICATE_q ;
wire \CPU|DP|REG_B|out[4]~feeder_combout ;
wire \CPU|DP|REG_B|out[5]~DUPLICATE_q ;
wire \CPU|DP|bin[5]~4_combout ;
wire \CPU|DP|REGFILE|Mux11~0_combout ;
wire \CPU|DP|REGFILE|Mux11~1_combout ;
wire \CPU|DP|REGFILE|Mux11~2_combout ;
wire \CPU|DP|bin[4]~3_combout ;
wire \CPU|DP|REGFILE|U4|out[2]~feeder_combout ;
wire \CPU|DP|REGFILE|U4|out[2]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux13~0_combout ;
wire \CPU|DP|REGFILE|U2|out[2]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux13~1_combout ;
wire \CPU|DP|REGFILE|Mux13~2_combout ;
wire \CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q ;
wire \CPU|DP|REG_B|out[2]_OTERM85 ;
wire \CPU|DP|REG_B|out[1]_OTERM79 ;
wire \CPU|DP|REG_B|out[1]~DUPLICATE_q ;
wire \CPU|DP|data_in[0]~3_combout ;
wire \CPU|DP|REGFILE|U6|out[0]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux31~0_combout ;
wire \CPU|DP|REGFILE|Mux31~1_combout ;
wire \CPU|DP|REGFILE|Mux31~2_combout ;
wire \CPU|DP|REG_B|out[0]_OTERM81 ;
wire \CPU|DP|bin[1]~15_combout ;
wire \CPU|DP|bin[1]~0_combout ;
wire \CPU|DP|data_in[1]~4_combout ;
wire \CPU|DP|REGFILE|U3|out[1]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux14~1_combout ;
wire \CPU|DP|REGFILE|U6|out[1]~feeder_combout ;
wire \CPU|DP|REGFILE|U4|out[1]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux14~0_combout ;
wire \CPU|DP|REGFILE|Mux14~2_combout ;
wire \CPU|DP|REGFILE|Mux15~1_combout ;
wire \CPU|DP|REGFILE|Mux15~0_combout ;
wire \CPU|DP|REGFILE|Mux15~2_combout ;
wire \CPU|DP|ain[0]~0_RESYN457_BDD458 ;
wire \CPU|DP|ain[0]~0_combout ;
wire \CPU|DP|U0|Mux15~0_combout ;
wire \CPU|DP|U1|Add0~66_cout ;
wire \CPU|DP|U1|Add0~2 ;
wire \CPU|DP|U1|Add0~6 ;
wire \CPU|DP|U1|Add0~10 ;
wire \CPU|DP|U1|Add0~14 ;
wire \CPU|DP|U1|Add0~18 ;
wire \CPU|DP|U1|Add0~22 ;
wire \CPU|DP|U1|Add0~26 ;
wire \CPU|DP|U1|Add0~30 ;
wire \CPU|DP|U1|Add0~34 ;
wire \CPU|DP|U1|Add0~38 ;
wire \CPU|DP|U1|Add0~42 ;
wire \CPU|DP|U1|Add0~46 ;
wire \CPU|DP|U1|Add0~50 ;
wire \CPU|DP|U1|Add0~54 ;
wire \CPU|DP|U1|Add0~58 ;
wire \CPU|DP|U1|Add0~61_sumout ;
wire \CPU|DP|REG_C|out[15]_OTERM101_OTERM199 ;
wire \CPU|DP|bin[15]~14_combout ;
wire \CPU|DP|U1|Mux0~0_combout ;
wire \CPU|DP|REG_C|out[15]_OTERM101_OTERM203 ;
wire \CPU|DP|U1|Mux0~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[15]_OTERM93 ;
wire \CPU|DP|REG_C|out[15]_OTERM99 ;
wire \CPU|DP|REG_C|out[15]_OTERM45 ;
wire \CPU|DP|data_in[15]~18_combout ;
wire \CPU|DP|REGFILE|U2|out[15]~feeder_combout ;
wire \CPU|DP|REGFILE|U6|out[15]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux16~0_combout ;
wire \CPU|DP|REGFILE|Mux16~1_combout ;
wire \CPU|DP|REGFILE|Mux16~2_combout ;
wire \CPU|DP|REG_B|out[15]_OTERM91 ;
wire \CPU|DP|REG_B|out[15]_NEW90_OTERM659 ;
wire \CPU|DP|bin[14]~13_combout ;
wire \CPU|DP|U1|Add0~57_sumout ;
wire \CPU|DP|REG_C|out[14]_OTERM137_OTERM462 ;
wire \CPU|DP|REG_C|out[14]_OTERM137_OTERM466 ;
wire \CPU|DP|U1|Mux1~0_Duplicate_2 ;
wire \CPU|DP|REG_C|out[14]_OTERM65 ;
wire \CPU|DP|data_in[14]~17_combout ;
wire \CPU|DP|REGFILE|Mux17~1_combout ;
wire \CPU|DP|REGFILE|Mux17~0_combout ;
wire \CPU|DP|REGFILE|Mux17~2_combout ;
wire \CPU|DP|REG_B|out[14]_OTERM89 ;
wire \CPU|DP|REG_B|out[14]_NEW88_OTERM661 ;
wire \CPU|DP|bin[13]~12_combout ;
wire \CPU|DP|U1|Mux2~0_combout ;
wire \CPU|DP|REG_C|out[13]_OTERM107_OTERM207 ;
wire \CPU|DP|U1|Add0~53_sumout ;
wire \CPU|DP|REG_C|out[13]_OTERM107_OTERM205 ;
wire \CPU|DP|U1|Mux2~1_combout ;
wire \CPU|DP|REG_C|out[13]_OTERM47 ;
wire \CPU|DP|data_in[13]~16_combout ;
wire \CPU|DP|REGFILE|U2|out[13]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux18~1_combout ;
wire \CPU|DP|REGFILE|Mux18~0_combout ;
wire \CPU|DP|REGFILE|Mux18~2_combout ;
wire \CPU|DP|REG_B|out[13]~DUPLICATE_q ;
wire \CPU|DP|bin[12]~11_combout ;
wire \CPU|DP|U1|Mux3~0_combout ;
wire \CPU|DP|REG_C|out[12]_OTERM113_OTERM211 ;
wire \CPU|DP|U1|Add0~49_sumout ;
wire \CPU|DP|REG_C|out[12]_OTERM113_OTERM209 ;
wire \CPU|DP|U1|Mux3~1_combout ;
wire \CPU|DP|REG_C|out[12]_OTERM49 ;
wire \CPU|DP|data_in[12]~15_combout ;
wire \CPU|DP|REGFILE|Mux19~1_combout ;
wire \CPU|DP|REGFILE|Mux19~0_combout ;
wire \CPU|DP|REGFILE|Mux19~2_combout ;
wire \CPU|DP|bin[11]~10_combout ;
wire \CPU|DP|U1|Mux4~0_combout ;
wire \CPU|DP|REG_C|out[11]_OTERM119_OTERM215 ;
wire \CPU|DP|U1|Add0~45_sumout ;
wire \CPU|DP|REG_C|out[11]_OTERM119_OTERM213 ;
wire \CPU|DP|U1|Mux4~1_combout ;
wire \CPU|DP|REG_C|out[11]_OTERM51 ;
wire \CPU|DP|data_in[11]~14_combout ;
wire \CPU|DP|REGFILE|Mux20~0_combout ;
wire \CPU|DP|REGFILE|Mux20~1_combout ;
wire \CPU|DP|REGFILE|Mux20~2_combout ;
wire \CPU|DP|bin[10]~9_combout ;
wire \CPU|DP|U1|Mux5~0_combout ;
wire \CPU|DP|REG_C|out[10]_OTERM125_OTERM219 ;
wire \CPU|DP|U1|Add0~41_sumout ;
wire \CPU|DP|REG_C|out[10]_OTERM125_OTERM217 ;
wire \CPU|DP|U1|Mux5~1_combout ;
wire \CPU|DP|REG_C|out[10]_OTERM121 ;
wire \CPU|DP|REG_C|out[10]_OTERM123 ;
wire \CPU|DP|REG_C|out[10]_OTERM53 ;
wire \CPU|DP|data_in[10]~13_combout ;
wire \CPU|DP|REGFILE|Mux21~1_combout ;
wire \CPU|DP|REGFILE|Mux21~0_combout ;
wire \CPU|DP|REGFILE|Mux21~2_combout ;
wire \CPU|DP|bin[9]~8_combout ;
wire \CPU|DP|U1|Mux6~0_combout ;
wire \CPU|DP|REG_C|out[9]_OTERM131_OTERM223 ;
wire \CPU|DP|U1|Add0~37_sumout ;
wire \CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder_combout ;
wire \CPU|DP|REG_C|out[9]_OTERM131_OTERM221 ;
wire \CPU|DP|U1|Mux6~1_combout ;
wire \CPU|DP|REG_C|out[9]_OTERM127 ;
wire \CPU|DP|REG_C|out[9]_OTERM129 ;
wire \CPU|DP|REG_C|out[9]_OTERM55 ;
wire \CPU|DP|data_in[9]~12_combout ;
wire \CPU|DP|REGFILE|Mux22~1_combout ;
wire \CPU|DP|REGFILE|Mux22~0_combout ;
wire \CPU|DP|REGFILE|Mux22~2_combout ;
wire \CPU|DP|REG_B|out[9]~feeder_combout ;
wire \CPU|DP|bin[8]~7_combout ;
wire \CPU|DP|U1|Add0~33_sumout ;
wire \CPU|DP|REG_C|out[8]_OTERM143_OTERM225 ;
wire \CPU|DP|U1|Mux7~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[8]_OTERM141 ;
wire \CPU|DP|REG_C|out[8]_OTERM57 ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \CPU|DP|data_in[6]~9_combout ;
wire \CPU|DP|REGFILE|Mux9~0_combout ;
wire \CPU|DP|REGFILE|Mux9~1_combout ;
wire \CPU|DP|REGFILE|Mux9~2_combout ;
wire \CPU|DP|U1|Add0~25_sumout ;
wire \CPU|DP|REG_C|out[6]_OTERM155_OTERM233 ;
wire \CPU|DP|U1|Mux9~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[6]_OTERM151 ;
wire \CPU|DP|REG_C|out[6]_OTERM153 ;
wire \CPU|DP|REG_C|out[6]_OTERM61 ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \CPU|Mux25~0_combout ;
wire \CPU|DP|REGFILE|load[2]~4_combout ;
wire \CPU|DP|REGFILE|Mux26~0_combout ;
wire \CPU|DP|REGFILE|Mux26~1_combout ;
wire \CPU|DP|REGFILE|Mux26~2_combout ;
wire \CPU|DP|REG_C|out[5]_OTERM171 ;
wire \CPU|DP|REG_C|out[5]_OTERM169 ;
wire \CPU|DP|REG_C|out[5]_OTERM173_OTERM251 ;
wire \CPU|DP|REG_C|out[5]_OTERM173_OTERM249 ;
wire \CPU|DP|U1|Add0~21_sumout ;
wire \CPU|DP|REG_C|out[5]_OTERM173_OTERM245 ;
wire \CPU|DP|U1|Mux10~0_Duplicate_2 ;
wire \CPU|DP|REG_C|out[5]_OTERM69 ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \CPU|U0|out[8]~DUPLICATE_q ;
wire \CPU|DP|data_in[3]~6_combout ;
wire \CPU|DP|REGFILE|U4|out[3]~feeder_combout ;
wire \CPU|DP|REGFILE|U6|out[3]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux12~0_combout ;
wire \CPU|DP|REGFILE|Mux12~1_combout ;
wire \CPU|DP|REGFILE|Mux12~2_combout ;
wire \CPU|DP|U1|Add0~13_sumout ;
wire \CPU|DP|REG_C|out[3]_OTERM185_OTERM259 ;
wire \CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder_combout ;
wire \CPU|DP|REG_C|out[3]_OTERM185_OTERM261 ;
wire \CPU|DP|U1|Mux12~0_Duplicate_2 ;
wire \CPU|DP|REG_C|out[3]_OTERM181 ;
wire \CPU|DP|REG_C|out[3]_OTERM183 ;
wire \CPU|DP|REG_C|out[3]_OTERM73 ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \CPU|Add0~6 ;
wire \CPU|Add0~9_sumout ;
wire \CPU|Add6~9_sumout ;
wire \CPU|Mux8~0_combout ;
wire \CPU|U1|out[2]_OTERM351 ;
wire \CPU|U1|out[2]_NEW38_RESYN692_BDD693 ;
wire \CPU|U1|out[2]_OTERM39 ;
wire \CPU|DP|data_in[2]~5_combout ;
wire \CPU|DP|REGFILE|Mux29~0_combout ;
wire \CPU|DP|REGFILE|Mux29~1_combout ;
wire \CPU|DP|REGFILE|Mux29~2_combout ;
wire \CPU|DP|REG_C|out[2]_OTERM165 ;
wire \CPU|DP|REG_C|out[2]_OTERM163 ;
wire \CPU|DP|U1|Mux13~0_combout ;
wire \CPU|DP|REG_C|out[2]_OTERM167_OTERM243 ;
wire \CPU|DP|REG_C|out[2]_OTERM167_OTERM241 ;
wire \CPU|DP|U1|Mux13~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[2]_OTERM67 ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|Mux1~0_combout ;
wire \CPU|DP|REGFILE|Mux30~1_combout ;
wire \CPU|DP|REGFILE|Mux30~0_combout ;
wire \CPU|DP|REGFILE|Mux30~2_combout ;
wire \CPU|DP|REG_C|out[1]_OTERM177 ;
wire \CPU|DP|REG_C|out[1]_OTERM175 ;
wire \CPU|DP|U1|Mux14~0_combout ;
wire \CPU|DP|REG_C|out[1]_OTERM179_OTERM255 ;
wire \CPU|DP|U1|Add0~5_sumout ;
wire \CPU|DP|REG_C|out[1]_OTERM179_OTERM253 ;
wire \CPU|DP|U1|Mux14~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[1]_OTERM71 ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU|DP|data_in[7]~10_combout ;
wire \CPU|DP|REGFILE|U2|out[7]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux24~1_combout ;
wire \CPU|DP|REGFILE|Mux24~0_combout ;
wire \CPU|DP|REGFILE|Mux24~2_combout ;
wire \CPU|DP|REG_C|out[7]_OTERM147~feeder_combout ;
wire \CPU|DP|REG_C|out[7]_OTERM147 ;
wire \CPU|DP|REG_C|out[7]_OTERM145 ;
wire \CPU|DP|U1|Mux8~0_combout ;
wire \CPU|DP|REG_C|out[7]_OTERM149_OTERM231 ;
wire \CPU|DP|U1|Add0~29_sumout ;
wire \CPU|DP|REG_C|out[7]_OTERM149_OTERM229 ;
wire \CPU|DP|U1|Mux8~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[7]_OTERM59 ;
wire \CPU|Add6~29_sumout ;
wire \CPU|Add0~29_sumout ;
wire \CPU|Mux3~0_combout ;
wire \CPU|U1|out[7]_OTERM331 ;
wire \CPU|U1|out[7]_NEW28_RESYN682_BDD683 ;
wire \CPU|U1|out[7]_OTERM29 ;
wire \CPU|DP|REG_M|out[7]_OTERM472 ;
wire \CPU|DP|REG_M|out[7]_OTERM474 ;
wire \CPU|FSM|WideOr0~2_combout ;
wire \CPU|FSM|WideOr0~3_combout ;
wire \CPU|mem_addr[7]~7_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU|DP|REGFILE|Mux27~0_RESYN680_BDD681 ;
wire \CPU|DP|REGFILE|Mux27~0_combout ;
wire \CPU|DP|REGFILE|U2|out[6]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux25~0_combout ;
wire \CPU|DP|REGFILE|Mux25~1_combout ;
wire \CPU|DP|REGFILE|Mux25~2_combout ;
wire \CPU|DP|REG_B|out[6]~DUPLICATE_q ;
wire \CPU|DP|bin[6]~5_combout ;
wire \CPU|DP|U1|Mux9~0_combout ;
wire \CPU|DP|REG_M|out[6]_OTERM478 ;
wire \CPU|DP|REG_M|out[6]_OTERM476 ;
wire \CPU|mem_addr[6]~6_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \CPU|U0|out[5]~DUPLICATE_q ;
wire \CPU|DP|data_in[5]~8_combout ;
wire \CPU|DP|REGFILE|Mux10~0_combout ;
wire \CPU|DP|REGFILE|Mux10~1_combout ;
wire \CPU|DP|REGFILE|Mux10~2_combout ;
wire \CPU|DP|REG_M|out[5]_OTERM515 ;
wire \CPU|DP|REG_M|out[5]_OTERM511 ;
wire \CPU|DP|REG_M|out[5]_OTERM513~feeder_combout ;
wire \CPU|DP|REG_M|out[5]_OTERM513 ;
wire \CPU|DP|REG_M|out[5]_OTERM517~feeder_combout ;
wire \CPU|DP|REG_M|out[5]_OTERM517 ;
wire \CPU|DP|U1|Mux10~0_combout ;
wire \CPU|mem_addr[5]~5_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU|U0|out[4]_OTERM77 ;
wire \CPU|U0|out[4]_NEW76_OTERM608 ;
wire \CPU|DP|data_in[4]~7_combout ;
wire \CPU|DP|REGFILE|Mux27~2_combout ;
wire \CPU|DP|REGFILE|U4|out[4]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux27~1_combout ;
wire \CPU|DP|REGFILE|Mux27~3_combout ;
wire \CPU|DP|REG_C|out[4]_OTERM159 ;
wire \CPU|DP|U1|Mux11~0_combout ;
wire \CPU|DP|REG_C|out[4]_OTERM161_OTERM239 ;
wire \CPU|DP|U1|Add0~17_sumout ;
wire \CPU|DP|REG_C|out[4]_OTERM161_OTERM237 ;
wire \CPU|DP|U1|Mux11~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[4]_OTERM63 ;
wire \CPU|Add6~17_sumout ;
wire \CPU|Add0~17_sumout ;
wire \CPU|Mux6~0_combout ;
wire \CPU|U1|out[4]_OTERM343 ;
wire \CPU|U1|out[4]_NEW34_RESYN688_BDD689 ;
wire \CPU|U1|out[4]_OTERM35 ;
wire \CPU|DP|REG_M|out[4]_OTERM480~feeder_combout ;
wire \CPU|DP|REG_M|out[4]_OTERM480 ;
wire \CPU|DP|REG_M|out[4]_OTERM482~feeder_combout ;
wire \CPU|DP|REG_M|out[4]_OTERM482 ;
wire \CPU|mem_addr[4]~4_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \CPU|Mux13~0_combout ;
wire \CPU|DP|REGFILE|Mux28~1_combout ;
wire \CPU|DP|REGFILE|U4|out[3]~DUPLICATE_q ;
wire \CPU|DP|REGFILE|Mux28~0_combout ;
wire \CPU|DP|REGFILE|Mux28~2_combout ;
wire \CPU|DP|REG_B|out[3]_OTERM87 ;
wire \CPU|DP|REG_B|out[3]~DUPLICATE_q ;
wire \CPU|DP|bin[3]~2_combout ;
wire \CPU|DP|REG_M|out[3]_OTERM533 ;
wire \CPU|DP|REG_M|out[3]_OTERM531 ;
wire \CPU|DP|REG_M|out[3]_OTERM529 ;
wire \CPU|DP|U1|Mux12~0_combout ;
wire \CPU|mem_addr[3]~3_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU|U0|out[3]_OTERM83 ;
wire \CPU|DP|bin[2]~16_combout ;
wire \CPU|DP|bin[2]~1_combout ;
wire \CPU|DP|U1|Add0~9_sumout ;
wire \CPU|DP|REG_M|out[2]_OTERM484 ;
wire \CPU|DP|REG_M|out[2]_OTERM486 ;
wire \CPU|mem_addr[2]~2_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|FSM|WideOr9~1_combout ;
wire \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ;
wire \CPU|DP|REG_M|out[1]_OTERM537 ;
wire \CPU|DP|REG_M|out[1]_OTERM535 ;
wire \CPU|mem_addr[1]~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|FSM|Decoder0~0_combout ;
wire \CPU|DP|REG_S|out[2]_OTERM460 ;
wire \CPU|DP|REG_S|out[1]_OTERM21 ;
wire \CPU|DP|REG_S|out[1]_OTERM17 ;
wire \CPU|DP|U1|Mux0~1_combout ;
wire \CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder_combout ;
wire \CPU|DP|U1|status[1]_OTERM265_OTERM369 ;
wire \CPU|DP|U1|status[1]_OTERM265_OTERM367 ;
wire \CPU|DP|U1|status[1]_OTERM265_OTERM371 ;
wire \CPU|DP|U1|Equal0~5_combout ;
wire \CPU|DP|U1|Equal0~2_OTERM600_OTERM630 ;
wire \CPU|DP|U1|Equal0~2_OTERM600_OTERM628 ;
wire \CPU|DP|U1|Equal0~2_OTERM600_OTERM622 ;
wire \CPU|DP|U1|Equal0~2_OTERM600_OTERM624 ;
wire \CPU|U0|out[12]_RTM0619~combout ;
wire \CPU|DP|U1|Equal0~3_OTERM598_OTERM618 ;
wire \CPU|DP|U1|Equal0~2_OTERM600_OTERM626 ;
wire \CPU|DP|U1|Equal0~2_combout ;
wire \CPU|DP|U1|Equal0~0_OTERM596_OTERM645 ;
wire \CPU|DP|U1|Equal0~0_OTERM596_OTERM643 ;
wire \CPU|DP|U1|Add0~29_RTM0650_combout ;
wire \CPU|DP|U1|Equal0~0_OTERM596_OTERM649 ;
wire \CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder_combout ;
wire \CPU|DP|U1|Equal0~0_OTERM596_OTERM647 ;
wire \CPU|DP|U1|Equal0~0_combout ;
wire \CPU|DP|U1|Equal0~3_OTERM598_OTERM614 ;
wire \CPU|DP|U1|Equal0~6_combout ;
wire \CPU|DP|U1|Equal0~3_OTERM598_OTERM616 ;
wire \CPU|DP|U1|Equal0~3_OTERM598_OTERM610 ;
wire \CPU|DP|U1|Equal0~3_OTERM598_OTERM612 ;
wire \CPU|DP|U1|Equal0~3_combout ;
wire \CPU|DP|U1|Mux1~0_OTERM592_OTERM657 ;
wire \CPU|DP|U1|Mux1~0_OTERM592_OTERM655 ;
wire \CPU|DP|U1|Mux1~0_OTERM592_OTERM653 ;
wire \CPU|DP|U1|Mux1~0_combout ;
wire \CPU|DP|U1|Equal0~1_OTERM594_OTERM635 ;
wire \CPU|DP|U1|Equal0~1_OTERM594_OTERM633 ;
wire \CPU|DP|U1|Equal0~1_OTERM594_OTERM637 ;
wire \CPU|DP|U1|Add0~37_RTM0640_combout ;
wire \CPU|DP|U1|Equal0~1_OTERM594_OTERM639 ;
wire \CPU|DP|U1|Equal0~1_combout ;
wire \CPU|DP|REG_S|out[0]_OTERM1_OTERM287 ;
wire \CPU|DP|REG_S|out[0]_OTERM1_OTERM289 ;
wire \CPU|DP|U1|Mux15~0_combout ;
wire \CPU|DP|U1|Equal0~7_combout ;
wire \CPU|DP|REG_S|out[0]_OTERM1_OTERM293 ;
wire \CPU|DP|REG_S|out[0]_OTERM1_OTERM285 ;
wire \CPU|DP|REG_S|out[0]_OTERM1_OTERM291 ;
wire \CPU|DP|U1|Add0~1_sumout ;
wire \CPU|DP|U1|Add0~1_RTM0296_combout ;
wire \CPU|DP|REG_S|out[0]_OTERM1_OTERM295 ;
wire \CPU|DP|U1|Equal0~8_RTM0297_combout ;
wire \CPU|DP|U1|Equal0~8_combout ;
wire \CPU|DP|U1|Equal0~4_combout ;
wire \CPU|U1|out[8]~0_combout ;
wire \CPU|U1|out[8]~3_combout ;
wire \CPU|U1|out[8]~2_OTERM557_OTERM586 ;
wire \CPU|U1|out[0]_OTERM357 ;
wire \CPU|Mux10~0_combout ;
wire \CPU|U1|out[0]_OTERM359 ;
wire \CPU|U1|out[0]_NEW42_RESYN696_BDD697 ;
wire \CPU|U1|out[0]_OTERM43 ;
wire \CPU|DP|REG_M|out[0]_OTERM271 ;
wire \CPU|DP|REG_M|out[0]_OTERM267 ;
wire \CPU|mem_addr[0]~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \CPU|FSM|WideOr13~0_combout ;
wire \CPU|FSM|WideOr13~2_combout ;
wire \CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ;
wire \CPU|DP|REG_C|out[0]_OTERM189 ;
wire \CPU|DP|REG_C|out[0]_OTERM187 ;
wire \CPU|DP|REG_C|out[0]_OTERM191_OTERM490 ;
wire \CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder_combout ;
wire \CPU|DP|REG_C|out[0]_OTERM191_OTERM488 ;
wire \CPU|DP|U1|Mux15~1_Duplicate_3 ;
wire \CPU|DP|REG_C|out[0]_OTERM75 ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU|DP|U1|Mux7~0_combout ;
wire \CPU|DP|REG_M|out[8]_OTERM470 ;
wire \CPU|DP|REG_M|out[8]_OTERM468 ;
wire \write~0_combout ;
wire \write~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|FSM|WideOr21~0_combout ;
wire \CPU|FSM|WideOr21~1_combout ;
wire \CPU|FSM|WideOr19~0_combout ;
wire \CPU|FSM|WideOr20~2_combout ;
wire \CPU|FSM|WideOr20~3_combout ;
wire \CPU|FSM|WideOr20~0_combout ;
wire \CPU|FSM|WideOr20~1_combout ;
wire \CPU|FSM|WideOr20~4_combout ;
wire \CPU|FSM|WideOr19~2_combout ;
wire \CPU|FSM|WideOr19~1_combout ;
wire \CPU|FSM|WideOr19~3_combout ;
wire \CPU|FSM|state[2]~1_combout ;
wire \CPU|FSM|WideOr17~0_combout ;
wire \U0|WideOr6~0_combout ;
wire \U0|WideOr5~0_combout ;
wire \U0|WideOr4~0_combout ;
wire \U0|WideOr3~0_combout ;
wire \U0|WideOr2~0_combout ;
wire \U0|WideOr1~0_combout ;
wire \U0|WideOr0~0_combout ;
wire \U1|WideOr6~0_combout ;
wire \U1|WideOr5~0_combout ;
wire \U1|WideOr4~0_combout ;
wire \U1|WideOr3~0_combout ;
wire \U1|WideOr2~0_combout ;
wire \U1|WideOr1~0_combout ;
wire \U1|WideOr0~0_combout ;
wire \U2|WideOr6~0_combout ;
wire \U2|WideOr5~0_combout ;
wire \U2|WideOr4~0_combout ;
wire \U2|WideOr3~0_combout ;
wire \U2|WideOr2~0_combout ;
wire \U2|WideOr1~0_combout ;
wire \U2|WideOr0~0_combout ;
wire \U3|WideOr6~0_combout ;
wire \U3|WideOr5~0_combout ;
wire \U3|WideOr4~0_combout ;
wire \U3|WideOr3~0_combout ;
wire \U3|WideOr2~0_combout ;
wire \U3|WideOr1~0_combout ;
wire \U3|WideOr0~0_combout ;
wire \U4|WideOr6~0_combout ;
wire \U4|WideOr5~0_combout ;
wire \U4|Decoder0~0_combout ;
wire \U4|WideOr3~0_combout ;
wire \U4|WideOr2~0_combout ;
wire \U4|WideOr1~0_combout ;
wire \U4|WideOr0~0_combout ;
wire [15:0] \CPU|DP|REGFILE|U5|out ;
wire [3:0] \CPU|FSM|state ;
wire [15:0] \CPU|DP|REGFILE|U3|out ;
wire [15:0] \CPU|U0|out ;
wire [15:0] \CPU|DP|REGFILE|U4|out ;
wire [15:0] \CPU|DP|REGFILE|U6|out ;
wire [15:0] \CPU|DP|REGFILE|U7|out ;
wire [15:0] \CPU|DP|REGFILE|U2|out ;
wire [15:0] \CPU|DP|REGFILE|U1|out ;
wire [2:0] \CPU|DP|U1|status ;
wire [15:0] \CPU|DP|REGFILE|U0|out ;
wire [15:0] \CPU|DP|REG_A|out ;
wire [15:0] \CPU|DP|REG_B|out ;

wire [39:0] \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a1  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a2  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a3  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a4  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a5  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a6  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a7  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a8  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a9  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a10  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a11  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a12  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a13  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a14  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a15  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \LEDR[8]~output (
	.i(\CPU|FSM|WideOr17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX0[0]~output (
	.i(\U0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \HEX0[1]~output (
	.i(\U0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX0[2]~output (
	.i(\U0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX0[3]~output (
	.i(\U0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \HEX0[4]~output (
	.i(\U0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\U0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\U0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX1[0]~output (
	.i(\U1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX1[1]~output (
	.i(\U1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX1[2]~output (
	.i(\U1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[3]~output (
	.i(\U1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX1[4]~output (
	.i(\U1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX1[5]~output (
	.i(\U1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\U1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \HEX2[0]~output (
	.i(\U2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \HEX2[1]~output (
	.i(\U2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[2]~output (
	.i(\U2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \HEX2[3]~output (
	.i(\U2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \HEX2[4]~output (
	.i(\U2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX2[5]~output (
	.i(\U2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\U2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\U3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\U3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(\U3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX3[3]~output (
	.i(\U3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \HEX3[4]~output (
	.i(\U3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \HEX3[5]~output (
	.i(\U3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\U3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\U4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \HEX4[1]~output (
	.i(\U4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\U4|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\U4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\U4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \HEX4[5]~output (
	.i(\U4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX4[6]~output (
	.i(\U4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \CPU|FSM|WideNor1 (
// Equation(s):
// \CPU|FSM|WideNor1~combout  = ( !\CPU|FSM|state [0] & ( (!\CPU|FSM|state [2] & \CPU|FSM|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|state [2]),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideNor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideNor1 .extended_lut = "off";
defparam \CPU|FSM|WideNor1 .lut_mask = 64'h00F000F000000000;
defparam \CPU|FSM|WideNor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N44
dffeas \CPU|U0|out[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U0|out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N21
cyclonev_lcell_comb \CPU|FSM|Equal2~1 (
// Equation(s):
// \CPU|FSM|Equal2~1_combout  = ( !\MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\MEM|mem_rtl_0|auto_generated|ram_block1a11  & \MEM|mem_rtl_0|auto_generated|ram_block1a14 ) ) )

	.dataa(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|Equal2~1 .extended_lut = "off";
defparam \CPU|FSM|Equal2~1 .lut_mask = 64'h0A0A0A0A00000000;
defparam \CPU|FSM|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N23
dffeas \CPU|FSM|Equal2~1_OTERM663DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FSM|Equal2~1_OTERM663DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FSM|Equal2~1_OTERM663DUPLICATE .is_wysiwyg = "true";
defparam \CPU|FSM|Equal2~1_OTERM663DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N9
cyclonev_lcell_comb \CPU|FSM|Equal2~2 (
// Equation(s):
// \CPU|FSM|Equal2~2_combout  = ( !\CPU|FSM|state [0] & ( \CPU|U0|out [15] & ( (\CPU|FSM|state [2] & (!\CPU|U0|out [12] & (!\CPU|FSM|state [1] & \CPU|FSM|Equal2~1_OTERM663DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|FSM|state [2]),
	.datab(!\CPU|U0|out [12]),
	.datac(!\CPU|FSM|state [1]),
	.datad(!\CPU|FSM|Equal2~1_OTERM663DUPLICATE_q ),
	.datae(!\CPU|FSM|state [0]),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|Equal2~2 .extended_lut = "off";
defparam \CPU|FSM|Equal2~2 .lut_mask = 64'h0000000000400000;
defparam \CPU|FSM|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N6
cyclonev_lcell_comb \CPU|FSM|WideOr9~0 (
// Equation(s):
// \CPU|FSM|WideOr9~0_combout  = ( !\CPU|FSM|state [0] & ( (!\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|U0|out [15] & !\CPU|U0|out [14])) # (\CPU|U0|out[13]~DUPLICATE_q  & (!\CPU|U0|out [15] & \CPU|U0|out [14])) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|U0|out [14]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr9~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr9~0 .lut_mask = 64'h0C300C3000000000;
defparam \CPU|FSM|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \CPU|FSM|WideOr13~1 (
// Equation(s):
// \CPU|FSM|WideOr13~1_combout  = ( \CPU|FSM|state [0] & ( (!\CPU|FSM|state [2] & \CPU|FSM|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|state [2]),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr13~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr13~1 .lut_mask = 64'h0000000000F000F0;
defparam \CPU|FSM|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N12
cyclonev_lcell_comb \CPU|FSM|WideOr14~0 (
// Equation(s):
// \CPU|FSM|WideOr14~0_combout  = ( !\CPU|U0|out [14] & ( \CPU|U0|out[13]~DUPLICATE_q  & ( (\CPU|U0|out [15] & \CPU|FSM|WideOr13~1_combout ) ) ) ) # ( \CPU|U0|out [14] & ( !\CPU|U0|out[13]~DUPLICATE_q  & ( (\CPU|U0|out [15] & (!\CPU|U0|out [12] & 
// (\CPU|FSM|WideOr13~1_combout  & !\CPU|U0|out [11]))) ) ) )

	.dataa(!\CPU|U0|out [15]),
	.datab(!\CPU|U0|out [12]),
	.datac(!\CPU|FSM|WideOr13~1_combout ),
	.datad(!\CPU|U0|out [11]),
	.datae(!\CPU|U0|out [14]),
	.dataf(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr14~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr14~0 .lut_mask = 64'h0000040005050000;
defparam \CPU|FSM|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N17
dffeas \CPU|DP|REG_B|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[3]_OTERM87 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N53
dffeas \CPU|DP|REG_M|out[0]_NEW_REG268 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|U0|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[0]_OTERM269 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[0]_NEW_REG268 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[0]_NEW_REG268 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N25
dffeas \CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N22
dffeas \CPU|FSM|Equal2~1_NEW_REG662 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FSM|Equal2~1_OTERM663 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FSM|Equal2~1_NEW_REG662 .is_wysiwyg = "true";
defparam \CPU|FSM|Equal2~1_NEW_REG662 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \CPU|U1|out[8]~1 (
// Equation(s):
// \CPU|U1|out[8]~1_combout  = ( \CPU|FSM|state [2] & ( (!\CPU|FSM|Equal2~1_OTERM663 ) # ((\CPU|FSM|state [1]) # (\CPU|U0|out [15])) ) )

	.dataa(!\CPU|FSM|Equal2~1_OTERM663 ),
	.datab(gnd),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[8]~1 .extended_lut = "off";
defparam \CPU|U1|out[8]~1 .lut_mask = 64'h00000000AFFFAFFF;
defparam \CPU|U1|out[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \CPU|U1|out[8]~2_OTERM557_NEW_REG583 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]~2_OTERM557_OTERM584 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]~2_OTERM557_NEW_REG583 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]~2_OTERM557_NEW_REG583 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N48
cyclonev_lcell_comb \CPU|FSM|WideOr12~0 (
// Equation(s):
// \CPU|FSM|WideOr12~0_combout  = ( \CPU|U0|out [12] & ( \CPU|U0|out[13]~DUPLICATE_q  & ( (!\CPU|U0|out [14] & (!\CPU|U0|out [15] & \CPU|FSM|WideOr13~1_combout )) ) ) ) # ( !\CPU|U0|out [12] & ( \CPU|U0|out[13]~DUPLICATE_q  & ( (!\CPU|U0|out [14] & 
// (!\CPU|U0|out [15] & \CPU|FSM|WideOr13~1_combout )) ) ) ) # ( \CPU|U0|out [12] & ( !\CPU|U0|out[13]~DUPLICATE_q  & ( (\CPU|U0|out [14] & (\CPU|U0|out [11] & (!\CPU|U0|out [15] & \CPU|FSM|WideOr13~1_combout ))) ) ) )

	.dataa(!\CPU|U0|out [14]),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|FSM|WideOr13~1_combout ),
	.datae(!\CPU|U0|out [12]),
	.dataf(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr12~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr12~0 .lut_mask = 64'h0000001000A000A0;
defparam \CPU|FSM|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N52
dffeas \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|FSM|WideOr12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \CPU|FSM|state[0]_RTM0589 (
// Equation(s):
// \CPU|FSM|state[0]_RTM0589~combout  = !\CPU|FSM|state [0]

	.dataa(gnd),
	.datab(!\CPU|FSM|state [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|state[0]_RTM0589~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|state[0]_RTM0589 .extended_lut = "off";
defparam \CPU|FSM|state[0]_RTM0589 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \CPU|FSM|state[0]_RTM0589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N32
dffeas \CPU|U1|out[8]~2_OTERM557_NEW_REG587 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|FSM|state[0]_RTM0589~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]~2_OTERM557_NEW_REG587 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]~2_OTERM557_NEW_REG587 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N59
dffeas \CPU|U1|out[4]_NEW_REG340 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|U1|out[4]_OTERM35 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[4]_OTERM341 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[4]_NEW_REG340 .is_wysiwyg = "true";
defparam \CPU|U1|out[4]_NEW_REG340 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \CPU|FSM|WideOr18~0 (
// Equation(s):
// \CPU|FSM|WideOr18~0_combout  = ( !\CPU|FSM|state [0] & ( (!\CPU|FSM|state [2] & !\CPU|FSM|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|state [2]),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr18~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr18~0 .lut_mask = 64'hF000F00000000000;
defparam \CPU|FSM|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N44
dffeas \CPU|U1|out[8]_NEW_REG322 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|WideOr18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM323 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_NEW_REG322 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_NEW_REG322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \CPU|FSM|Equal2~0 (
// Equation(s):
// \CPU|FSM|Equal2~0_combout  = (\CPU|FSM|state [2] & (!\CPU|FSM|state [0] & !\CPU|FSM|state [1]))

	.dataa(!\CPU|FSM|state [2]),
	.datab(gnd),
	.datac(!\CPU|FSM|state [0]),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|Equal2~0 .extended_lut = "off";
defparam \CPU|FSM|Equal2~0 .lut_mask = 64'h5000500050005000;
defparam \CPU|FSM|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N6
cyclonev_lcell_comb \CPU|FSM|WideOr11~0 (
// Equation(s):
// \CPU|FSM|WideOr11~0_combout  = ( \CPU|U0|out [11] & ( (\CPU|FSM|WideOr13~1_combout  & \CPU|U0|out [12]) ) ) # ( !\CPU|U0|out [11] & ( \CPU|FSM|Equal2~0_combout  ) )

	.dataa(!\CPU|FSM|WideOr13~1_combout ),
	.datab(!\CPU|U0|out [12]),
	.datac(!\CPU|FSM|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U0|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr11~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr11~0 .lut_mask = 64'h0F0F0F0F11111111;
defparam \CPU|FSM|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N15
cyclonev_lcell_comb \CPU|FSM|vsel[3]~0 (
// Equation(s):
// \CPU|FSM|vsel[3]~0_combout  = ( !\CPU|U0|out [15] & ( (!\CPU|U0|out [13] & \CPU|U0|out [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [13]),
	.datad(!\CPU|U0|out [14]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|vsel[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|vsel[3]~0 .extended_lut = "off";
defparam \CPU|FSM|vsel[3]~0 .lut_mask = 64'h00F000F000000000;
defparam \CPU|FSM|vsel[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \CPU|FSM|WideOr8~2 (
// Equation(s):
// \CPU|FSM|WideOr8~2_combout  = ( \CPU|U0|out [14] & ( (!\CPU|U0|out [12] & (!\CPU|U0|out[13]~DUPLICATE_q  & (!\CPU|U0|out [11] & !\CPU|FSM|state [1]))) ) ) # ( !\CPU|U0|out [14] & ( (\CPU|U0|out[13]~DUPLICATE_q  & (!\CPU|FSM|state [1] & ((!\CPU|U0|out 
// [11]) # (\CPU|U0|out [12])))) ) )

	.dataa(!\CPU|U0|out [12]),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [11]),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr8~2 .extended_lut = "off";
defparam \CPU|FSM|WideOr8~2 .lut_mask = 64'h3100310080008000;
defparam \CPU|FSM|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N51
cyclonev_lcell_comb \CPU|FSM|WideOr8~0 (
// Equation(s):
// \CPU|FSM|WideOr8~0_combout  = ( \CPU|FSM|state [1] & ( (!\CPU|U0|out [14] & (\CPU|U0|out [15])) # (\CPU|U0|out [14] & (!\CPU|U0|out [15] & ((!\CPU|U0|out [12]) # (!\CPU|U0|out [11])))) ) )

	.dataa(!\CPU|U0|out [14]),
	.datab(!\CPU|U0|out [15]),
	.datac(!\CPU|U0|out [12]),
	.datad(!\CPU|U0|out [11]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr8~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr8~0 .lut_mask = 64'h0000000066626662;
defparam \CPU|FSM|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N30
cyclonev_lcell_comb \CPU|FSM|WideOr8~1 (
// Equation(s):
// \CPU|FSM|WideOr8~1_combout  = ( \CPU|U0|out [15] & ( \CPU|U0|out[13]~DUPLICATE_q  & ( (\CPU|FSM|WideOr8~2_combout  & (\CPU|FSM|state [2] & !\CPU|FSM|state [0])) ) ) ) # ( \CPU|U0|out [15] & ( !\CPU|U0|out[13]~DUPLICATE_q  & ( (!\CPU|FSM|state [2] & 
// (((\CPU|FSM|WideOr8~0_combout  & \CPU|FSM|state [0])))) # (\CPU|FSM|state [2] & (\CPU|FSM|WideOr8~2_combout  & ((!\CPU|FSM|state [0])))) ) ) ) # ( !\CPU|U0|out [15] & ( !\CPU|U0|out[13]~DUPLICATE_q  & ( (\CPU|FSM|WideOr8~0_combout  & (!\CPU|FSM|state [2] 
// & \CPU|FSM|state [0])) ) ) )

	.dataa(!\CPU|FSM|WideOr8~2_combout ),
	.datab(!\CPU|FSM|WideOr8~0_combout ),
	.datac(!\CPU|FSM|state [2]),
	.datad(!\CPU|FSM|state [0]),
	.datae(!\CPU|U0|out [15]),
	.dataf(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr8~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr8~1 .lut_mask = 64'h0030053000000500;
defparam \CPU|FSM|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N31
dffeas \CPU|DP|REG_C|out[15]_NEW_REG96 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|WideOr8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM97 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_NEW_REG96 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_NEW_REG96 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N8
dffeas \CPU|DP|REG_C|out[15]_NEW_REG94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|WideOr13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM95 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_NEW_REG94 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_NEW_REG94 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N32
dffeas \CPU|DP|REG_C|out[4]_NEW_REG156 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REG_C|out[4]_OTERM63 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[4]_OTERM157 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[4]_NEW_REG156 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[4]_NEW_REG156 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N10
dffeas \CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[8]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N29
dffeas \CPU|U1|out[7]_NEW_REG328 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[7]_OTERM29 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[7]_OTERM329 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[7]_NEW_REG328 .is_wysiwyg = "true";
defparam \CPU|U1|out[7]_NEW_REG328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N54
cyclonev_lcell_comb \CPU|DP|data_in[4]~0 (
// Equation(s):
// \CPU|DP|data_in[4]~0_combout  = ( \CPU|U0|out [14] & ( \CPU|FSM|state [2] & ( (\CPU|FSM|state [1] & (\CPU|U0|out [13] & (!\CPU|U0|out [15] & !\CPU|FSM|state [0]))) ) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|U0|out [13]),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|FSM|state [0]),
	.datae(!\CPU|U0|out [14]),
	.dataf(!\CPU|FSM|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[4]~0 .extended_lut = "off";
defparam \CPU|DP|data_in[4]~0 .lut_mask = 64'h0000000000001000;
defparam \CPU|DP|data_in[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N0
cyclonev_lcell_comb \CPU|FSM|vsel[3]~1 (
// Equation(s):
// \CPU|FSM|vsel[3]~1_combout  = ( \CPU|U0|out [11] & ( \CPU|FSM|vsel[3]~0_combout  & ( (!\CPU|FSM|state [2] & (\CPU|U0|out [12] & (\CPU|FSM|state [1] & \CPU|FSM|state [0]))) ) ) ) # ( !\CPU|U0|out [11] & ( \CPU|FSM|vsel[3]~0_combout  & ( (\CPU|FSM|state [2] 
// & (\CPU|U0|out [12] & (!\CPU|FSM|state [1] & !\CPU|FSM|state [0]))) ) ) )

	.dataa(!\CPU|FSM|state [2]),
	.datab(!\CPU|U0|out [12]),
	.datac(!\CPU|FSM|state [1]),
	.datad(!\CPU|FSM|state [0]),
	.datae(!\CPU|U0|out [11]),
	.dataf(!\CPU|FSM|vsel[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|vsel[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|vsel[3]~1 .extended_lut = "off";
defparam \CPU|FSM|vsel[3]~1 .lut_mask = 64'h0000000010000002;
defparam \CPU|FSM|vsel[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N18
cyclonev_lcell_comb \CPU|FSM|WideOr0~0 (
// Equation(s):
// \CPU|FSM|WideOr0~0_combout  = ( \CPU|U0|out [14] & ( (!\CPU|U0|out [11] & (\CPU|U0|out [15] & !\CPU|U0|out [13])) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|U0|out [13]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr0~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr0~0 .lut_mask = 64'h000000000C000C00;
defparam \CPU|FSM|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N24
cyclonev_lcell_comb \CPU|FSM|WideOr0~1 (
// Equation(s):
// \CPU|FSM|WideOr0~1_combout  = ( \CPU|U0|out [12] & ( (\CPU|FSM|WideOr13~1_combout  & \CPU|FSM|WideOr0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|WideOr13~1_combout ),
	.datad(!\CPU|FSM|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|U0|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr0~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr0~1 .lut_mask = 64'h00000000000F000F;
defparam \CPU|FSM|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N9
cyclonev_lcell_comb \CPU|DP|data_in[4]~1 (
// Equation(s):
// \CPU|DP|data_in[4]~1_combout  = ( \CPU|FSM|WideOr0~1_combout  & ( !\CPU|FSM|vsel[3]~1_combout  ) ) # ( !\CPU|FSM|WideOr0~1_combout  & ( (\CPU|DP|data_in[4]~0_combout  & !\CPU|FSM|vsel[3]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|data_in[4]~0_combout ),
	.datad(!\CPU|FSM|vsel[3]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[4]~1 .extended_lut = "off";
defparam \CPU|DP|data_in[4]~1 .lut_mask = 64'h0F000F00FF00FF00;
defparam \CPU|DP|data_in[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N36
cyclonev_lcell_comb \CPU|DP|data_in[4]~2 (
// Equation(s):
// \CPU|DP|data_in[4]~2_combout  = ( !\CPU|FSM|vsel[3]~1_combout  & ( !\CPU|FSM|WideOr0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|FSM|vsel[3]~1_combout ),
	.dataf(!\CPU|FSM|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[4]~2 .extended_lut = "off";
defparam \CPU|DP|data_in[4]~2 .lut_mask = 64'hFFFF000000000000;
defparam \CPU|DP|data_in[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N47
dffeas \CPU|U1|out[2]_NEW_REG348 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[2]_OTERM39 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[2]_OTERM349 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[2]_NEW_REG348 .is_wysiwyg = "true";
defparam \CPU|U1|out[2]_NEW_REG348 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N44
dffeas \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG262 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|bin[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[3]_OTERM185_OTERM263 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG262 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG262 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|U2|out[5]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U2|out[5]~feeder_combout  = ( \CPU|DP|data_in[5]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U2|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[5]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U2|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U2|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N43
dffeas \CPU|U0|out[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U0|out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N42
cyclonev_lcell_comb \CPU|FSM|WideOr5~1 (
// Equation(s):
// \CPU|FSM|WideOr5~1_combout  = ( \CPU|U0|out[12]~DUPLICATE_q  & ( \CPU|U0|out [15] & ( (\CPU|U0|out [13] & (\CPU|FSM|state [1] & !\CPU|U0|out [14])) ) ) ) # ( !\CPU|U0|out[12]~DUPLICATE_q  & ( \CPU|U0|out [15] & ( (!\CPU|U0|out [11] & (\CPU|FSM|state [1] & 
// (!\CPU|U0|out [13] $ (!\CPU|U0|out [14])))) ) ) ) # ( \CPU|U0|out[12]~DUPLICATE_q  & ( !\CPU|U0|out [15] & ( (\CPU|U0|out [14] & ((!\CPU|U0|out [13] & (!\CPU|U0|out [11] & !\CPU|FSM|state [1])) # (\CPU|U0|out [13] & ((\CPU|FSM|state [1]))))) ) ) ) # ( 
// !\CPU|U0|out[12]~DUPLICATE_q  & ( !\CPU|U0|out [15] & ( (\CPU|U0|out [13] & (\CPU|FSM|state [1] & \CPU|U0|out [14])) ) ) )

	.dataa(!\CPU|U0|out [11]),
	.datab(!\CPU|U0|out [13]),
	.datac(!\CPU|FSM|state [1]),
	.datad(!\CPU|U0|out [14]),
	.datae(!\CPU|U0|out[12]~DUPLICATE_q ),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr5~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr5~1 .lut_mask = 64'h0003008302080300;
defparam \CPU|FSM|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N51
cyclonev_lcell_comb \CPU|FSM|WideOr5~0 (
// Equation(s):
// \CPU|FSM|WideOr5~0_combout  = ( \CPU|U0|out [15] & ( (!\CPU|U0|out [13] & (\CPU|U0|out[12]~DUPLICATE_q  & !\CPU|U0|out [11])) ) ) # ( !\CPU|U0|out [15] & ( (!\CPU|U0|out [13] & (\CPU|U0|out[12]~DUPLICATE_q  & \CPU|U0|out [11])) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [13]),
	.datac(!\CPU|U0|out[12]~DUPLICATE_q ),
	.datad(!\CPU|U0|out [11]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr5~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr5~0 .lut_mask = 64'h000C000C0C000C00;
defparam \CPU|FSM|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N30
cyclonev_lcell_comb \CPU|FSM|WideOr5~2 (
// Equation(s):
// \CPU|FSM|WideOr5~2_combout  = ( \CPU|FSM|state [2] & ( \CPU|FSM|WideOr5~0_combout  & ( (!\CPU|FSM|state [0] & \CPU|FSM|WideOr5~1_combout ) ) ) ) # ( !\CPU|FSM|state [2] & ( \CPU|FSM|WideOr5~0_combout  & ( (\CPU|FSM|state [1] & (\CPU|U0|out [14] & 
// \CPU|FSM|state [0])) ) ) ) # ( \CPU|FSM|state [2] & ( !\CPU|FSM|WideOr5~0_combout  & ( (!\CPU|FSM|state [0] & \CPU|FSM|WideOr5~1_combout ) ) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|U0|out [14]),
	.datac(!\CPU|FSM|state [0]),
	.datad(!\CPU|FSM|WideOr5~1_combout ),
	.datae(!\CPU|FSM|state [2]),
	.dataf(!\CPU|FSM|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr5~2 .extended_lut = "off";
defparam \CPU|FSM|WideOr5~2 .lut_mask = 64'h000000F0010100F0;
defparam \CPU|FSM|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N58
dffeas \CPU|U0|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[5] .is_wysiwyg = "true";
defparam \CPU|U0|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N21
cyclonev_lcell_comb \CPU|FSM|WideOr3~0 (
// Equation(s):
// \CPU|FSM|WideOr3~0_combout  = ( \CPU|FSM|state [2] & ( (!\CPU|FSM|state [1] & (!\CPU|U0|out [11] & (!\CPU|FSM|state [0] & !\CPU|U0|out [15]))) ) ) # ( !\CPU|FSM|state [2] & ( (\CPU|FSM|state [1] & (\CPU|FSM|state [0] & (!\CPU|U0|out [11] $ (!\CPU|U0|out 
// [15])))) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|FSM|state [0]),
	.datad(!\CPU|U0|out [15]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr3~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr3~0 .lut_mask = 64'h0104010480008000;
defparam \CPU|FSM|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \CPU|FSM|WideOr3~1 (
// Equation(s):
// \CPU|FSM|WideOr3~1_combout  = ( \CPU|FSM|WideOr3~0_combout  & ( (\CPU|U0|out [14] & (\CPU|U0|out [12] & !\CPU|U0|out[13]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [14]),
	.datac(!\CPU|U0|out [12]),
	.datad(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr3~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr3~1 .lut_mask = 64'h0000000003000300;
defparam \CPU|FSM|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N32
dffeas \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG200 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|U0|out[12]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG200 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG200 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N44
dffeas \CPU|DP|REG_C|out[6]_OTERM155_NEW_REG234 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[6]_OTERM155_OTERM235 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[6]_OTERM155_NEW_REG234 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[6]_OTERM155_NEW_REG234 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N9
cyclonev_lcell_comb \CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder (
// Equation(s):
// \CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder_combout  = ( \CPU|DP|U1|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder .extended_lut = "off";
defparam \CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N11
dffeas \CPU|DP|REG_C|out[8]_OTERM143_NEW_REG226 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[8]_OTERM143_OTERM227~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[8]_OTERM143_OTERM227 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[8]_OTERM143_NEW_REG226 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[8]_OTERM143_NEW_REG226 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N53
dffeas \CPU|U1|out[8]_OTERM325_NEW_REG544 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|FSM|WideOr12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM325_OTERM545 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_OTERM325_NEW_REG544 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_OTERM325_NEW_REG544 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N30
cyclonev_lcell_comb \CPU|U1|out[8]~2 (
// Equation(s):
// \CPU|U1|out[8]~2_combout  = ( \CPU|U1|out[8]~2_OTERM557_OTERM588  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ) # ((!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & \CPU|U1|out[8]_OTERM325_OTERM545 )) ) ) # ( !\CPU|U1|out[8]~2_OTERM557_OTERM588  
// & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & \CPU|U1|out[8]_OTERM325_OTERM545 ) ) )

	.dataa(gnd),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.datac(!\CPU|U1|out[8]_OTERM325_OTERM545 ),
	.datad(!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[8]~2 .extended_lut = "off";
defparam \CPU|U1|out[8]~2 .lut_mask = 64'h0C0C0C0CFF0CFF0C;
defparam \CPU|U1|out[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N35
dffeas \CPU|U1|out[8]_NEW_REG320 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[8]_OTERM27 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM321 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_NEW_REG320 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_NEW_REG320 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N4
dffeas \CPU|U1|out[8]_OTERM327_NEW_REG579 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|FSM|vsel[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM327_OTERM580 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_OTERM327_NEW_REG579 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_OTERM327_NEW_REG579 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N56
dffeas \CPU|U1|out[6]_NEW_REG332 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[6]_OTERM31 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[6]_OTERM333 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[6]_NEW_REG332 .is_wysiwyg = "true";
defparam \CPU|U1|out[6]_NEW_REG332 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N59
dffeas \CPU|U1|out[5]_NEW_REG336 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[5]_OTERM33 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[5]_OTERM337 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[5]_NEW_REG336 .is_wysiwyg = "true";
defparam \CPU|U1|out[5]_NEW_REG336 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N55
dffeas \CPU|U0|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U0|out[3]_OTERM83 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U0|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N26
dffeas \CPU|U1|out[3]_NEW_REG344 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[3]_OTERM37 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[3]_OTERM345 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[3]_NEW_REG344 .is_wysiwyg = "true";
defparam \CPU|U1|out[3]_NEW_REG344 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N36
cyclonev_lcell_comb \CPU|Add0~9 (
// Equation(s):
// \CPU|Add0~9_sumout  = SUM(( \CPU|U0|out [2] ) + ( \CPU|U1|out[2]_OTERM39  ) + ( \CPU|Add0~6  ))
// \CPU|Add0~10  = CARRY(( \CPU|U0|out [2] ) + ( \CPU|U1|out[2]_OTERM39  ) + ( \CPU|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[2]_OTERM39 ),
	.datad(!\CPU|U0|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~9_sumout ),
	.cout(\CPU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~9 .extended_lut = "off";
defparam \CPU|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N39
cyclonev_lcell_comb \CPU|Add0~13 (
// Equation(s):
// \CPU|Add0~13_sumout  = SUM(( \CPU|U1|out[3]_OTERM37  ) + ( \CPU|U0|out[3]~DUPLICATE_q  ) + ( \CPU|Add0~10  ))
// \CPU|Add0~14  = CARRY(( \CPU|U1|out[3]_OTERM37  ) + ( \CPU|U0|out[3]~DUPLICATE_q  ) + ( \CPU|Add0~10  ))

	.dataa(gnd),
	.datab(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datac(!\CPU|U1|out[3]_OTERM37 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~13_sumout ),
	.cout(\CPU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~13 .extended_lut = "off";
defparam \CPU|Add0~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \CPU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N5
dffeas \CPU|U1|out[1]_NEW_REG352 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[1]_OTERM41 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[1]_OTERM353 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[1]_NEW_REG352 .is_wysiwyg = "true";
defparam \CPU|U1|out[1]_NEW_REG352 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \CPU|Add0~1 (
// Equation(s):
// \CPU|Add0~2  = CARRY(( \CPU|U1|out[0]_OTERM43  ) + ( \CPU|U0|out [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [0]),
	.datad(!\CPU|U1|out[0]_OTERM43 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~1 .extended_lut = "off";
defparam \CPU|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N33
cyclonev_lcell_comb \CPU|Add0~5 (
// Equation(s):
// \CPU|Add0~5_sumout  = SUM(( \CPU|U1|out[1]_OTERM41  ) + ( \CPU|U0|out [1] ) + ( \CPU|Add0~2  ))
// \CPU|Add0~6  = CARRY(( \CPU|U1|out[1]_OTERM41  ) + ( \CPU|U0|out [1] ) + ( \CPU|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [1]),
	.datad(!\CPU|U1|out[1]_OTERM41 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~5_sumout ),
	.cout(\CPU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~5 .extended_lut = "off";
defparam \CPU|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N0
cyclonev_lcell_comb \CPU|Add6~1 (
// Equation(s):
// \CPU|Add6~2  = CARRY(( \CPU|U1|out[0]_OTERM43  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\CPU|U1|out[0]_OTERM43 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~1 .extended_lut = "off";
defparam \CPU|Add6~1 .lut_mask = 64'h0000000000003333;
defparam \CPU|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N3
cyclonev_lcell_comb \CPU|Add6~5 (
// Equation(s):
// \CPU|Add6~5_sumout  = SUM(( \CPU|U1|out[1]_OTERM41  ) + ( GND ) + ( \CPU|Add6~2  ))
// \CPU|Add6~6  = CARRY(( \CPU|U1|out[1]_OTERM41  ) + ( GND ) + ( \CPU|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[1]_OTERM41 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~5_sumout ),
	.cout(\CPU|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~5 .extended_lut = "off";
defparam \CPU|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N51
cyclonev_lcell_comb \CPU|Mux9~0 (
// Equation(s):
// \CPU|Mux9~0_combout  = ( \CPU|FSM|WideOr11~0_combout  & ( \CPU|Add6~5_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & ((!\CPU|FSM|vsel[3]~0_combout ) # ((\CPU|DP|REG_C|out[1]_OTERM71 )))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~5_sumout )))) ) ) ) # ( 
// !\CPU|FSM|WideOr11~0_combout  & ( \CPU|Add6~5_sumout  & ( (!\CPU|FSM|WideOr12~0_combout ) # (\CPU|Add0~5_sumout ) ) ) ) # ( \CPU|FSM|WideOr11~0_combout  & ( !\CPU|Add6~5_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & (\CPU|FSM|vsel[3]~0_combout  & 
// (\CPU|DP|REG_C|out[1]_OTERM71 ))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~5_sumout )))) ) ) ) # ( !\CPU|FSM|WideOr11~0_combout  & ( !\CPU|Add6~5_sumout  & ( (\CPU|FSM|WideOr12~0_combout  & \CPU|Add0~5_sumout ) ) ) )

	.dataa(!\CPU|FSM|WideOr12~0_combout ),
	.datab(!\CPU|FSM|vsel[3]~0_combout ),
	.datac(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.datad(!\CPU|Add0~5_sumout ),
	.datae(!\CPU|FSM|WideOr11~0_combout ),
	.dataf(!\CPU|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux9~0 .extended_lut = "off";
defparam \CPU|Mux9~0 .lut_mask = 64'h00550257AAFF8ADF;
defparam \CPU|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N52
dffeas \CPU|U1|out[1]_NEW_REG354 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[1]_OTERM355 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[1]_NEW_REG354 .is_wysiwyg = "true";
defparam \CPU|U1|out[1]_NEW_REG354 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N18
cyclonev_lcell_comb \CPU|U1|out[1]_NEW40_RESYN694 (
// Equation(s):
// \CPU|U1|out[1]_NEW40_RESYN694_BDD695  = ( \CPU|U1|out[1]_OTERM355  & ( !\CPU|U1|out[8]_OTERM323  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|U1|out[8]_OTERM323 ),
	.datae(gnd),
	.dataf(!\CPU|U1|out[1]_OTERM355 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[1]_NEW40_RESYN694_BDD695 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[1]_NEW40_RESYN694 .extended_lut = "off";
defparam \CPU|U1|out[1]_NEW40_RESYN694 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|U1|out[1]_NEW40_RESYN694 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N3
cyclonev_lcell_comb \CPU|U1|out[1]_NEW40 (
// Equation(s):
// \CPU|U1|out[1]_OTERM41  = ( \CPU|U1|out[1]_OTERM353  & ( \CPU|U1|out[1]_NEW40_RESYN694_BDD695  ) ) # ( !\CPU|U1|out[1]_OTERM353  & ( \CPU|U1|out[1]_NEW40_RESYN694_BDD695  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586  & (((!\CPU|U1|out[8]~2_OTERM557_OTERM584  
// & \CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586  & (!\CPU|U1|out[8]~2_OTERM557_OTERM584  & ((\CPU|U1|out[8]~2_OTERM557_OTERM588 )))) ) ) ) # ( \CPU|U1|out[1]_OTERM353  & ( 
// !\CPU|U1|out[1]_NEW40_RESYN694_BDD695  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586  & (!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q  & ((!\CPU|U1|out[8]~2_OTERM557_OTERM588 ) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586  
// & (((!\CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 ))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM586 ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM584 ),
	.datac(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datad(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datae(!\CPU|U1|out[1]_OTERM353 ),
	.dataf(!\CPU|U1|out[1]_NEW40_RESYN694_BDD695 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[1]_OTERM41 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[1]_NEW40 .extended_lut = "off";
defparam \CPU|U1|out[1]_NEW40 .lut_mask = 64'h0000F5310ACEFFFF;
defparam \CPU|U1|out[1]_NEW40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \CPU|Add6~9 (
// Equation(s):
// \CPU|Add6~9_sumout  = SUM(( \CPU|U1|out[2]_OTERM39  ) + ( GND ) + ( \CPU|Add6~6  ))
// \CPU|Add6~10  = CARRY(( \CPU|U1|out[2]_OTERM39  ) + ( GND ) + ( \CPU|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[2]_OTERM39 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~9_sumout ),
	.cout(\CPU|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~9 .extended_lut = "off";
defparam \CPU|Add6~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N9
cyclonev_lcell_comb \CPU|Add6~13 (
// Equation(s):
// \CPU|Add6~13_sumout  = SUM(( \CPU|U1|out[3]_OTERM37  ) + ( GND ) + ( \CPU|Add6~10  ))
// \CPU|Add6~14  = CARRY(( \CPU|U1|out[3]_OTERM37  ) + ( GND ) + ( \CPU|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|U1|out[3]_OTERM37 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~13_sumout ),
	.cout(\CPU|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~13 .extended_lut = "off";
defparam \CPU|Add6~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N30
cyclonev_lcell_comb \CPU|Mux7~0 (
// Equation(s):
// \CPU|Mux7~0_combout  = ( \CPU|Add0~13_sumout  & ( \CPU|Add6~13_sumout  & ( (!\CPU|FSM|WideOr11~0_combout ) # (((!\CPU|FSM|vsel[3]~0_combout ) # (\CPU|FSM|WideOr12~0_combout )) # (\CPU|DP|REG_C|out[3]_OTERM73 )) ) ) ) # ( !\CPU|Add0~13_sumout  & ( 
// \CPU|Add6~13_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & ((!\CPU|FSM|WideOr11~0_combout ) # ((!\CPU|FSM|vsel[3]~0_combout ) # (\CPU|DP|REG_C|out[3]_OTERM73 )))) ) ) ) # ( \CPU|Add0~13_sumout  & ( !\CPU|Add6~13_sumout  & ( ((\CPU|FSM|WideOr11~0_combout  & 
// (\CPU|DP|REG_C|out[3]_OTERM73  & \CPU|FSM|vsel[3]~0_combout ))) # (\CPU|FSM|WideOr12~0_combout ) ) ) ) # ( !\CPU|Add0~13_sumout  & ( !\CPU|Add6~13_sumout  & ( (\CPU|FSM|WideOr11~0_combout  & (\CPU|DP|REG_C|out[3]_OTERM73  & (\CPU|FSM|vsel[3]~0_combout  & 
// !\CPU|FSM|WideOr12~0_combout ))) ) ) )

	.dataa(!\CPU|FSM|WideOr11~0_combout ),
	.datab(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datac(!\CPU|FSM|vsel[3]~0_combout ),
	.datad(!\CPU|FSM|WideOr12~0_combout ),
	.datae(!\CPU|Add0~13_sumout ),
	.dataf(!\CPU|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux7~0 .extended_lut = "off";
defparam \CPU|Mux7~0 .lut_mask = 64'h010001FFFB00FBFF;
defparam \CPU|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N32
dffeas \CPU|U1|out[3]_NEW_REG346 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[3]_OTERM347 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[3]_NEW_REG346 .is_wysiwyg = "true";
defparam \CPU|U1|out[3]_NEW_REG346 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N15
cyclonev_lcell_comb \CPU|U1|out[3]_NEW36_RESYN690 (
// Equation(s):
// \CPU|U1|out[3]_NEW36_RESYN690_BDD691  = ( \CPU|U1|out[3]_OTERM347  & ( !\CPU|U1|out[8]_OTERM323  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|U1|out[8]_OTERM323 ),
	.datae(gnd),
	.dataf(!\CPU|U1|out[3]_OTERM347 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[3]_NEW36_RESYN690_BDD691 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[3]_NEW36_RESYN690 .extended_lut = "off";
defparam \CPU|U1|out[3]_NEW36_RESYN690 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|U1|out[3]_NEW36_RESYN690 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \CPU|U1|out[3]_NEW36 (
// Equation(s):
// \CPU|U1|out[3]_OTERM37  = ( \CPU|U1|out[3]_OTERM345  & ( \CPU|U1|out[3]_NEW36_RESYN690_BDD691  ) ) # ( !\CPU|U1|out[3]_OTERM345  & ( \CPU|U1|out[3]_NEW36_RESYN690_BDD691  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & 
// (!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & (\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & ((!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ) # ((!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & 
// \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q )))) ) ) ) # ( \CPU|U1|out[3]_OTERM345  & ( !\CPU|U1|out[3]_NEW36_RESYN690_BDD691  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & (((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q )) # 
// (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & (\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q  & ((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.datac(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datad(!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ),
	.datae(!\CPU|U1|out[3]_OTERM345 ),
	.dataf(!\CPU|U1|out[3]_NEW36_RESYN690_BDD691 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[3]_OTERM37 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[3]_NEW36 .extended_lut = "off";
defparam \CPU|U1|out[3]_NEW36 .lut_mask = 64'h0000A2F35D0CFFFF;
defparam \CPU|U1|out[3]_NEW36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N42
cyclonev_lcell_comb \CPU|Add0~17 (
// Equation(s):
// \CPU|Add0~17_sumout  = SUM(( \CPU|U1|out[4]_OTERM35  ) + ( \CPU|U0|out[4]_NEW76_OTERM608  ) + ( \CPU|Add0~14  ))
// \CPU|Add0~18  = CARRY(( \CPU|U1|out[4]_OTERM35  ) + ( \CPU|U0|out[4]_NEW76_OTERM608  ) + ( \CPU|Add0~14  ))

	.dataa(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datab(gnd),
	.datac(!\CPU|U1|out[4]_OTERM35 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~17_sumout ),
	.cout(\CPU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~17 .extended_lut = "off";
defparam \CPU|Add0~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \CPU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N45
cyclonev_lcell_comb \CPU|Add0~21 (
// Equation(s):
// \CPU|Add0~21_sumout  = SUM(( \CPU|U0|out[5]~DUPLICATE_q  ) + ( \CPU|U1|out[5]_OTERM33  ) + ( \CPU|Add0~18  ))
// \CPU|Add0~22  = CARRY(( \CPU|U0|out[5]~DUPLICATE_q  ) + ( \CPU|U1|out[5]_OTERM33  ) + ( \CPU|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[5]_OTERM33 ),
	.datad(!\CPU|U0|out[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~21_sumout ),
	.cout(\CPU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~21 .extended_lut = "off";
defparam \CPU|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \CPU|Add6~17 (
// Equation(s):
// \CPU|Add6~17_sumout  = SUM(( \CPU|U1|out[4]_OTERM35  ) + ( GND ) + ( \CPU|Add6~14  ))
// \CPU|Add6~18  = CARRY(( \CPU|U1|out[4]_OTERM35  ) + ( GND ) + ( \CPU|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[4]_OTERM35 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~17_sumout ),
	.cout(\CPU|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~17 .extended_lut = "off";
defparam \CPU|Add6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N15
cyclonev_lcell_comb \CPU|Add6~21 (
// Equation(s):
// \CPU|Add6~21_sumout  = SUM(( \CPU|U1|out[5]_OTERM33  ) + ( GND ) + ( \CPU|Add6~18  ))
// \CPU|Add6~22  = CARRY(( \CPU|U1|out[5]_OTERM33  ) + ( GND ) + ( \CPU|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|U1|out[5]_OTERM33 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~21_sumout ),
	.cout(\CPU|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~21 .extended_lut = "off";
defparam \CPU|Add6~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N36
cyclonev_lcell_comb \CPU|Mux5~0 (
// Equation(s):
// \CPU|Mux5~0_combout  = ( \CPU|DP|REG_C|out[5]_OTERM69  & ( \CPU|Add6~21_sumout  & ( (!\CPU|FSM|WideOr12~0_combout ) # (\CPU|Add0~21_sumout ) ) ) ) # ( !\CPU|DP|REG_C|out[5]_OTERM69  & ( \CPU|Add6~21_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & 
// ((!\CPU|FSM|vsel[3]~0_combout ) # ((!\CPU|FSM|WideOr11~0_combout )))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~21_sumout )))) ) ) ) # ( \CPU|DP|REG_C|out[5]_OTERM69  & ( !\CPU|Add6~21_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & 
// (\CPU|FSM|vsel[3]~0_combout  & ((\CPU|FSM|WideOr11~0_combout )))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~21_sumout )))) ) ) ) # ( !\CPU|DP|REG_C|out[5]_OTERM69  & ( !\CPU|Add6~21_sumout  & ( (\CPU|FSM|WideOr12~0_combout  & \CPU|Add0~21_sumout ) ) 
// ) )

	.dataa(!\CPU|FSM|vsel[3]~0_combout ),
	.datab(!\CPU|FSM|WideOr12~0_combout ),
	.datac(!\CPU|Add0~21_sumout ),
	.datad(!\CPU|FSM|WideOr11~0_combout ),
	.datae(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.dataf(!\CPU|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux5~0 .extended_lut = "off";
defparam \CPU|Mux5~0 .lut_mask = 64'h03030347CF8BCFCF;
defparam \CPU|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N37
dffeas \CPU|U1|out[5]_NEW_REG338 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[5]_OTERM339 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[5]_NEW_REG338 .is_wysiwyg = "true";
defparam \CPU|U1|out[5]_NEW_REG338 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N39
cyclonev_lcell_comb \CPU|U1|out[5]_NEW32_RESYN686 (
// Equation(s):
// \CPU|U1|out[5]_NEW32_RESYN686_BDD687  = ( \CPU|U1|out[5]_OTERM339  & ( !\CPU|U1|out[8]_OTERM323  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[8]_OTERM323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U1|out[5]_OTERM339 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[5]_NEW32_RESYN686_BDD687 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[5]_NEW32_RESYN686 .extended_lut = "off";
defparam \CPU|U1|out[5]_NEW32_RESYN686 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|U1|out[5]_NEW32_RESYN686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N57
cyclonev_lcell_comb \CPU|U1|out[5]_NEW32 (
// Equation(s):
// \CPU|U1|out[5]_OTERM33  = ( \CPU|U1|out[5]_OTERM337  & ( \CPU|U1|out[5]_NEW32_RESYN686_BDD687  ) ) # ( !\CPU|U1|out[5]_OTERM337  & ( \CPU|U1|out[5]_NEW32_RESYN686_BDD687  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & 
// (((!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & ((!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ) # ((!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & 
// \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q )))) ) ) ) # ( \CPU|U1|out[5]_OTERM337  & ( !\CPU|U1|out[5]_NEW32_RESYN686_BDD687  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & (((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ) # 
// (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & (\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q  & ((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ),
	.datac(!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.datad(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datae(!\CPU|U1|out[5]_OTERM337 ),
	.dataf(!\CPU|U1|out[5]_NEW32_RESYN686_BDD687 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[5]_OTERM33 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[5]_NEW32 .extended_lut = "off";
defparam \CPU|U1|out[5]_NEW32 .lut_mask = 64'h0000BB0B44F4FFFF;
defparam \CPU|U1|out[5]_NEW32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \CPU|Add0~25 (
// Equation(s):
// \CPU|Add0~25_sumout  = SUM(( \CPU|U0|out [6] ) + ( \CPU|U1|out[6]_OTERM31  ) + ( \CPU|Add0~22  ))
// \CPU|Add0~26  = CARRY(( \CPU|U0|out [6] ) + ( \CPU|U1|out[6]_OTERM31  ) + ( \CPU|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[6]_OTERM31 ),
	.datad(!\CPU|U0|out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~25_sumout ),
	.cout(\CPU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~25 .extended_lut = "off";
defparam \CPU|Add0~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N18
cyclonev_lcell_comb \CPU|Add6~25 (
// Equation(s):
// \CPU|Add6~25_sumout  = SUM(( \CPU|U1|out[6]_OTERM31  ) + ( GND ) + ( \CPU|Add6~22  ))
// \CPU|Add6~26  = CARRY(( \CPU|U1|out[6]_OTERM31  ) + ( GND ) + ( \CPU|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[6]_OTERM31 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~25_sumout ),
	.cout(\CPU|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~25 .extended_lut = "off";
defparam \CPU|Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N6
cyclonev_lcell_comb \CPU|Mux4~0 (
// Equation(s):
// \CPU|Mux4~0_combout  = ( \CPU|FSM|vsel[3]~0_combout  & ( \CPU|Add6~25_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & ((!\CPU|FSM|WideOr11~0_combout ) # ((\CPU|DP|REG_C|out[6]_OTERM61 )))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~25_sumout )))) ) ) ) # 
// ( !\CPU|FSM|vsel[3]~0_combout  & ( \CPU|Add6~25_sumout  & ( (!\CPU|FSM|WideOr12~0_combout ) # (\CPU|Add0~25_sumout ) ) ) ) # ( \CPU|FSM|vsel[3]~0_combout  & ( !\CPU|Add6~25_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & (\CPU|FSM|WideOr11~0_combout  & 
// ((\CPU|DP|REG_C|out[6]_OTERM61 )))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~25_sumout )))) ) ) ) # ( !\CPU|FSM|vsel[3]~0_combout  & ( !\CPU|Add6~25_sumout  & ( (\CPU|FSM|WideOr12~0_combout  & \CPU|Add0~25_sumout ) ) ) )

	.dataa(!\CPU|FSM|WideOr12~0_combout ),
	.datab(!\CPU|FSM|WideOr11~0_combout ),
	.datac(!\CPU|Add0~25_sumout ),
	.datad(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datae(!\CPU|FSM|vsel[3]~0_combout ),
	.dataf(!\CPU|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux4~0 .extended_lut = "off";
defparam \CPU|Mux4~0 .lut_mask = 64'h05050527AFAF8DAF;
defparam \CPU|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N8
dffeas \CPU|U1|out[6]_NEW_REG334 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[6]_OTERM335 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[6]_NEW_REG334 .is_wysiwyg = "true";
defparam \CPU|U1|out[6]_NEW_REG334 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \CPU|U1|out[6]_NEW30_RESYN684 (
// Equation(s):
// \CPU|U1|out[6]_NEW30_RESYN684_BDD685  = ( !\CPU|U1|out[8]_OTERM323  & ( \CPU|U1|out[6]_OTERM335  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[6]_OTERM335 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U1|out[8]_OTERM323 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[6]_NEW30_RESYN684_BDD685 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[6]_NEW30_RESYN684 .extended_lut = "off";
defparam \CPU|U1|out[6]_NEW30_RESYN684 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|U1|out[6]_NEW30_RESYN684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \CPU|U1|out[6]_NEW30 (
// Equation(s):
// \CPU|U1|out[6]_OTERM31  = ( \CPU|U1|out[6]_OTERM333  & ( \CPU|U1|out[6]_NEW30_RESYN684_BDD685  ) ) # ( !\CPU|U1|out[6]_OTERM333  & ( \CPU|U1|out[6]_NEW30_RESYN684_BDD685  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & 
// (((\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q  & !\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & ((!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ) # ((\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q  & 
// !\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) ) ) ) # ( \CPU|U1|out[6]_OTERM333  & ( !\CPU|U1|out[6]_NEW30_RESYN684_BDD685  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & (((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ) # 
// (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & (\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q  & ((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ),
	.datac(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datad(!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.datae(!\CPU|U1|out[6]_OTERM333 ),
	.dataf(!\CPU|U1|out[6]_NEW30_RESYN684_BDD685 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[6]_OTERM31 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[6]_NEW30 .extended_lut = "off";
defparam \CPU|U1|out[6]_NEW30 .lut_mask = 64'h0000B0BB4F44FFFF;
defparam \CPU|U1|out[6]_NEW30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N51
cyclonev_lcell_comb \CPU|Add0~29 (
// Equation(s):
// \CPU|Add0~29_sumout  = SUM(( \CPU|U1|out[7]_OTERM29  ) + ( \CPU|U0|out [7] ) + ( \CPU|Add0~26  ))
// \CPU|Add0~30  = CARRY(( \CPU|U1|out[7]_OTERM29  ) + ( \CPU|U0|out [7] ) + ( \CPU|Add0~26  ))

	.dataa(!\CPU|U0|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|U1|out[7]_OTERM29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~29_sumout ),
	.cout(\CPU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~29 .extended_lut = "off";
defparam \CPU|Add0~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \CPU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N54
cyclonev_lcell_comb \CPU|Add0~33 (
// Equation(s):
// \CPU|Add0~33_sumout  = SUM(( \CPU|U1|out[8]_OTERM27  ) + ( \CPU|U0|out [7] ) + ( \CPU|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [7]),
	.datad(!\CPU|U1|out[8]_OTERM27 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Add0~33 .extended_lut = "off";
defparam \CPU|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \CPU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N55
dffeas \CPU|U1|out[8]_OTERM327_NEW_REG575 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM327_OTERM576 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_OTERM327_NEW_REG575 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_OTERM327_NEW_REG575 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N14
dffeas \CPU|DP|REG_C|out[8]_NEW_REG138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REG_C|out[8]_OTERM57 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[8]_OTERM139 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[8]_NEW_REG138 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[8]_NEW_REG138 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N23
dffeas \CPU|U1|out[8]_OTERM327_NEW_REG581 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|FSM|WideOr11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM327_OTERM582 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_OTERM327_NEW_REG581 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_OTERM327_NEW_REG581 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N21
cyclonev_lcell_comb \CPU|Add6~29 (
// Equation(s):
// \CPU|Add6~29_sumout  = SUM(( \CPU|U1|out[7]_OTERM29  ) + ( GND ) + ( \CPU|Add6~26  ))
// \CPU|Add6~30  = CARRY(( \CPU|U1|out[7]_OTERM29  ) + ( GND ) + ( \CPU|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|U1|out[7]_OTERM29 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~29_sumout ),
	.cout(\CPU|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~29 .extended_lut = "off";
defparam \CPU|Add6~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \CPU|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \CPU|Add6~33 (
// Equation(s):
// \CPU|Add6~33_sumout  = SUM(( \CPU|U1|out[8]_OTERM27  ) + ( GND ) + ( \CPU|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[8]_OTERM27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|Add6~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Add6~33 .extended_lut = "off";
defparam \CPU|Add6~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N25
dffeas \CPU|U1|out[8]_OTERM327_NEW_REG577 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Add6~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]_OTERM327_OTERM578 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]_OTERM327_NEW_REG577 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]_OTERM327_NEW_REG577 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N21
cyclonev_lcell_comb \CPU|Mux2~0 (
// Equation(s):
// \CPU|Mux2~0_combout  = ( \CPU|U1|out[8]_OTERM327_OTERM582  & ( \CPU|U1|out[8]_OTERM327_OTERM578  & ( (!\CPU|U1|out[8]_OTERM325_OTERM545  & ((!\CPU|U1|out[8]_OTERM327_OTERM580 ) # ((\CPU|DP|REG_C|out[8]_OTERM139 )))) # (\CPU|U1|out[8]_OTERM325_OTERM545  & 
// (((\CPU|U1|out[8]_OTERM327_OTERM576 )))) ) ) ) # ( !\CPU|U1|out[8]_OTERM327_OTERM582  & ( \CPU|U1|out[8]_OTERM327_OTERM578  & ( (!\CPU|U1|out[8]_OTERM325_OTERM545 ) # (\CPU|U1|out[8]_OTERM327_OTERM576 ) ) ) ) # ( \CPU|U1|out[8]_OTERM327_OTERM582  & ( 
// !\CPU|U1|out[8]_OTERM327_OTERM578  & ( (!\CPU|U1|out[8]_OTERM325_OTERM545  & (\CPU|U1|out[8]_OTERM327_OTERM580  & ((\CPU|DP|REG_C|out[8]_OTERM139 )))) # (\CPU|U1|out[8]_OTERM325_OTERM545  & (((\CPU|U1|out[8]_OTERM327_OTERM576 )))) ) ) ) # ( 
// !\CPU|U1|out[8]_OTERM327_OTERM582  & ( !\CPU|U1|out[8]_OTERM327_OTERM578  & ( (\CPU|U1|out[8]_OTERM327_OTERM576  & \CPU|U1|out[8]_OTERM325_OTERM545 ) ) ) )

	.dataa(!\CPU|U1|out[8]_OTERM327_OTERM580 ),
	.datab(!\CPU|U1|out[8]_OTERM327_OTERM576 ),
	.datac(!\CPU|DP|REG_C|out[8]_OTERM139 ),
	.datad(!\CPU|U1|out[8]_OTERM325_OTERM545 ),
	.datae(!\CPU|U1|out[8]_OTERM327_OTERM582 ),
	.dataf(!\CPU|U1|out[8]_OTERM327_OTERM578 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux2~0 .extended_lut = "off";
defparam \CPU|Mux2~0 .lut_mask = 64'h00330533FF33AF33;
defparam \CPU|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N33
cyclonev_lcell_comb \CPU|U1|out[8]_NEW26 (
// Equation(s):
// \CPU|U1|out[8]_OTERM27  = ( \CPU|Mux2~0_combout  & ( (!\CPU|U1|out[8]~2_combout  & ((\CPU|U1|out[8]_OTERM321 ))) # (\CPU|U1|out[8]~2_combout  & (!\CPU|U1|out[8]_OTERM323 )) ) ) # ( !\CPU|Mux2~0_combout  & ( (!\CPU|U1|out[8]~2_combout  & 
// \CPU|U1|out[8]_OTERM321 ) ) )

	.dataa(!\CPU|U1|out[8]_OTERM323 ),
	.datab(gnd),
	.datac(!\CPU|U1|out[8]~2_combout ),
	.datad(!\CPU|U1|out[8]_OTERM321 ),
	.datae(gnd),
	.dataf(!\CPU|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[8]_OTERM27 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[8]_NEW26 .extended_lut = "off";
defparam \CPU|U1|out[8]_NEW26 .lut_mask = 64'h00F000F00AFA0AFA;
defparam \CPU|U1|out[8]_NEW26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \CPU|DP|data_in[8]~11 (
// Equation(s):
// \CPU|DP|data_in[8]~11_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( \CPU|U1|out[8]_OTERM27  & ( (!\CPU|DP|data_in[4]~1_combout  & (((!\CPU|DP|data_in[4]~2_combout ) # (\CPU|DP|REG_C|out[8]_OTERM57 )))) # (\CPU|DP|data_in[4]~1_combout  & 
// (((\CPU|DP|data_in[4]~2_combout )) # (\CPU|U0|out [7]))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( \CPU|U1|out[8]_OTERM27  & ( (!\CPU|DP|data_in[4]~1_combout  & (((!\CPU|DP|data_in[4]~2_combout ) # (\CPU|DP|REG_C|out[8]_OTERM57 )))) # 
// (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [7] & ((!\CPU|DP|data_in[4]~2_combout )))) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( !\CPU|U1|out[8]_OTERM27  & ( (!\CPU|DP|data_in[4]~1_combout  & (((\CPU|DP|REG_C|out[8]_OTERM57  & 
// \CPU|DP|data_in[4]~2_combout )))) # (\CPU|DP|data_in[4]~1_combout  & (((\CPU|DP|data_in[4]~2_combout )) # (\CPU|U0|out [7]))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( !\CPU|U1|out[8]_OTERM27  & ( (!\CPU|DP|data_in[4]~1_combout  & 
// (((\CPU|DP|REG_C|out[8]_OTERM57  & \CPU|DP|data_in[4]~2_combout )))) # (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [7] & ((!\CPU|DP|data_in[4]~2_combout )))) ) ) )

	.dataa(!\CPU|U0|out [7]),
	.datab(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datac(!\CPU|DP|data_in[4]~1_combout ),
	.datad(!\CPU|DP|data_in[4]~2_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\CPU|U1|out[8]_OTERM27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[8]~11 .extended_lut = "off";
defparam \CPU|DP|data_in[8]~11 .lut_mask = 64'h0530053FF530F53F;
defparam \CPU|DP|data_in[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N14
dffeas \CPU|DP|REGFILE|U2|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N51
cyclonev_lcell_comb \CPU|Mux23~0 (
// Equation(s):
// \CPU|Mux23~0_combout  = ( \CPU|U0|out [9] & ( \CPU|U0|out [6] ) ) # ( !\CPU|U0|out [9] & ( \CPU|U0|out [6] & ( (!\CPU|U0|out [12]) # (((!\CPU|FSM|WideOr3~0_combout ) # (!\CPU|U0|out [14])) # (\CPU|U0|out[13]~DUPLICATE_q )) ) ) ) # ( \CPU|U0|out [9] & ( 
// !\CPU|U0|out [6] & ( (\CPU|U0|out [12] & (!\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|FSM|WideOr3~0_combout  & \CPU|U0|out [14]))) ) ) )

	.dataa(!\CPU|U0|out [12]),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|FSM|WideOr3~0_combout ),
	.datad(!\CPU|U0|out [14]),
	.datae(!\CPU|U0|out [9]),
	.dataf(!\CPU|U0|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux23~0 .extended_lut = "off";
defparam \CPU|Mux23~0 .lut_mask = 64'h00000004FFFBFFFF;
defparam \CPU|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|load[1]~6 (
// Equation(s):
// \CPU|DP|REGFILE|load[1]~6_combout  = ( \CPU|FSM|WideOr3~1_combout  & ( \CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|Mux25~0_combout  & (\CPU|FSM|WideOr5~2_combout  & !\CPU|Mux23~0_combout )) ) ) ) # ( !\CPU|FSM|WideOr3~1_combout  & ( \CPU|U0|out[8]~DUPLICATE_q  
// & ( (!\CPU|Mux25~0_combout  & (\CPU|U0|out [5] & (\CPU|FSM|WideOr5~2_combout  & !\CPU|Mux23~0_combout ))) ) ) ) # ( !\CPU|FSM|WideOr3~1_combout  & ( !\CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|Mux25~0_combout  & (\CPU|U0|out [5] & (\CPU|FSM|WideOr5~2_combout  
// & !\CPU|Mux23~0_combout ))) ) ) )

	.dataa(!\CPU|Mux25~0_combout ),
	.datab(!\CPU|U0|out [5]),
	.datac(!\CPU|FSM|WideOr5~2_combout ),
	.datad(!\CPU|Mux23~0_combout ),
	.datae(!\CPU|FSM|WideOr3~1_combout ),
	.dataf(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[1]~6 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[1]~6 .lut_mask = 64'h0200000002000A00;
defparam \CPU|DP|REGFILE|load[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \CPU|DP|REGFILE|U1|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|load[3]~5 (
// Equation(s):
// \CPU|DP|REGFILE|load[3]~5_combout  = ( \CPU|FSM|WideOr3~1_combout  & ( \CPU|Mux23~0_combout  & ( (\CPU|FSM|WideOr5~2_combout  & (\CPU|U0|out[8]~DUPLICATE_q  & !\CPU|Mux25~0_combout )) ) ) ) # ( !\CPU|FSM|WideOr3~1_combout  & ( \CPU|Mux23~0_combout  & ( 
// (\CPU|FSM|WideOr5~2_combout  & (\CPU|U0|out [5] & !\CPU|Mux25~0_combout )) ) ) )

	.dataa(!\CPU|FSM|WideOr5~2_combout ),
	.datab(!\CPU|U0|out [5]),
	.datac(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datad(!\CPU|Mux25~0_combout ),
	.datae(!\CPU|FSM|WideOr3~1_combout ),
	.dataf(!\CPU|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[3]~5 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[3]~5 .lut_mask = 64'h0000000011000500;
defparam \CPU|DP|REGFILE|load[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N37
dffeas \CPU|DP|REGFILE|U3|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N1
dffeas \CPU|U0|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[8] .is_wysiwyg = "true";
defparam \CPU|U0|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|load[0]~7 (
// Equation(s):
// \CPU|DP|REGFILE|load[0]~7_combout  = ( \CPU|FSM|WideOr3~1_combout  & ( !\CPU|Mux25~0_combout  & ( (!\CPU|Mux23~0_combout  & (\CPU|FSM|WideOr5~2_combout  & !\CPU|U0|out [8])) ) ) ) # ( !\CPU|FSM|WideOr3~1_combout  & ( !\CPU|Mux25~0_combout  & ( 
// (!\CPU|Mux23~0_combout  & (!\CPU|U0|out [5] & \CPU|FSM|WideOr5~2_combout )) ) ) )

	.dataa(!\CPU|Mux23~0_combout ),
	.datab(!\CPU|U0|out [5]),
	.datac(!\CPU|FSM|WideOr5~2_combout ),
	.datad(!\CPU|U0|out [8]),
	.datae(!\CPU|FSM|WideOr3~1_combout ),
	.dataf(!\CPU|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[0]~7 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[0]~7 .lut_mask = 64'h08080A0000000000;
defparam \CPU|DP|REGFILE|load[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N20
dffeas \CPU|DP|REGFILE|U0|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[8]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux7~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux7~1_combout  = ( \CPU|DP|REGFILE|U3|out [8] & ( \CPU|DP|REGFILE|U0|out [8] & ( (!\CPU|U0|out [9] & (((!\CPU|U0|out[8]~DUPLICATE_q ) # (\CPU|DP|REGFILE|U1|out [8])))) # (\CPU|U0|out [9] & (((\CPU|U0|out[8]~DUPLICATE_q )) # 
// (\CPU|DP|REGFILE|U2|out [8]))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [8] & ( \CPU|DP|REGFILE|U0|out [8] & ( (!\CPU|U0|out [9] & (((!\CPU|U0|out[8]~DUPLICATE_q ) # (\CPU|DP|REGFILE|U1|out [8])))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [8] & 
// ((!\CPU|U0|out[8]~DUPLICATE_q )))) ) ) ) # ( \CPU|DP|REGFILE|U3|out [8] & ( !\CPU|DP|REGFILE|U0|out [8] & ( (!\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U1|out [8] & \CPU|U0|out[8]~DUPLICATE_q )))) # (\CPU|U0|out [9] & (((\CPU|U0|out[8]~DUPLICATE_q )) # 
// (\CPU|DP|REGFILE|U2|out [8]))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [8] & ( !\CPU|DP|REGFILE|U0|out [8] & ( (!\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U1|out [8] & \CPU|U0|out[8]~DUPLICATE_q )))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [8] & 
// ((!\CPU|U0|out[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [8]),
	.datab(!\CPU|DP|REGFILE|U1|out [8]),
	.datac(!\CPU|U0|out [9]),
	.datad(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datae(!\CPU|DP|REGFILE|U3|out [8]),
	.dataf(!\CPU|DP|REGFILE|U0|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux7~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux7~1 .lut_mask = 64'h0530053FF530F53F;
defparam \CPU|DP|REGFILE|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|load[4]~0 (
// Equation(s):
// \CPU|DP|REGFILE|load[4]~0_combout  = ( \CPU|Mux25~0_combout  & ( \CPU|FSM|WideOr5~2_combout  & ( (!\CPU|Mux23~0_combout  & ((!\CPU|FSM|WideOr3~1_combout  & ((!\CPU|U0|out[5]~DUPLICATE_q ))) # (\CPU|FSM|WideOr3~1_combout  & (!\CPU|U0|out[8]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datab(!\CPU|FSM|WideOr3~1_combout ),
	.datac(!\CPU|U0|out[5]~DUPLICATE_q ),
	.datad(!\CPU|Mux23~0_combout ),
	.datae(!\CPU|Mux25~0_combout ),
	.dataf(!\CPU|FSM|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[4]~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[4]~0 .lut_mask = 64'h000000000000E200;
defparam \CPU|DP|REGFILE|load[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N16
dffeas \CPU|DP|REGFILE|U4|out[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|load[7]~3 (
// Equation(s):
// \CPU|DP|REGFILE|load[7]~3_combout  = ( \CPU|Mux25~0_combout  & ( \CPU|Mux23~0_combout  & ( (\CPU|FSM|WideOr5~2_combout  & ((!\CPU|FSM|WideOr3~1_combout  & ((\CPU|U0|out [5]))) # (\CPU|FSM|WideOr3~1_combout  & (\CPU|U0|out[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|FSM|WideOr5~2_combout ),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|FSM|WideOr3~1_combout ),
	.datad(!\CPU|U0|out [5]),
	.datae(!\CPU|Mux25~0_combout ),
	.dataf(!\CPU|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[7]~3 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[7]~3 .lut_mask = 64'h0000000000000151;
defparam \CPU|DP|REGFILE|load[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N8
dffeas \CPU|DP|REGFILE|U7|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|load[6]~2 (
// Equation(s):
// \CPU|DP|REGFILE|load[6]~2_combout  = ( \CPU|FSM|WideOr3~1_combout  & ( \CPU|Mux25~0_combout  & ( (\CPU|FSM|WideOr5~2_combout  & (!\CPU|U0|out[8]~DUPLICATE_q  & \CPU|Mux23~0_combout )) ) ) ) # ( !\CPU|FSM|WideOr3~1_combout  & ( \CPU|Mux25~0_combout  & ( 
// (\CPU|FSM|WideOr5~2_combout  & (\CPU|Mux23~0_combout  & !\CPU|U0|out [5])) ) ) )

	.dataa(!\CPU|FSM|WideOr5~2_combout ),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|Mux23~0_combout ),
	.datad(!\CPU|U0|out [5]),
	.datae(!\CPU|FSM|WideOr3~1_combout ),
	.dataf(!\CPU|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[6]~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[6]~2 .lut_mask = 64'h0000000005000404;
defparam \CPU|DP|REGFILE|load[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N28
dffeas \CPU|DP|REGFILE|U6|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|load[5]~1 (
// Equation(s):
// \CPU|DP|REGFILE|load[5]~1_combout  = ( \CPU|Mux25~0_combout  & ( \CPU|FSM|WideOr5~2_combout  & ( (!\CPU|Mux23~0_combout  & ((!\CPU|FSM|WideOr3~1_combout  & (\CPU|U0|out[5]~DUPLICATE_q )) # (\CPU|FSM|WideOr3~1_combout  & ((\CPU|U0|out[8]~DUPLICATE_q ))))) 
// ) ) )

	.dataa(!\CPU|U0|out[5]~DUPLICATE_q ),
	.datab(!\CPU|Mux23~0_combout ),
	.datac(!\CPU|FSM|WideOr3~1_combout ),
	.datad(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datae(!\CPU|Mux25~0_combout ),
	.dataf(!\CPU|FSM|WideOr5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[5]~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[5]~1 .lut_mask = 64'h000000000000404C;
defparam \CPU|DP|REGFILE|load[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N4
dffeas \CPU|DP|REGFILE|U5|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux7~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux7~0_combout  = ( \CPU|DP|REGFILE|U5|out [8] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out [8] & ((\CPU|DP|REGFILE|U6|out [8]))) # (\CPU|U0|out [8] & (\CPU|DP|REGFILE|U7|out [8])) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [8] & ( \CPU|U0|out [9] & ( 
// (!\CPU|U0|out [8] & ((\CPU|DP|REGFILE|U6|out [8]))) # (\CPU|U0|out [8] & (\CPU|DP|REGFILE|U7|out [8])) ) ) ) # ( \CPU|DP|REGFILE|U5|out [8] & ( !\CPU|U0|out [9] & ( (\CPU|U0|out [8]) # (\CPU|DP|REGFILE|U4|out[8]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REGFILE|U5|out [8] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out[8]~DUPLICATE_q  & !\CPU|U0|out [8]) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out[8]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|U7|out [8]),
	.datac(!\CPU|U0|out [8]),
	.datad(!\CPU|DP|REGFILE|U6|out [8]),
	.datae(!\CPU|DP|REGFILE|U5|out [8]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux7~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux7~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \CPU|DP|REGFILE|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux7~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux7~2_combout  = ( \CPU|DP|REGFILE|Mux7~1_combout  & ( \CPU|DP|REGFILE|Mux7~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux7~1_combout  & ( \CPU|DP|REGFILE|Mux7~0_combout  & ( \CPU|U0|out [10] ) ) ) # ( \CPU|DP|REGFILE|Mux7~1_combout  & ( 
// !\CPU|DP|REGFILE|Mux7~0_combout  & ( !\CPU|U0|out [10] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [10]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux7~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux7~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux7~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \CPU|DP|REGFILE|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N12
cyclonev_lcell_comb \CPU|FSM|WideOr15~0 (
// Equation(s):
// \CPU|FSM|WideOr15~0_combout  = ( \CPU|U0|out [13] & ( \CPU|FSM|state [1] & ( (!\CPU|FSM|state [2] & (\CPU|FSM|state [0] & (!\CPU|U0|out [15] $ (!\CPU|U0|out [14])))) ) ) ) # ( !\CPU|U0|out [13] & ( \CPU|FSM|state [1] & ( (\CPU|U0|out [15] & 
// (!\CPU|FSM|state [2] & (\CPU|FSM|state [0] & !\CPU|U0|out [14]))) ) ) )

	.dataa(!\CPU|U0|out [15]),
	.datab(!\CPU|FSM|state [2]),
	.datac(!\CPU|FSM|state [0]),
	.datad(!\CPU|U0|out [14]),
	.datae(!\CPU|U0|out [13]),
	.dataf(!\CPU|FSM|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr15~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr15~0 .lut_mask = 64'h0000000004000408;
defparam \CPU|FSM|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N1
dffeas \CPU|DP|REG_A|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N35
dffeas \CPU|DP|REG_B|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux24~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N17
dffeas \CPU|DP|REGFILE|U4|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[8]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N27
cyclonev_lcell_comb \CPU|Mux11~0 (
// Equation(s):
// \CPU|Mux11~0_combout  = ( \CPU|FSM|WideOr13~0_combout  & ( (!\CPU|U0|out [13] & ((!\CPU|FSM|WideOr13~1_combout  & ((\CPU|U0|out [1]))) # (\CPU|FSM|WideOr13~1_combout  & (\CPU|U0|out [6])))) # (\CPU|U0|out [13] & (((\CPU|U0|out [1])))) ) ) # ( 
// !\CPU|FSM|WideOr13~0_combout  & ( \CPU|U0|out [1] ) )

	.dataa(!\CPU|U0|out [6]),
	.datab(!\CPU|U0|out [1]),
	.datac(!\CPU|U0|out [13]),
	.datad(!\CPU|FSM|WideOr13~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux11~0 .extended_lut = "off";
defparam \CPU|Mux11~0 .lut_mask = 64'h3333333333533353;
defparam \CPU|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~0_combout  = ( \CPU|DP|REGFILE|U7|out [8] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out [8]) # (\CPU|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [8] & ( \CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & 
// \CPU|DP|REGFILE|U6|out [8]) ) ) ) # ( \CPU|DP|REGFILE|U7|out [8] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [8])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [8]))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [8] & ( 
// !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [8])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [8]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [8]),
	.datab(!\CPU|DP|REGFILE|U5|out [8]),
	.datac(!\CPU|Mux1~0_combout ),
	.datad(!\CPU|DP|REGFILE|U6|out [8]),
	.datae(!\CPU|DP|REGFILE|U7|out [8]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~0 .lut_mask = 64'h5353535300F00FFF;
defparam \CPU|DP|REGFILE|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~1_combout  = ( \CPU|DP|REGFILE|U1|out [8] & ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout ) # (\CPU|DP|REGFILE|U3|out [8]) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [8] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U3|out [8] & 
// \CPU|Mux11~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U1|out [8] & ( !\CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U0|out [8] & !\CPU|Mux11~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [8] & ( !\CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U0|out [8] & 
// !\CPU|Mux11~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U0|out [8]),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|U3|out [8]),
	.datad(!\CPU|Mux11~0_combout ),
	.datae(!\CPU|DP|REGFILE|U1|out [8]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~1 .lut_mask = 64'h55005500000FFF0F;
defparam \CPU|DP|REGFILE|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~2_combout  = ( \CPU|DP|REGFILE|Mux23~1_combout  & ( (!\CPU|Mux13~0_combout ) # (\CPU|DP|REGFILE|Mux23~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux23~1_combout  & ( (!\CPU|Mux13~0_combout  & (\CPU|DP|REGFILE|Mux27~0_combout  & 
// (\CPU|DP|REGFILE|U2|out [8]))) # (\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|Mux23~0_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datab(!\CPU|DP|REGFILE|U2|out [8]),
	.datac(!\CPU|Mux13~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~2 .lut_mask = 64'h101F101FF0FFF0FF;
defparam \CPU|DP|REGFILE|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N5
dffeas \CPU|DP|REG_B|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux23~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N19
dffeas \CPU|DP|REGFILE|U4|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y1_N46
dffeas \CPU|DP|REGFILE|U6|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N56
dffeas \CPU|DP|REGFILE|U7|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N37
dffeas \CPU|DP|REGFILE|U5|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux5~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux5~0_combout  = ( \CPU|DP|REGFILE|U5|out [10] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [10])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [10]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [10] 
// & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [10])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [10]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [10] & ( !\CPU|U0|out [9] & ( (\CPU|U0|out[8]~DUPLICATE_q ) # 
// (\CPU|DP|REGFILE|U4|out [10]) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [10] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [10] & !\CPU|U0|out[8]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [10]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U6|out [10]),
	.datad(!\CPU|DP|REGFILE|U7|out [10]),
	.datae(!\CPU|DP|REGFILE|U5|out [10]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux5~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \CPU|DP|REGFILE|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N44
dffeas \CPU|DP|REGFILE|U0|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N17
dffeas \CPU|DP|REGFILE|U1|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \CPU|DP|REGFILE|U3|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux5~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux5~1_combout  = ( \CPU|DP|REGFILE|U3|out [10] & ( \CPU|U0|out[8]~DUPLICATE_q  & ( (\CPU|DP|REGFILE|U1|out [10]) # (\CPU|U0|out [9]) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [10] & ( \CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|U0|out [9] & 
// \CPU|DP|REGFILE|U1|out [10]) ) ) ) # ( \CPU|DP|REGFILE|U3|out [10] & ( !\CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [10]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [10])) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [10] & ( 
// !\CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [10]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [10])) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|DP|REGFILE|U2|out [10]),
	.datac(!\CPU|DP|REGFILE|U0|out [10]),
	.datad(!\CPU|DP|REGFILE|U1|out [10]),
	.datae(!\CPU|DP|REGFILE|U3|out [10]),
	.dataf(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux5~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux5~1 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \CPU|DP|REGFILE|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux5~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux5~2_combout  = ( \CPU|DP|REGFILE|Mux5~0_combout  & ( \CPU|DP|REGFILE|Mux5~1_combout  ) ) # ( !\CPU|DP|REGFILE|Mux5~0_combout  & ( \CPU|DP|REGFILE|Mux5~1_combout  & ( !\CPU|U0|out [10] ) ) ) # ( \CPU|DP|REGFILE|Mux5~0_combout  & ( 
// !\CPU|DP|REGFILE|Mux5~1_combout  & ( \CPU|U0|out [10] ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux5~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux5~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux5~2 .lut_mask = 64'h00003333CCCCFFFF;
defparam \CPU|DP|REGFILE|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N8
dffeas \CPU|DP|REG_A|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N25
dffeas \CPU|DP|REG_C|out[11]_NEW_REG116 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[11]_OTERM117 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[11]_NEW_REG116 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[11]_NEW_REG116 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N23
dffeas \CPU|DP|REG_C|out[11]_NEW_REG114 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[11]_OTERM51 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[11]_OTERM115 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[11]_NEW_REG114 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[11]_NEW_REG114 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N52
dffeas \CPU|DP|REGFILE|U6|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N1
dffeas \CPU|DP|REGFILE|U7|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N34
dffeas \CPU|DP|REGFILE|U4|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N1
dffeas \CPU|DP|REGFILE|U5|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux4~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux4~0_combout  = ( \CPU|DP|REGFILE|U5|out [11] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [11])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [11]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [11] 
// & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [11])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [11]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [11] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [11]) # 
// (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [11] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & \CPU|DP|REGFILE|U4|out [11]) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [11]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U7|out [11]),
	.datad(!\CPU|DP|REGFILE|U4|out [11]),
	.datae(!\CPU|DP|REGFILE|U5|out [11]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux4~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux4~0 .lut_mask = 64'h00CC33FF47474747;
defparam \CPU|DP|REGFILE|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas \CPU|DP|REGFILE|U0|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N31
dffeas \CPU|DP|REGFILE|U2|out[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[11]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N55
dffeas \CPU|DP|REGFILE|U3|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \CPU|DP|REGFILE|U1|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux4~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux4~1_combout  = ( \CPU|DP|REGFILE|U3|out [11] & ( \CPU|DP|REGFILE|U1|out [11] & ( ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [11])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out[11]~DUPLICATE_q )))) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) 
// ) # ( !\CPU|DP|REGFILE|U3|out [11] & ( \CPU|DP|REGFILE|U1|out [11] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [11])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out[11]~DUPLICATE_q ))))) # (\CPU|U0|out[8]~DUPLICATE_q  & 
// (((!\CPU|U0|out [9])))) ) ) ) # ( \CPU|DP|REGFILE|U3|out [11] & ( !\CPU|DP|REGFILE|U1|out [11] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [11])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out[11]~DUPLICATE_q ))))) # 
// (\CPU|U0|out[8]~DUPLICATE_q  & (((\CPU|U0|out [9])))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [11] & ( !\CPU|DP|REGFILE|U1|out [11] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [11])) # (\CPU|U0|out [9] & 
// ((\CPU|DP|REGFILE|U2|out[11]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U0|out [11]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [9]),
	.datad(!\CPU|DP|REGFILE|U2|out[11]~DUPLICATE_q ),
	.datae(!\CPU|DP|REGFILE|U3|out [11]),
	.dataf(!\CPU|DP|REGFILE|U1|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux4~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux4~1 .lut_mask = 64'h404C434F707C737F;
defparam \CPU|DP|REGFILE|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux4~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux4~2_combout  = ( \CPU|DP|REGFILE|Mux4~1_combout  & ( (!\CPU|U0|out [10]) # (\CPU|DP|REGFILE|Mux4~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux4~1_combout  & ( (\CPU|DP|REGFILE|Mux4~0_combout  & \CPU|U0|out [10]) ) )

	.dataa(!\CPU|DP|REGFILE|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\CPU|U0|out [10]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux4~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux4~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux4~2 .lut_mask = 64'h0505F5F50505F5F5;
defparam \CPU|DP|REGFILE|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N34
dffeas \CPU|DP|REG_A|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N46
dffeas \CPU|DP|REG_C|out[12]_NEW_REG110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux19~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[12]_OTERM111 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[12]_NEW_REG110 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[12]_NEW_REG110 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N29
dffeas \CPU|DP|REG_C|out[12]_NEW_REG108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[12]_OTERM49 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[12]_OTERM109 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[12]_NEW_REG108 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[12]_NEW_REG108 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N49
dffeas \CPU|DP|REG_B|out[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N37
dffeas \CPU|DP|REG_C|out[13]_NEW_REG104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[13]_OTERM105 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[13]_NEW_REG104 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[13]_NEW_REG104 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N20
dffeas \CPU|DP|REG_C|out[13]_NEW_REG102 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[13]_OTERM47 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[13]_OTERM103 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[13]_NEW_REG102 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[13]_NEW_REG102 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N14
dffeas \CPU|DP|REGFILE|U4|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|U6|out[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U6|out[13]~feeder_combout  = ( \CPU|DP|data_in[13]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U6|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U6|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U6|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N49
dffeas \CPU|DP|REGFILE|U6|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U6|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N56
dffeas \CPU|DP|REGFILE|U7|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N7
dffeas \CPU|DP|REGFILE|U5|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux2~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux2~0_combout  = ( \CPU|DP|REGFILE|U5|out [13] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [13])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [13]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [13] 
// & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [13])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [13]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [13] & ( !\CPU|U0|out [9] & ( (\CPU|U0|out[8]~DUPLICATE_q ) # 
// (\CPU|DP|REGFILE|U4|out [13]) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [13] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [13] & !\CPU|U0|out[8]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [13]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U6|out [13]),
	.datad(!\CPU|DP|REGFILE|U7|out [13]),
	.datae(!\CPU|DP|REGFILE|U5|out [13]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux2~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux2~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \CPU|DP|REGFILE|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N8
dffeas \CPU|DP|REGFILE|U0|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N20
dffeas \CPU|DP|REGFILE|U3|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \CPU|DP|REGFILE|U1|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux2~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux2~1_combout  = ( \CPU|DP|REGFILE|U3|out [13] & ( \CPU|DP|REGFILE|U1|out [13] & ( ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [13]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [13]))) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [13] & ( \CPU|DP|REGFILE|U1|out [13] & ( (!\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U0|out [13]) # (\CPU|U0|out[8]~DUPLICATE_q )))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [13] & (!\CPU|U0|out[8]~DUPLICATE_q ))) ) ) ) # ( 
// \CPU|DP|REGFILE|U3|out [13] & ( !\CPU|DP|REGFILE|U1|out [13] & ( (!\CPU|U0|out [9] & (((!\CPU|U0|out[8]~DUPLICATE_q  & \CPU|DP|REGFILE|U0|out [13])))) # (\CPU|U0|out [9] & (((\CPU|U0|out[8]~DUPLICATE_q )) # (\CPU|DP|REGFILE|U2|out [13]))) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [13] & ( !\CPU|DP|REGFILE|U1|out [13] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [13]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [13])))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [13]),
	.datab(!\CPU|U0|out [9]),
	.datac(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|U0|out [13]),
	.datae(!\CPU|DP|REGFILE|U3|out [13]),
	.dataf(!\CPU|DP|REGFILE|U1|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux2~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux2~1 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \CPU|DP|REGFILE|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux2~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux2~2_combout  = ( \CPU|DP|REGFILE|Mux2~1_combout  & ( (!\CPU|U0|out [10]) # (\CPU|DP|REGFILE|Mux2~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux2~1_combout  & ( (\CPU|U0|out [10] & \CPU|DP|REGFILE|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [10]),
	.datac(!\CPU|DP|REGFILE|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux2~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux2~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU|DP|REGFILE|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N52
dffeas \CPU|DP|REG_A|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N19
dffeas \CPU|DP|REG_B|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux18~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N13
dffeas \CPU|DP|REG_C|out[14]_NEW_REG134 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[14]_OTERM135 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[14]_NEW_REG134 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[14]_NEW_REG134 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N26
dffeas \CPU|DP|REG_C|out[14]_NEW_REG132 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[14]_OTERM65 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[14]_OTERM133 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[14]_NEW_REG132 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[14]_NEW_REG132 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N17
dffeas \CPU|DP|REGFILE|U2|out[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N17
dffeas \CPU|DP|REGFILE|U1|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N44
dffeas \CPU|DP|REGFILE|U3|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N11
dffeas \CPU|DP|REGFILE|U0|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[14]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux1~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux1~1_combout  = ( \CPU|DP|REGFILE|U3|out [14] & ( \CPU|DP|REGFILE|U0|out [14] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9]) # ((\CPU|DP|REGFILE|U2|out[14]~DUPLICATE_q )))) # (\CPU|U0|out[8]~DUPLICATE_q  & 
// (((\CPU|DP|REGFILE|U1|out [14])) # (\CPU|U0|out [9]))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [14] & ( \CPU|DP|REGFILE|U0|out [14] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9]) # ((\CPU|DP|REGFILE|U2|out[14]~DUPLICATE_q )))) # 
// (\CPU|U0|out[8]~DUPLICATE_q  & (!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U1|out [14])))) ) ) ) # ( \CPU|DP|REGFILE|U3|out [14] & ( !\CPU|DP|REGFILE|U0|out [14] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out[14]~DUPLICATE_q ))) 
// # (\CPU|U0|out[8]~DUPLICATE_q  & (((\CPU|DP|REGFILE|U1|out [14])) # (\CPU|U0|out [9]))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [14] & ( !\CPU|DP|REGFILE|U0|out [14] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out[14]~DUPLICATE_q 
// ))) # (\CPU|U0|out[8]~DUPLICATE_q  & (!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U1|out [14])))) ) ) )

	.dataa(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datab(!\CPU|U0|out [9]),
	.datac(!\CPU|DP|REGFILE|U2|out[14]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|U1|out [14]),
	.datae(!\CPU|DP|REGFILE|U3|out [14]),
	.dataf(!\CPU|DP|REGFILE|U0|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux1~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux1~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \CPU|DP|REGFILE|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N26
dffeas \CPU|DP|REGFILE|U7|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|U6|out[14]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U6|out[14]~feeder_combout  = ( \CPU|DP|data_in[14]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U6|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[14]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U6|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U6|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N53
dffeas \CPU|DP|REGFILE|U6|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U6|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N17
dffeas \CPU|DP|REGFILE|U4|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N4
dffeas \CPU|DP|REGFILE|U5|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux1~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux1~0_combout  = ( \CPU|DP|REGFILE|U5|out [14] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [14]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [14])) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [14] 
// & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [14]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [14])) ) ) ) # ( \CPU|DP|REGFILE|U5|out [14] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [14]) # 
// (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [14] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & \CPU|DP|REGFILE|U4|out [14]) ) ) )

	.dataa(!\CPU|DP|REGFILE|U7|out [14]),
	.datab(!\CPU|DP|REGFILE|U6|out [14]),
	.datac(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datad(!\CPU|DP|REGFILE|U4|out [14]),
	.datae(!\CPU|DP|REGFILE|U5|out [14]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux1~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux1~0 .lut_mask = 64'h00F00FFF35353535;
defparam \CPU|DP|REGFILE|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux1~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux1~2_combout  = ( \CPU|DP|REGFILE|Mux1~0_combout  & ( (\CPU|U0|out [10]) # (\CPU|DP|REGFILE|Mux1~1_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux1~0_combout  & ( (\CPU|DP|REGFILE|Mux1~1_combout  & !\CPU|U0|out [10]) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux1~1_combout ),
	.datac(!\CPU|U0|out [10]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux1~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux1~2 .lut_mask = 64'h30303F3F30303F3F;
defparam \CPU|DP|REGFILE|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N31
dffeas \CPU|DP|REG_A|out[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N24
cyclonev_lcell_comb \CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder (
// Equation(s):
// \CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder_combout  = ( \CPU|DP|REG_A|out[14]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder .extended_lut = "off";
defparam \CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N25
dffeas \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG463 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[14]_OTERM137_OTERM464~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[14]_OTERM137_OTERM464 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG463 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG463 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N46
dffeas \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG246 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|U0|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[5]_OTERM173_OTERM247 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG246 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG246 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N50
dffeas \CPU|DP|REGFILE|U0|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[15]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N37
dffeas \CPU|DP|REGFILE|U3|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \CPU|DP|REGFILE|U1|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~1_combout  = ( \CPU|DP|REGFILE|U3|out [15] & ( \CPU|DP|REGFILE|U1|out [15] & ( ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [15])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [15])))) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [15] & ( \CPU|DP|REGFILE|U1|out [15] & ( (!\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U0|out [15])) # (\CPU|U0|out[8]~DUPLICATE_q ))) # (\CPU|U0|out [9] & (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U2|out [15])))) ) ) ) # ( 
// \CPU|DP|REGFILE|U3|out [15] & ( !\CPU|DP|REGFILE|U1|out [15] & ( (!\CPU|U0|out [9] & (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U0|out [15]))) # (\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U2|out [15])) # (\CPU|U0|out[8]~DUPLICATE_q ))) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [15] & ( !\CPU|DP|REGFILE|U1|out [15] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [15])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [15]))))) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U0|out [15]),
	.datad(!\CPU|DP|REGFILE|U2|out [15]),
	.datae(!\CPU|DP|REGFILE|U3|out [15]),
	.dataf(!\CPU|DP|REGFILE|U1|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \CPU|DP|REGFILE|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N44
dffeas \CPU|DP|REGFILE|U7|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N1
dffeas \CPU|DP|REGFILE|U4|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N50
dffeas \CPU|DP|REGFILE|U6|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N26
dffeas \CPU|DP|REGFILE|U5|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~0_combout  = ( \CPU|DP|REGFILE|U5|out [15] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [15]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [15])) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [15] 
// & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [15]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [15])) ) ) ) # ( \CPU|DP|REGFILE|U5|out [15] & ( !\CPU|U0|out [9] & ( (\CPU|U0|out[8]~DUPLICATE_q ) # 
// (\CPU|DP|REGFILE|U4|out [15]) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [15] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [15] & !\CPU|U0|out[8]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U7|out [15]),
	.datab(!\CPU|DP|REGFILE|U4|out [15]),
	.datac(!\CPU|DP|REGFILE|U6|out [15]),
	.datad(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datae(!\CPU|DP|REGFILE|U5|out [15]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~0 .lut_mask = 64'h330033FF0F550F55;
defparam \CPU|DP|REGFILE|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~2_combout  = ( \CPU|DP|REGFILE|Mux0~1_combout  & ( \CPU|DP|REGFILE|Mux0~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux0~1_combout  & ( \CPU|DP|REGFILE|Mux0~0_combout  & ( \CPU|U0|out [10] ) ) ) # ( \CPU|DP|REGFILE|Mux0~1_combout  & ( 
// !\CPU|DP|REGFILE|Mux0~0_combout  & ( !\CPU|U0|out [10] ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \CPU|DP|REGFILE|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N44
dffeas \CPU|DP|REG_A|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N9
cyclonev_lcell_comb \CPU|DP|ain[15]~1 (
// Equation(s):
// \CPU|DP|ain[15]~1_combout  = ( \CPU|FSM|Equal2~0_combout  & ( (\CPU|DP|REG_A|out [15] & (((!\CPU|U0|out [15]) # (!\CPU|FSM|Equal2~1_OTERM663DUPLICATE_q )) # (\CPU|U0|out[12]~DUPLICATE_q ))) ) ) # ( !\CPU|FSM|Equal2~0_combout  & ( \CPU|DP|REG_A|out [15] ) 
// )

	.dataa(!\CPU|U0|out[12]~DUPLICATE_q ),
	.datab(!\CPU|U0|out [15]),
	.datac(!\CPU|DP|REG_A|out [15]),
	.datad(!\CPU|FSM|Equal2~1_OTERM663DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|FSM|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|ain[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|ain[15]~1 .extended_lut = "off";
defparam \CPU|DP|ain[15]~1 .lut_mask = 64'h0F0F0F0F0F0D0F0D;
defparam \CPU|DP|ain[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N21
cyclonev_lcell_comb \CPU|DP|U0|Mux0~0 (
// Equation(s):
// \CPU|DP|U0|Mux0~0_combout  = ( \CPU|DP|REG_B|out[15]_NEW90_OTERM659  & ( (!\CPU|U0|out[3]~DUPLICATE_q  & ((!\CPU|U0|out[4]_NEW76_OTERM608 ))) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|U0|out[4]_NEW76_OTERM608 ) # (\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ))) ) 
// ) # ( !\CPU|DP|REG_B|out[15]_NEW90_OTERM659  & ( (\CPU|DP|REG_B|out[14]_NEW88_OTERM661  & (\CPU|U0|out[3]~DUPLICATE_q  & !\CPU|U0|out[4]_NEW76_OTERM608 )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ),
	.datac(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datad(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_B|out[15]_NEW90_OTERM659 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U0|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|U0|Mux0~0 .lut_mask = 64'h03000300F30FF30F;
defparam \CPU|DP|U0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N32
dffeas \CPU|DP|REG_A|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N32
dffeas \CPU|DP|REGFILE|U7|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N5
dffeas \CPU|DP|REGFILE|U6|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N55
dffeas \CPU|DP|REGFILE|U5|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N52
dffeas \CPU|DP|REGFILE|U4|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux3~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux3~0_combout  = ( \CPU|DP|REGFILE|U5|out [12] & ( \CPU|DP|REGFILE|U4|out [12] & ( (!\CPU|U0|out [9]) # ((!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [12]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [12]))) ) ) 
// ) # ( !\CPU|DP|REGFILE|U5|out [12] & ( \CPU|DP|REGFILE|U4|out [12] & ( (!\CPU|U0|out [9] & (!\CPU|U0|out[8]~DUPLICATE_q )) # (\CPU|U0|out [9] & ((!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [12]))) # (\CPU|U0|out[8]~DUPLICATE_q  & 
// (\CPU|DP|REGFILE|U7|out [12])))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [12] & ( !\CPU|DP|REGFILE|U4|out [12] & ( (!\CPU|U0|out [9] & (\CPU|U0|out[8]~DUPLICATE_q )) # (\CPU|U0|out [9] & ((!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [12]))) # 
// (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [12])))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [12] & ( !\CPU|DP|REGFILE|U4|out [12] & ( (\CPU|U0|out [9] & ((!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [12]))) # (\CPU|U0|out[8]~DUPLICATE_q  
// & (\CPU|DP|REGFILE|U7|out [12])))) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U7|out [12]),
	.datad(!\CPU|DP|REGFILE|U6|out [12]),
	.datae(!\CPU|DP|REGFILE|U5|out [12]),
	.dataf(!\CPU|DP|REGFILE|U4|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux3~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux3~0 .lut_mask = 64'h0145236789CDABEF;
defparam \CPU|DP|REGFILE|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N53
dffeas \CPU|DP|REGFILE|U1|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N8
dffeas \CPU|DP|REGFILE|U0|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[12]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N55
dffeas \CPU|DP|REGFILE|U3|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux3~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux3~1_combout  = ( \CPU|DP|REGFILE|U3|out [12] & ( \CPU|U0|out[8]~DUPLICATE_q  & ( (\CPU|DP|REGFILE|U1|out [12]) # (\CPU|U0|out [9]) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [12] & ( \CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|U0|out [9] & 
// \CPU|DP|REGFILE|U1|out [12]) ) ) ) # ( \CPU|DP|REGFILE|U3|out [12] & ( !\CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [12]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [12])) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [12] & ( 
// !\CPU|U0|out[8]~DUPLICATE_q  & ( (!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [12]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [12])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [12]),
	.datab(!\CPU|U0|out [9]),
	.datac(!\CPU|DP|REGFILE|U1|out [12]),
	.datad(!\CPU|DP|REGFILE|U0|out [12]),
	.datae(!\CPU|DP|REGFILE|U3|out [12]),
	.dataf(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux3~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux3~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \CPU|DP|REGFILE|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux3~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux3~2_combout  = (!\CPU|U0|out [10] & ((\CPU|DP|REGFILE|Mux3~1_combout ))) # (\CPU|U0|out [10] & (\CPU|DP|REGFILE|Mux3~0_combout ))

	.dataa(gnd),
	.datab(!\CPU|U0|out [10]),
	.datac(!\CPU|DP|REGFILE|Mux3~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux3~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux3~2 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \CPU|DP|REGFILE|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N50
dffeas \CPU|DP|REG_A|out[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N5
dffeas \CPU|DP|REGFILE|U0|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N7
dffeas \CPU|DP|REGFILE|U3|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[9]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N28
dffeas \CPU|DP|REGFILE|U1|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[9]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux6~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux6~1_combout  = ( \CPU|DP|REGFILE|U3|out [9] & ( \CPU|DP|REGFILE|U1|out [9] & ( ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [9]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [9]))) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [9] & ( \CPU|DP|REGFILE|U1|out [9] & ( (!\CPU|U0|out [9] & (((\CPU|U0|out[8]~DUPLICATE_q ) # (\CPU|DP|REGFILE|U0|out [9])))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [9] & ((!\CPU|U0|out[8]~DUPLICATE_q )))) ) ) ) # ( 
// \CPU|DP|REGFILE|U3|out [9] & ( !\CPU|DP|REGFILE|U1|out [9] & ( (!\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U0|out [9] & !\CPU|U0|out[8]~DUPLICATE_q )))) # (\CPU|U0|out [9] & (((\CPU|U0|out[8]~DUPLICATE_q )) # (\CPU|DP|REGFILE|U2|out [9]))) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [9] & ( !\CPU|DP|REGFILE|U1|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U0|out [9]))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U2|out [9])))) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|DP|REGFILE|U2|out [9]),
	.datac(!\CPU|DP|REGFILE|U0|out [9]),
	.datad(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datae(!\CPU|DP|REGFILE|U3|out [9]),
	.dataf(!\CPU|DP|REGFILE|U1|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux6~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux6~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \CPU|DP|REGFILE|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|U4|out[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U4|out[9]~feeder_combout  = ( \CPU|DP|data_in[9]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[9]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U4|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U4|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U4|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N2
dffeas \CPU|DP|REGFILE|U4|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U4|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|U6|out[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U6|out[9]~feeder_combout  = ( \CPU|DP|data_in[9]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[9]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U6|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U6|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U6|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N53
dffeas \CPU|DP|REGFILE|U6|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U6|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N43
dffeas \CPU|DP|REGFILE|U7|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[9]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N20
dffeas \CPU|DP|REGFILE|U5|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[9]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux6~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux6~0_combout  = ( \CPU|DP|REGFILE|U5|out [9] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [9])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [9]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [9] & ( 
// \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [9])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [9]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [9] & ( !\CPU|U0|out [9] & ( (\CPU|U0|out[8]~DUPLICATE_q ) # 
// (\CPU|DP|REGFILE|U4|out [9]) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [9] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [9] & !\CPU|U0|out[8]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [9]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U6|out [9]),
	.datad(!\CPU|DP|REGFILE|U7|out [9]),
	.datae(!\CPU|DP|REGFILE|U5|out [9]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux6~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux6~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \CPU|DP|REGFILE|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux6~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux6~2_combout  = ( \CPU|DP|REGFILE|Mux6~1_combout  & ( \CPU|DP|REGFILE|Mux6~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux6~1_combout  & ( \CPU|DP|REGFILE|Mux6~0_combout  & ( \CPU|U0|out [10] ) ) ) # ( \CPU|DP|REGFILE|Mux6~1_combout  & ( 
// !\CPU|DP|REGFILE|Mux6~0_combout  & ( !\CPU|U0|out [10] ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux6~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux6~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux6~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \CPU|DP|REGFILE|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N56
dffeas \CPU|DP|REG_A|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N59
dffeas \CPU|DP|REG_B|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux25~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N30
cyclonev_lcell_comb \CPU|DP|bin[7]~6 (
// Equation(s):
// \CPU|DP|bin[7]~6_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|FSM|WideOr9~1_combout  ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|FSM|WideOr9~1_combout  & ( \CPU|DP|REG_B|out [8] ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( 
// !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out [7]))) # (\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [6])) ) ) )

	.dataa(!\CPU|DP|REG_B|out [8]),
	.datab(!\CPU|DP|REG_B|out [6]),
	.datac(!\CPU|DP|REG_B|out [7]),
	.datad(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[7]~6 .extended_lut = "off";
defparam \CPU|DP|bin[7]~6 .lut_mask = 64'h0F3355550000FFFF;
defparam \CPU|DP|bin[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|U6|out[7]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U6|out[7]~feeder_combout  = \CPU|DP|data_in[7]~10_combout 

	.dataa(gnd),
	.datab(!\CPU|DP|data_in[7]~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U6|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[7]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U6|out[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \CPU|DP|REGFILE|U6|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N1
dffeas \CPU|DP|REGFILE|U6|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U6|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \CPU|DP|REGFILE|U4|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N38
dffeas \CPU|DP|REGFILE|U7|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N55
dffeas \CPU|DP|REGFILE|U5|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux8~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux8~0_combout  = ( \CPU|DP|REGFILE|U5|out [7] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [7])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [7]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [7] & ( 
// \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [7])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [7]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [7] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [7]) # 
// (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [7] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & \CPU|DP|REGFILE|U4|out [7]) ) ) )

	.dataa(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|U6|out [7]),
	.datac(!\CPU|DP|REGFILE|U4|out [7]),
	.datad(!\CPU|DP|REGFILE|U7|out [7]),
	.datae(!\CPU|DP|REGFILE|U5|out [7]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux8~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \CPU|DP|REGFILE|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N29
dffeas \CPU|DP|REGFILE|U2|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N2
dffeas \CPU|DP|REGFILE|U0|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N44
dffeas \CPU|DP|REGFILE|U1|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N20
dffeas \CPU|DP|REGFILE|U3|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux8~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux8~1_combout  = ( \CPU|DP|REGFILE|U3|out [7] & ( \CPU|U0|out [9] & ( (\CPU|U0|out[8]~DUPLICATE_q ) # (\CPU|DP|REGFILE|U2|out [7]) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [7] & ( \CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U2|out [7] & 
// !\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( \CPU|DP|REGFILE|U3|out [7] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U0|out [7])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U1|out [7]))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out 
// [7] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U0|out [7])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U1|out [7]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [7]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U0|out [7]),
	.datad(!\CPU|DP|REGFILE|U1|out [7]),
	.datae(!\CPU|DP|REGFILE|U3|out [7]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux8~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux8~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \CPU|DP|REGFILE|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux8~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux8~2_combout  = ( \CPU|DP|REGFILE|Mux8~1_combout  & ( (!\CPU|U0|out [10]) # (\CPU|DP|REGFILE|Mux8~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux8~1_combout  & ( (\CPU|DP|REGFILE|Mux8~0_combout  & \CPU|U0|out [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux8~0_combout ),
	.datad(!\CPU|U0|out [10]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux8~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux8~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|REGFILE|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N16
dffeas \CPU|DP|REG_A|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N43
dffeas \CPU|DP|REG_A|out[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \CPU|DP|REG_B|out[4]~feeder (
// Equation(s):
// \CPU|DP|REG_B|out[4]~feeder_combout  = ( \CPU|DP|REGFILE|Mux27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[4]~feeder .extended_lut = "off";
defparam \CPU|DP|REG_B|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_B|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N13
dffeas \CPU|DP|REG_B|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N1
dffeas \CPU|DP|REG_B|out[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux26~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N36
cyclonev_lcell_comb \CPU|DP|bin[5]~4 (
// Equation(s):
// \CPU|DP|bin[5]~4_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|DP|REG_B|out[6]~DUPLICATE_q  ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|DP|REG_B|out[6]~DUPLICATE_q  & ( (!\CPU|FSM|WideOr9~1_combout  & ((!\CPU|U0|out[3]~DUPLICATE_q  & 
// ((\CPU|DP|REG_B|out[5]~DUPLICATE_q ))) # (\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [4])))) ) ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|DP|REG_B|out[6]~DUPLICATE_q  & ( \CPU|FSM|WideOr9~1_combout  ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & 
// ( !\CPU|DP|REG_B|out[6]~DUPLICATE_q  & ( (!\CPU|FSM|WideOr9~1_combout  & ((!\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out[5]~DUPLICATE_q ))) # (\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [4])))) ) ) )

	.dataa(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_B|out [4]),
	.datac(!\CPU|FSM|WideOr9~1_combout ),
	.datad(!\CPU|DP|REG_B|out[5]~DUPLICATE_q ),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|DP|REG_B|out[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[5]~4 .extended_lut = "off";
defparam \CPU|DP|bin[5]~4 .lut_mask = 64'h10B00F0F10B0FFFF;
defparam \CPU|DP|bin[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N44
dffeas \CPU|DP|REGFILE|U7|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N50
dffeas \CPU|DP|REGFILE|U6|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N8
dffeas \CPU|DP|REGFILE|U4|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N31
dffeas \CPU|DP|REGFILE|U5|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux11~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux11~0_combout  = ( \CPU|DP|REGFILE|U5|out [4] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [4]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [4])) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [4] & 
// ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U6|out [4]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [4])) ) ) ) # ( \CPU|DP|REGFILE|U5|out [4] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [4]) # 
// (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [4] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & \CPU|DP|REGFILE|U4|out [4]) ) ) )

	.dataa(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|U7|out [4]),
	.datac(!\CPU|DP|REGFILE|U6|out [4]),
	.datad(!\CPU|DP|REGFILE|U4|out [4]),
	.datae(!\CPU|DP|REGFILE|U5|out [4]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux11~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \CPU|DP|REGFILE|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N44
dffeas \CPU|DP|REGFILE|U0|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \CPU|DP|REGFILE|U1|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N43
dffeas \CPU|DP|REGFILE|U3|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux11~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux11~1_combout  = ( \CPU|DP|REGFILE|U3|out [4] & ( \CPU|DP|REGFILE|U2|out [4] & ( ((!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U0|out [4])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U1|out [4])))) # (\CPU|U0|out [9]) ) ) ) # 
// ( !\CPU|DP|REGFILE|U3|out [4] & ( \CPU|DP|REGFILE|U2|out [4] & ( (!\CPU|U0|out [9] & ((!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U0|out [4])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U1|out [4]))))) # (\CPU|U0|out [9] & 
// (!\CPU|U0|out[8]~DUPLICATE_q )) ) ) ) # ( \CPU|DP|REGFILE|U3|out [4] & ( !\CPU|DP|REGFILE|U2|out [4] & ( (!\CPU|U0|out [9] & ((!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U0|out [4])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U1|out [4]))))) 
// # (\CPU|U0|out [9] & (\CPU|U0|out[8]~DUPLICATE_q )) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [4] & ( !\CPU|DP|REGFILE|U2|out [4] & ( (!\CPU|U0|out [9] & ((!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U0|out [4])) # (\CPU|U0|out[8]~DUPLICATE_q  & 
// ((\CPU|DP|REGFILE|U1|out [4]))))) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U0|out [4]),
	.datad(!\CPU|DP|REGFILE|U1|out [4]),
	.datae(!\CPU|DP|REGFILE|U3|out [4]),
	.dataf(!\CPU|DP|REGFILE|U2|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux11~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux11~1 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \CPU|DP|REGFILE|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux11~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux11~2_combout  = ( \CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux11~0_combout  ) ) # ( !\CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux11~1_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux11~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U0|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux11~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux11~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \CPU|DP|REGFILE|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N17
dffeas \CPU|DP|REG_A|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N2
dffeas \CPU|DP|REG_B|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux26~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N3
cyclonev_lcell_comb \CPU|DP|bin[4]~3 (
// Equation(s):
// \CPU|DP|bin[4]~3_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|FSM|WideOr9~1_combout  ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|FSM|WideOr9~1_combout  & ( \CPU|DP|REG_B|out [5] ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( 
// !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [4])) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out [3]))) ) ) )

	.dataa(!\CPU|DP|REG_B|out [4]),
	.datab(!\CPU|DP|REG_B|out [3]),
	.datac(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datad(!\CPU|DP|REG_B|out [5]),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[4]~3 .extended_lut = "off";
defparam \CPU|DP|bin[4]~3 .lut_mask = 64'h535300FF0000FFFF;
defparam \CPU|DP|bin[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N2
dffeas \CPU|DP|REGFILE|U6|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|U4|out[2]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U4|out[2]~feeder_combout  = ( \CPU|DP|data_in[2]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U4|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[2]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U4|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U4|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N14
dffeas \CPU|DP|REGFILE|U4|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U4|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N49
dffeas \CPU|DP|REGFILE|U5|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N20
dffeas \CPU|DP|REGFILE|U7|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux13~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux13~0_combout  = ( \CPU|DP|REGFILE|U5|out [2] & ( \CPU|DP|REGFILE|U7|out [2] & ( ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U4|out[2]~DUPLICATE_q ))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U6|out [2]))) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # 
// ( !\CPU|DP|REGFILE|U5|out [2] & ( \CPU|DP|REGFILE|U7|out [2] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U4|out[2]~DUPLICATE_q ))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U6|out [2])))) # (\CPU|U0|out[8]~DUPLICATE_q  & 
// (((\CPU|U0|out [9])))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [2] & ( !\CPU|DP|REGFILE|U7|out [2] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U4|out[2]~DUPLICATE_q ))) # (\CPU|U0|out [9] & (\CPU|DP|REGFILE|U6|out [2])))) # 
// (\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9])))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [2] & ( !\CPU|DP|REGFILE|U7|out [2] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U4|out[2]~DUPLICATE_q ))) # (\CPU|U0|out [9] & 
// (\CPU|DP|REGFILE|U6|out [2])))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [2]),
	.datab(!\CPU|DP|REGFILE|U4|out[2]~DUPLICATE_q ),
	.datac(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datad(!\CPU|U0|out [9]),
	.datae(!\CPU|DP|REGFILE|U5|out [2]),
	.dataf(!\CPU|DP|REGFILE|U7|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux13~0 .lut_mask = 64'h30503F50305F3F5F;
defparam \CPU|DP|REGFILE|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N8
dffeas \CPU|DP|REGFILE|U1|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y3_N56
dffeas \CPU|DP|REGFILE|U0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N40
dffeas \CPU|DP|REGFILE|U2|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N50
dffeas \CPU|DP|REGFILE|U3|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux13~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux13~1_combout  = ( \CPU|DP|REGFILE|U3|out [2] & ( \CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U2|out[2]~DUPLICATE_q ) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [2] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & 
// \CPU|DP|REGFILE|U2|out[2]~DUPLICATE_q ) ) ) ) # ( \CPU|DP|REGFILE|U3|out [2] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U0|out [2]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U1|out [2])) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [2] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U0|out [2]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U1|out [2])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U1|out [2]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U0|out [2]),
	.datad(!\CPU|DP|REGFILE|U2|out[2]~DUPLICATE_q ),
	.datae(!\CPU|DP|REGFILE|U3|out [2]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux13~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux13~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \CPU|DP|REGFILE|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux13~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux13~2_combout  = ( \CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux13~1_combout  & ( \CPU|DP|REGFILE|Mux13~0_combout  ) ) ) # ( !\CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux13~1_combout  ) ) # ( \CPU|U0|out [10] & ( !\CPU|DP|REGFILE|Mux13~1_combout  
// & ( \CPU|DP|REGFILE|Mux13~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux13~0_combout ),
	.datad(gnd),
	.datae(!\CPU|U0|out [10]),
	.dataf(!\CPU|DP|REGFILE|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux13~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux13~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \CPU|DP|REGFILE|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N59
dffeas \CPU|DP|REG_A|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N2
dffeas \CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U0|out[4]_OTERM77 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N9
cyclonev_lcell_comb \CPU|DP|REG_B|out[2]_NEW84 (
// Equation(s):
// \CPU|DP|REG_B|out[2]_OTERM85  = (!\CPU|FSM|WideOr14~0_combout  & ((\CPU|DP|REG_B|out [2]))) # (\CPU|FSM|WideOr14~0_combout  & (\CPU|DP|REGFILE|Mux29~2_combout ))

	.dataa(!\CPU|FSM|WideOr14~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux29~2_combout ),
	.datad(!\CPU|DP|REG_B|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[2]_OTERM85 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[2]_NEW84 .extended_lut = "off";
defparam \CPU|DP|REG_B|out[2]_NEW84 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \CPU|DP|REG_B|out[2]_NEW84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N11
dffeas \CPU|DP|REG_B|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[2]_OTERM85 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N37
dffeas \CPU|DP|REG_B|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[1]_OTERM79 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N36
cyclonev_lcell_comb \CPU|DP|REG_B|out[1]_NEW78 (
// Equation(s):
// \CPU|DP|REG_B|out[1]_OTERM79  = ( \CPU|DP|REGFILE|Mux30~2_combout  & ( (\CPU|DP|REG_B|out [1]) # (\CPU|FSM|WideOr14~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux30~2_combout  & ( (!\CPU|FSM|WideOr14~0_combout  & \CPU|DP|REG_B|out [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|WideOr14~0_combout ),
	.datad(!\CPU|DP|REG_B|out [1]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[1]_OTERM79 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[1]_NEW78 .extended_lut = "off";
defparam \CPU|DP|REG_B|out[1]_NEW78 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REG_B|out[1]_NEW78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N38
dffeas \CPU|DP|REG_B|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[1]_OTERM79 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \CPU|DP|data_in[0]~3 (
// Equation(s):
// \CPU|DP|data_in[0]~3_combout  = ( \CPU|DP|data_in[4]~1_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\CPU|DP|data_in[4]~2_combout ) # (\CPU|U0|out [0]) ) ) ) # ( !\CPU|DP|data_in[4]~1_combout  & ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|DP|data_in[4]~2_combout  & (\CPU|U1|out[0]_OTERM43 )) # (\CPU|DP|data_in[4]~2_combout  & ((\CPU|DP|REG_C|out[0]_OTERM75 ))) ) ) ) # ( \CPU|DP|data_in[4]~1_combout  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\CPU|U0|out [0] & !\CPU|DP|data_in[4]~2_combout ) ) ) ) # ( !\CPU|DP|data_in[4]~1_combout  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|DP|data_in[4]~2_combout  & 
// (\CPU|U1|out[0]_OTERM43 )) # (\CPU|DP|data_in[4]~2_combout  & ((\CPU|DP|REG_C|out[0]_OTERM75 ))) ) ) )

	.dataa(!\CPU|U0|out [0]),
	.datab(!\CPU|U1|out[0]_OTERM43 ),
	.datac(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datad(!\CPU|DP|data_in[4]~2_combout ),
	.datae(!\CPU|DP|data_in[4]~1_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[0]~3 .extended_lut = "off";
defparam \CPU|DP|data_in[0]~3 .lut_mask = 64'h330F5500330F55FF;
defparam \CPU|DP|data_in[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N37
dffeas \CPU|DP|REGFILE|U2|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|U6|out[0]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U6|out[0]~feeder_combout  = ( \CPU|DP|data_in[0]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U6|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[0]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U6|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U6|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N25
dffeas \CPU|DP|REGFILE|U6|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U6|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N7
dffeas \CPU|DP|REGFILE|U7|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \CPU|DP|REGFILE|U4|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \CPU|DP|REGFILE|U5|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~0_combout  = ( \CPU|DP|REGFILE|U5|out [0] & ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout ) # (\CPU|DP|REGFILE|U7|out [0]) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [0] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U7|out [0] & 
// \CPU|Mux11~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U5|out [0] & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out [0]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [0])) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [0] & ( 
// !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out [0]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [0])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [0]),
	.datab(!\CPU|DP|REGFILE|U7|out [0]),
	.datac(!\CPU|Mux11~0_combout ),
	.datad(!\CPU|DP|REGFILE|U4|out [0]),
	.datae(!\CPU|DP|REGFILE|U5|out [0]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \CPU|DP|REGFILE|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \CPU|DP|REGFILE|U0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N37
dffeas \CPU|DP|REGFILE|U1|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N37
dffeas \CPU|DP|REGFILE|U3|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[0]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~1_combout  = ( \CPU|DP|REGFILE|U3|out [0] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U0|out [0]))) # (\CPU|Mux1~0_combout  & (((\CPU|DP|REGFILE|U1|out [0])) # (\CPU|Mux11~0_combout ))) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [0] & ( (!\CPU|Mux11~0_combout  & ((!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U0|out [0])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U1|out [0]))))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U0|out [0]),
	.datad(!\CPU|DP|REGFILE|U1|out [0]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U3|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~1 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|DP|REGFILE|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~2_combout  = ( \CPU|DP|REGFILE|Mux31~1_combout  & ( (!\CPU|Mux13~0_combout ) # (\CPU|DP|REGFILE|Mux31~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux31~1_combout  & ( (!\CPU|Mux13~0_combout  & (\CPU|DP|REGFILE|Mux27~0_combout  & 
// (\CPU|DP|REGFILE|U2|out [0]))) # (\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|Mux31~0_combout )))) ) )

	.dataa(!\CPU|Mux13~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datac(!\CPU|DP|REGFILE|U2|out [0]),
	.datad(!\CPU|DP|REGFILE|Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~2 .lut_mask = 64'h02570257AAFFAAFF;
defparam \CPU|DP|REGFILE|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N30
cyclonev_lcell_comb \CPU|DP|REG_B|out[0]_NEW80 (
// Equation(s):
// \CPU|DP|REG_B|out[0]_OTERM81  = ( \CPU|DP|REGFILE|Mux31~2_combout  & ( (\CPU|DP|REG_B|out [0]) # (\CPU|FSM|WideOr14~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux31~2_combout  & ( (!\CPU|FSM|WideOr14~0_combout  & \CPU|DP|REG_B|out [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|WideOr14~0_combout ),
	.datad(!\CPU|DP|REG_B|out [0]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[0]_OTERM81 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[0]_NEW80 .extended_lut = "off";
defparam \CPU|DP|REG_B|out[0]_NEW80 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REG_B|out[0]_NEW80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N31
dffeas \CPU|DP|REG_B|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[0]_OTERM81 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N39
cyclonev_lcell_comb \CPU|DP|bin[1]~15 (
// Equation(s):
// \CPU|DP|bin[1]~15_combout  = ( \CPU|DP|REG_B|out [0] & ( (!\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & (((\CPU|DP|REG_B|out[1]~DUPLICATE_q ) # (\CPU|U0|out[3]~DUPLICATE_q )))) # (\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & (\CPU|DP|REG_B|out [2])) ) ) # 
// ( !\CPU|DP|REG_B|out [0] & ( (!\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & (((!\CPU|U0|out[3]~DUPLICATE_q  & \CPU|DP|REG_B|out[1]~DUPLICATE_q )))) # (\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & (\CPU|DP|REG_B|out [2])) ) )

	.dataa(!\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_B|out [2]),
	.datac(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datad(!\CPU|DP|REG_B|out[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_B|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[1]~15 .extended_lut = "off";
defparam \CPU|DP|bin[1]~15 .lut_mask = 64'h11B111B11BBB1BBB;
defparam \CPU|DP|bin[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N27
cyclonev_lcell_comb \CPU|DP|bin[1]~0 (
// Equation(s):
// \CPU|DP|bin[1]~0_combout  = ( \CPU|FSM|state [2] & ( (!\CPU|FSM|state [1] & ((!\CPU|FSM|WideOr9~0_combout  & (\CPU|DP|bin[1]~15_combout )) # (\CPU|FSM|WideOr9~0_combout  & ((\CPU|U0|out [1]))))) # (\CPU|FSM|state [1] & (((\CPU|DP|bin[1]~15_combout )))) ) 
// ) # ( !\CPU|FSM|state [2] & ( \CPU|DP|bin[1]~15_combout  ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|FSM|WideOr9~0_combout ),
	.datac(!\CPU|DP|bin[1]~15_combout ),
	.datad(!\CPU|U0|out [1]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[1]~0 .extended_lut = "off";
defparam \CPU|DP|bin[1]~0 .lut_mask = 64'h0F0F0F0F0D2F0D2F;
defparam \CPU|DP|bin[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N24
cyclonev_lcell_comb \CPU|DP|data_in[1]~4 (
// Equation(s):
// \CPU|DP|data_in[1]~4_combout  = ( \CPU|DP|REG_C|out[1]_OTERM71  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( ((!\CPU|DP|data_in[4]~1_combout  & ((\CPU|U1|out[1]_OTERM41 ))) # (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [1]))) # 
// (\CPU|DP|data_in[4]~2_combout ) ) ) ) # ( !\CPU|DP|REG_C|out[1]_OTERM71  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU|DP|data_in[4]~1_combout  & (((\CPU|U1|out[1]_OTERM41  & !\CPU|DP|data_in[4]~2_combout )))) # (\CPU|DP|data_in[4]~1_combout  
// & (((\CPU|DP|data_in[4]~2_combout )) # (\CPU|U0|out [1]))) ) ) ) # ( \CPU|DP|REG_C|out[1]_OTERM71  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU|DP|data_in[4]~1_combout  & (((\CPU|DP|data_in[4]~2_combout ) # (\CPU|U1|out[1]_OTERM41 )))) # 
// (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [1] & ((!\CPU|DP|data_in[4]~2_combout )))) ) ) ) # ( !\CPU|DP|REG_C|out[1]_OTERM71  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU|DP|data_in[4]~2_combout  & ((!\CPU|DP|data_in[4]~1_combout  & 
// ((\CPU|U1|out[1]_OTERM41 ))) # (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [1])))) ) ) )

	.dataa(!\CPU|U0|out [1]),
	.datab(!\CPU|U1|out[1]_OTERM41 ),
	.datac(!\CPU|DP|data_in[4]~1_combout ),
	.datad(!\CPU|DP|data_in[4]~2_combout ),
	.datae(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[1]~4 .extended_lut = "off";
defparam \CPU|DP|data_in[1]~4 .lut_mask = 64'h350035F0350F35FF;
defparam \CPU|DP|data_in[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|U3|out[1]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U3|out[1]~feeder_combout  = ( \CPU|DP|data_in[1]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U3|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[1]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U3|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U3|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N40
dffeas \CPU|DP|REGFILE|U3|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U3|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N26
dffeas \CPU|DP|REGFILE|U0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N46
dffeas \CPU|DP|REGFILE|U1|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N38
dffeas \CPU|DP|REGFILE|U2|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux14~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux14~1_combout  = ( \CPU|DP|REGFILE|U1|out [1] & ( \CPU|DP|REGFILE|U2|out [1] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((\CPU|DP|REGFILE|U0|out [1]) # (\CPU|U0|out [9])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9])) # 
// (\CPU|DP|REGFILE|U3|out [1]))) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [1] & ( \CPU|DP|REGFILE|U2|out [1] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((\CPU|DP|REGFILE|U0|out [1]) # (\CPU|U0|out [9])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U3|out [1] & 
// (\CPU|U0|out [9]))) ) ) ) # ( \CPU|DP|REGFILE|U1|out [1] & ( !\CPU|DP|REGFILE|U2|out [1] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9] & \CPU|DP|REGFILE|U0|out [1])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9])) # 
// (\CPU|DP|REGFILE|U3|out [1]))) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [1] & ( !\CPU|DP|REGFILE|U2|out [1] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9] & \CPU|DP|REGFILE|U0|out [1])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U3|out [1] & 
// (\CPU|U0|out [9]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U3|out [1]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [9]),
	.datad(!\CPU|DP|REGFILE|U0|out [1]),
	.datae(!\CPU|DP|REGFILE|U1|out [1]),
	.dataf(!\CPU|DP|REGFILE|U2|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux14~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux14~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \CPU|DP|REGFILE|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|U6|out[1]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U6|out[1]~feeder_combout  = ( \CPU|DP|data_in[1]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U6|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[1]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U6|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U6|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N29
dffeas \CPU|DP|REGFILE|U6|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U6|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|U4|out[1]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U4|out[1]~feeder_combout  = ( \CPU|DP|data_in[1]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U4|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[1]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U4|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U4|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N16
dffeas \CPU|DP|REGFILE|U4|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U4|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N11
dffeas \CPU|DP|REGFILE|U7|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N20
dffeas \CPU|DP|REGFILE|U5|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux14~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux14~0_combout  = ( \CPU|DP|REGFILE|U5|out [1] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [1])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [1]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [1] & 
// ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U6|out [1])) # (\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U7|out [1]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [1] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [1]) # 
// (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [1] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & \CPU|DP|REGFILE|U4|out [1]) ) ) )

	.dataa(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|U6|out [1]),
	.datac(!\CPU|DP|REGFILE|U4|out [1]),
	.datad(!\CPU|DP|REGFILE|U7|out [1]),
	.datae(!\CPU|DP|REGFILE|U5|out [1]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux14~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \CPU|DP|REGFILE|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux14~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux14~2_combout  = ( \CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux14~0_combout  ) ) # ( !\CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux14~0_combout  & ( \CPU|DP|REGFILE|Mux14~1_combout  ) ) ) # ( !\CPU|U0|out [10] & ( !\CPU|DP|REGFILE|Mux14~0_combout 
//  & ( \CPU|DP|REGFILE|Mux14~1_combout  ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|U0|out [10]),
	.dataf(!\CPU|DP|REGFILE|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux14~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux14~2 .lut_mask = 64'h555500005555FFFF;
defparam \CPU|DP|REGFILE|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N50
dffeas \CPU|DP|REG_A|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux15~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux15~1_combout  = ( \CPU|DP|REGFILE|U3|out [0] & ( \CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U2|out [0]) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [0] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & 
// \CPU|DP|REGFILE|U2|out [0]) ) ) ) # ( \CPU|DP|REGFILE|U3|out [0] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U0|out [0]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U1|out [0])) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [0] 
// & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U0|out [0]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U1|out [0])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U1|out [0]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U0|out [0]),
	.datad(!\CPU|DP|REGFILE|U2|out [0]),
	.datae(!\CPU|DP|REGFILE|U3|out [0]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux15~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux15~1 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \CPU|DP|REGFILE|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux15~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux15~0_combout  = ( \CPU|DP|REGFILE|U4|out [0] & ( \CPU|DP|REGFILE|U7|out [0] & ( (!\CPU|U0|out [9] & ((!\CPU|U0|out [8]) # ((\CPU|DP|REGFILE|U5|out [0])))) # (\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U6|out [0])) # (\CPU|U0|out [8]))) ) ) ) 
// # ( !\CPU|DP|REGFILE|U4|out [0] & ( \CPU|DP|REGFILE|U7|out [0] & ( (!\CPU|U0|out [9] & (\CPU|U0|out [8] & ((\CPU|DP|REGFILE|U5|out [0])))) # (\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U6|out [0])) # (\CPU|U0|out [8]))) ) ) ) # ( \CPU|DP|REGFILE|U4|out [0] & ( 
// !\CPU|DP|REGFILE|U7|out [0] & ( (!\CPU|U0|out [9] & ((!\CPU|U0|out [8]) # ((\CPU|DP|REGFILE|U5|out [0])))) # (\CPU|U0|out [9] & (!\CPU|U0|out [8] & (\CPU|DP|REGFILE|U6|out [0]))) ) ) ) # ( !\CPU|DP|REGFILE|U4|out [0] & ( !\CPU|DP|REGFILE|U7|out [0] & ( 
// (!\CPU|U0|out [9] & (\CPU|U0|out [8] & ((\CPU|DP|REGFILE|U5|out [0])))) # (\CPU|U0|out [9] & (!\CPU|U0|out [8] & (\CPU|DP|REGFILE|U6|out [0]))) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|U0|out [8]),
	.datac(!\CPU|DP|REGFILE|U6|out [0]),
	.datad(!\CPU|DP|REGFILE|U5|out [0]),
	.datae(!\CPU|DP|REGFILE|U4|out [0]),
	.dataf(!\CPU|DP|REGFILE|U7|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux15~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \CPU|DP|REGFILE|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux15~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux15~2_combout  = ( \CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux15~0_combout  ) ) # ( !\CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux15~0_combout  & ( \CPU|DP|REGFILE|Mux15~1_combout  ) ) ) # ( !\CPU|U0|out [10] & ( !\CPU|DP|REGFILE|Mux15~0_combout 
//  & ( \CPU|DP|REGFILE|Mux15~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux15~1_combout ),
	.datad(gnd),
	.datae(!\CPU|U0|out [10]),
	.dataf(!\CPU|DP|REGFILE|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux15~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux15~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \CPU|DP|REGFILE|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N7
dffeas \CPU|DP|REG_A|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N48
cyclonev_lcell_comb \CPU|DP|ain[0]~0_RESYN457 (
// Equation(s):
// \CPU|DP|ain[0]~0_RESYN457_BDD458  = (!\CPU|U0|out [15]) # (!\CPU|FSM|Equal2~1_OTERM663DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|FSM|Equal2~1_OTERM663DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|ain[0]~0_RESYN457_BDD458 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|ain[0]~0_RESYN457 .extended_lut = "off";
defparam \CPU|DP|ain[0]~0_RESYN457 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \CPU|DP|ain[0]~0_RESYN457 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N12
cyclonev_lcell_comb \CPU|DP|ain[0]~0 (
// Equation(s):
// \CPU|DP|ain[0]~0_combout  = ( \CPU|DP|REG_A|out [0] & ( \CPU|DP|ain[0]~0_RESYN457_BDD458  ) ) # ( \CPU|DP|REG_A|out [0] & ( !\CPU|DP|ain[0]~0_RESYN457_BDD458  & ( (((!\CPU|FSM|state [2]) # (\CPU|U0|out[12]~DUPLICATE_q )) # (\CPU|FSM|state [0])) # 
// (\CPU|FSM|state [1]) ) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|FSM|state [0]),
	.datac(!\CPU|FSM|state [2]),
	.datad(!\CPU|U0|out[12]~DUPLICATE_q ),
	.datae(!\CPU|DP|REG_A|out [0]),
	.dataf(!\CPU|DP|ain[0]~0_RESYN457_BDD458 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|ain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|ain[0]~0 .extended_lut = "off";
defparam \CPU|DP|ain[0]~0 .lut_mask = 64'h0000F7FF0000FFFF;
defparam \CPU|DP|ain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N33
cyclonev_lcell_comb \CPU|DP|U0|Mux15~0 (
// Equation(s):
// \CPU|DP|U0|Mux15~0_combout  = ( \CPU|DP|REG_B|out [0] & ( (!\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & ((!\CPU|U0|out[3]~DUPLICATE_q ))) # (\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & (\CPU|DP|REG_B|out [1])) ) ) # ( !\CPU|DP|REG_B|out [0] & ( 
// (\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & \CPU|DP|REG_B|out [1]) ) )

	.dataa(!\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_B|out [1]),
	.datac(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_B|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U0|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U0|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|U0|Mux15~0 .lut_mask = 64'h11111111B1B1B1B1;
defparam \CPU|DP|U0|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N0
cyclonev_lcell_comb \CPU|DP|U1|Add0~66 (
// Equation(s):
// \CPU|DP|U1|Add0~66_cout  = CARRY(( \CPU|U0|out [11] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|DP|U1|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~66 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~66 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|DP|U1|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \CPU|DP|U1|Add0~1 (
// Equation(s):
// \CPU|DP|U1|Add0~1_sumout  = SUM(( \CPU|DP|ain[0]~0_combout  ) + ( !\CPU|U0|out [11] $ (((!\CPU|FSM|WideOr9~1_combout  & ((!\CPU|DP|U0|Mux15~0_combout ))) # (\CPU|FSM|WideOr9~1_combout  & (!\CPU|U0|out [0])))) ) + ( \CPU|DP|U1|Add0~66_cout  ))
// \CPU|DP|U1|Add0~2  = CARRY(( \CPU|DP|ain[0]~0_combout  ) + ( !\CPU|U0|out [11] $ (((!\CPU|FSM|WideOr9~1_combout  & ((!\CPU|DP|U0|Mux15~0_combout ))) # (\CPU|FSM|WideOr9~1_combout  & (!\CPU|U0|out [0])))) ) + ( \CPU|DP|U1|Add0~66_cout  ))

	.dataa(!\CPU|FSM|WideOr9~1_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|U0|out [0]),
	.datad(!\CPU|DP|ain[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|U0|Mux15~0_combout ),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~1_sumout ),
	.cout(\CPU|DP|U1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~1 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~1 .lut_mask = 64'h0000C963000000FF;
defparam \CPU|DP|U1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N6
cyclonev_lcell_comb \CPU|DP|U1|Add0~5 (
// Equation(s):
// \CPU|DP|U1|Add0~5_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[1]~0_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [1]) ) + ( \CPU|DP|U1|Add0~2  ))
// \CPU|DP|U1|Add0~6  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[1]~0_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [1]) ) + ( \CPU|DP|U1|Add0~2  ))

	.dataa(gnd),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|FSM|Equal2~2_combout ),
	.datad(!\CPU|DP|bin[1]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [1]),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~5_sumout ),
	.cout(\CPU|DP|U1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~5 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~5 .lut_mask = 64'h0000FF0F000033CC;
defparam \CPU|DP|U1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N9
cyclonev_lcell_comb \CPU|DP|U1|Add0~9 (
// Equation(s):
// \CPU|DP|U1|Add0~9_sumout  = SUM(( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [2]) ) + ( !\CPU|U0|out [11] $ (!\CPU|DP|bin[2]~1_combout ) ) + ( \CPU|DP|U1|Add0~6  ))
// \CPU|DP|U1|Add0~10  = CARRY(( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [2]) ) + ( !\CPU|U0|out [11] $ (!\CPU|DP|bin[2]~1_combout ) ) + ( \CPU|DP|U1|Add0~6  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|bin[2]~1_combout ),
	.datad(!\CPU|DP|REG_A|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~9_sumout ),
	.cout(\CPU|DP|U1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~9 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~9 .lut_mask = 64'h0000C3C3000000AA;
defparam \CPU|DP|U1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N12
cyclonev_lcell_comb \CPU|DP|U1|Add0~13 (
// Equation(s):
// \CPU|DP|U1|Add0~13_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[3]~2_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [3]) ) + ( \CPU|DP|U1|Add0~10  ))
// \CPU|DP|U1|Add0~14  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[3]~2_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [3]) ) + ( \CPU|DP|U1|Add0~10  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out [3]),
	.datad(!\CPU|DP|bin[3]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~13_sumout ),
	.cout(\CPU|DP|U1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~13 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~13 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N15
cyclonev_lcell_comb \CPU|DP|U1|Add0~17 (
// Equation(s):
// \CPU|DP|U1|Add0~17_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[4]~3_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [4]) ) + ( \CPU|DP|U1|Add0~14  ))
// \CPU|DP|U1|Add0~18  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[4]~3_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [4]) ) + ( \CPU|DP|U1|Add0~14  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out [4]),
	.datad(!\CPU|DP|bin[4]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~17_sumout ),
	.cout(\CPU|DP|U1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~17 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~17 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N18
cyclonev_lcell_comb \CPU|DP|U1|Add0~21 (
// Equation(s):
// \CPU|DP|U1|Add0~21_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[5]~4_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out[5]~DUPLICATE_q ) ) + ( \CPU|DP|U1|Add0~18  ))
// \CPU|DP|U1|Add0~22  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[5]~4_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out[5]~DUPLICATE_q ) ) + ( \CPU|DP|U1|Add0~18  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out[5]~DUPLICATE_q ),
	.datad(!\CPU|DP|bin[5]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~21_sumout ),
	.cout(\CPU|DP|U1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~21 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~21 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N21
cyclonev_lcell_comb \CPU|DP|U1|Add0~25 (
// Equation(s):
// \CPU|DP|U1|Add0~25_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[6]~5_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [6]) ) + ( \CPU|DP|U1|Add0~22  ))
// \CPU|DP|U1|Add0~26  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[6]~5_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [6]) ) + ( \CPU|DP|U1|Add0~22  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(gnd),
	.datac(!\CPU|U0|out [11]),
	.datad(!\CPU|DP|bin[6]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [6]),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~25_sumout ),
	.cout(\CPU|DP|U1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~25 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~25 .lut_mask = 64'h0000FF5500000FF0;
defparam \CPU|DP|U1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N24
cyclonev_lcell_comb \CPU|DP|U1|Add0~29 (
// Equation(s):
// \CPU|DP|U1|Add0~29_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[7]~6_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [7]) ) + ( \CPU|DP|U1|Add0~26  ))
// \CPU|DP|U1|Add0~30  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[7]~6_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [7]) ) + ( \CPU|DP|U1|Add0~26  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|bin[7]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [7]),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~29_sumout ),
	.cout(\CPU|DP|U1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~29 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~29 .lut_mask = 64'h0000FF5500003C3C;
defparam \CPU|DP|U1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N27
cyclonev_lcell_comb \CPU|DP|U1|Add0~33 (
// Equation(s):
// \CPU|DP|U1|Add0~33_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[8]~7_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [8]) ) + ( \CPU|DP|U1|Add0~30  ))
// \CPU|DP|U1|Add0~34  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[8]~7_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [8]) ) + ( \CPU|DP|U1|Add0~30  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out [8]),
	.datad(!\CPU|DP|bin[8]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~33_sumout ),
	.cout(\CPU|DP|U1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~33 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~33 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N30
cyclonev_lcell_comb \CPU|DP|U1|Add0~37 (
// Equation(s):
// \CPU|DP|U1|Add0~37_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[9]~8_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [9]) ) + ( \CPU|DP|U1|Add0~34  ))
// \CPU|DP|U1|Add0~38  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[9]~8_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [9]) ) + ( \CPU|DP|U1|Add0~34  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out [9]),
	.datad(!\CPU|DP|bin[9]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~37_sumout ),
	.cout(\CPU|DP|U1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~37 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~37 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N33
cyclonev_lcell_comb \CPU|DP|U1|Add0~41 (
// Equation(s):
// \CPU|DP|U1|Add0~41_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[10]~9_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [10]) ) + ( \CPU|DP|U1|Add0~38  ))
// \CPU|DP|U1|Add0~42  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[10]~9_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [10]) ) + ( \CPU|DP|U1|Add0~38  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out [10]),
	.datad(!\CPU|DP|bin[10]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~41_sumout ),
	.cout(\CPU|DP|U1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~41 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~41 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N36
cyclonev_lcell_comb \CPU|DP|U1|Add0~45 (
// Equation(s):
// \CPU|DP|U1|Add0~45_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[11]~10_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [11]) ) + ( \CPU|DP|U1|Add0~42  ))
// \CPU|DP|U1|Add0~46  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[11]~10_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [11]) ) + ( \CPU|DP|U1|Add0~42  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out [11]),
	.datad(!\CPU|DP|bin[11]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~45_sumout ),
	.cout(\CPU|DP|U1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~45 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~45 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N39
cyclonev_lcell_comb \CPU|DP|U1|Add0~49 (
// Equation(s):
// \CPU|DP|U1|Add0~49_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[12]~11_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out[12]~DUPLICATE_q ) ) + ( \CPU|DP|U1|Add0~46  ))
// \CPU|DP|U1|Add0~50  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[12]~11_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out[12]~DUPLICATE_q ) ) + ( \CPU|DP|U1|Add0~46  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(gnd),
	.datad(!\CPU|DP|bin[12]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~49_sumout ),
	.cout(\CPU|DP|U1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~49 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~49 .lut_mask = 64'h0000FF55000033CC;
defparam \CPU|DP|U1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N42
cyclonev_lcell_comb \CPU|DP|U1|Add0~53 (
// Equation(s):
// \CPU|DP|U1|Add0~53_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[13]~12_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [13]) ) + ( \CPU|DP|U1|Add0~50  ))
// \CPU|DP|U1|Add0~54  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[13]~12_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [13]) ) + ( \CPU|DP|U1|Add0~50  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out [13]),
	.datad(!\CPU|DP|bin[13]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~53_sumout ),
	.cout(\CPU|DP|U1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~53 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~53 .lut_mask = 64'h0000F5F5000033CC;
defparam \CPU|DP|U1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N45
cyclonev_lcell_comb \CPU|DP|U1|Add0~57 (
// Equation(s):
// \CPU|DP|U1|Add0~57_sumout  = SUM(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[14]~13_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [14]) ) + ( \CPU|DP|U1|Add0~54  ))
// \CPU|DP|U1|Add0~58  = CARRY(( !\CPU|U0|out [11] $ (!\CPU|DP|bin[14]~13_combout ) ) + ( (!\CPU|FSM|Equal2~2_combout  & \CPU|DP|REG_A|out [14]) ) + ( \CPU|DP|U1|Add0~54  ))

	.dataa(!\CPU|FSM|Equal2~2_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(gnd),
	.datad(!\CPU|DP|bin[14]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [14]),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~57_sumout ),
	.cout(\CPU|DP|U1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~57 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~57 .lut_mask = 64'h0000FF55000033CC;
defparam \CPU|DP|U1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N48
cyclonev_lcell_comb \CPU|DP|U1|Add0~61 (
// Equation(s):
// \CPU|DP|U1|Add0~61_sumout  = SUM(( \CPU|DP|ain[15]~1_combout  ) + ( !\CPU|U0|out [11] $ (((!\CPU|FSM|WideOr9~1_combout  & ((!\CPU|DP|U0|Mux0~0_combout ))) # (\CPU|FSM|WideOr9~1_combout  & (!\CPU|U0|out[4]_NEW76_OTERM608 )))) ) + ( \CPU|DP|U1|Add0~58  ))

	.dataa(!\CPU|U0|out [11]),
	.datab(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datac(!\CPU|FSM|WideOr9~1_combout ),
	.datad(!\CPU|DP|ain[15]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|U0|Mux0~0_combout ),
	.datag(gnd),
	.cin(\CPU|DP|U1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|U1|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~61 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~61 .lut_mask = 64'h0000A959000000FF;
defparam \CPU|DP|U1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N50
dffeas \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG198 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM101_OTERM199 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG198 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG198 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N42
cyclonev_lcell_comb \CPU|DP|bin[15]~14 (
// Equation(s):
// \CPU|DP|bin[15]~14_combout  = ( \CPU|FSM|WideOr9~0_combout  & ( \CPU|DP|U0|Mux0~0_combout  & ( ((!\CPU|FSM|state [2]) # (\CPU|FSM|state [1])) # (\CPU|U0|out[4]_NEW76_OTERM608 ) ) ) ) # ( !\CPU|FSM|WideOr9~0_combout  & ( \CPU|DP|U0|Mux0~0_combout  ) ) # ( 
// \CPU|FSM|WideOr9~0_combout  & ( !\CPU|DP|U0|Mux0~0_combout  & ( (\CPU|U0|out[4]_NEW76_OTERM608  & (!\CPU|FSM|state [1] & \CPU|FSM|state [2])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datac(!\CPU|FSM|state [1]),
	.datad(!\CPU|FSM|state [2]),
	.datae(!\CPU|FSM|WideOr9~0_combout ),
	.dataf(!\CPU|DP|U0|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[15]~14 .extended_lut = "off";
defparam \CPU|DP|bin[15]~14 .lut_mask = 64'h00000030FFFFFF3F;
defparam \CPU|DP|bin[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \CPU|DP|U1|Mux0~0 (
// Equation(s):
// \CPU|DP|U1|Mux0~0_combout  = ( \CPU|DP|bin[15]~14_combout  & ( (!\CPU|U0|out [11] & \CPU|DP|ain[15]~1_combout ) ) ) # ( !\CPU|DP|bin[15]~14_combout  & ( \CPU|U0|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [11]),
	.datad(!\CPU|DP|ain[15]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|bin[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux0~0 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \CPU|DP|U1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N58
dffeas \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG202 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM101_OTERM203 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG202 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_OTERM101_NEW_REG202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N45
cyclonev_lcell_comb \CPU|DP|U1|Mux0~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux0~1_Duplicate_3  = ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM203  ) ) # ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM199  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM199 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM203 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux0~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux0~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux0~1_Duplicate .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|DP|U1|Mux0~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N23
dffeas \CPU|DP|REG_C|out[15]_NEW_REG92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[15]_OTERM45 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM93 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_NEW_REG92 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_NEW_REG92 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N34
dffeas \CPU|DP|REG_C|out[15]_NEW_REG98 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM99 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_NEW_REG98 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_NEW_REG98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N21
cyclonev_lcell_comb \CPU|DP|REG_C|out[15]_NEW44 (
// Equation(s):
// \CPU|DP|REG_C|out[15]_OTERM45  = ( \CPU|DP|REG_C|out[15]_OTERM99  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[15]_OTERM93 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & ((!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) # 
// ((\CPU|DP|U1|Mux0~1_Duplicate_3 )))) ) ) # ( !\CPU|DP|REG_C|out[15]_OTERM99  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[15]_OTERM93 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|U1|Mux0~1_Duplicate_3 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datac(!\CPU|DP|U1|Mux0~1_Duplicate_3 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM93 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM99 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[15]_OTERM45 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_NEW44 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[15]_NEW44 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \CPU|DP|REG_C|out[15]_NEW44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \CPU|DP|data_in[15]~18 (
// Equation(s):
// \CPU|DP|data_in[15]~18_combout  = ( \CPU|DP|REG_C|out[15]_OTERM45  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|DP|data_in[4]~0_combout )) # (\CPU|U0|out [7]))) ) ) ) # ( 
// !\CPU|DP|REG_C|out[15]_OTERM45  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|U0|out [7] & \CPU|FSM|WideOr0~1_combout )) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( \CPU|DP|REG_C|out[15]_OTERM45  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|FSM|vsel[3]~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & ((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|U0|out [7])))) ) ) ) # ( !\CPU|DP|REG_C|out[15]_OTERM45  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (\CPU|U0|out [7] & (!\CPU|FSM|vsel[3]~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & \CPU|FSM|WideOr0~1_combout ))) ) ) )

	.dataa(!\CPU|U0|out [7]),
	.datab(!\CPU|FSM|vsel[3]~1_combout ),
	.datac(!\CPU|DP|data_in[4]~0_combout ),
	.datad(!\CPU|FSM|WideOr0~1_combout ),
	.datae(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[15]~18 .extended_lut = "off";
defparam \CPU|DP|data_in[15]~18 .lut_mask = 64'h0040C0400C4CCC4C;
defparam \CPU|DP|data_in[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|U2|out[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U2|out[15]~feeder_combout  = \CPU|DP|data_in[15]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|data_in[15]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U2|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U2|out[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|DP|REGFILE|U2|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N53
dffeas \CPU|DP|REGFILE|U2|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U2|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N49
dffeas \CPU|DP|REGFILE|U6|out[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[15]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~0_combout  = ( \CPU|DP|REGFILE|U7|out [15] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out[15]~DUPLICATE_q ) # (\CPU|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [15] & ( \CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & 
// \CPU|DP|REGFILE|U6|out[15]~DUPLICATE_q ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [15] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [15])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [15]))) ) ) ) # ( 
// !\CPU|DP|REGFILE|U7|out [15] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [15])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [15]))) ) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|DP|REGFILE|U6|out[15]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U4|out [15]),
	.datad(!\CPU|DP|REGFILE|U5|out [15]),
	.datae(!\CPU|DP|REGFILE|U7|out [15]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \CPU|DP|REGFILE|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~1_combout  = ( \CPU|DP|REGFILE|U1|out [15] & ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout ) # (\CPU|DP|REGFILE|U3|out [15]) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [15] & ( \CPU|Mux1~0_combout  & ( (\CPU|Mux11~0_combout  & 
// \CPU|DP|REGFILE|U3|out [15]) ) ) ) # ( \CPU|DP|REGFILE|U1|out [15] & ( !\CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U0|out [15] & !\CPU|Mux11~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [15] & ( !\CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U0|out [15] & 
// !\CPU|Mux11~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U0|out [15]),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|U3|out [15]),
	.datae(!\CPU|DP|REGFILE|U1|out [15]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~1 .lut_mask = 64'h444444440033CCFF;
defparam \CPU|DP|REGFILE|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~2_combout  = ( \CPU|DP|REGFILE|Mux16~1_combout  & ( (!\CPU|Mux13~0_combout ) # (\CPU|DP|REGFILE|Mux16~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux16~1_combout  & ( (!\CPU|Mux13~0_combout  & (\CPU|DP|REGFILE|Mux27~0_combout  & 
// (\CPU|DP|REGFILE|U2|out [15]))) # (\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|Mux16~0_combout )))) ) )

	.dataa(!\CPU|Mux13~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datac(!\CPU|DP|REGFILE|U2|out [15]),
	.datad(!\CPU|DP|REGFILE|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~2 .lut_mask = 64'h02570257AAFFAAFF;
defparam \CPU|DP|REGFILE|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N39
cyclonev_lcell_comb \CPU|DP|REG_B|out[15]_NEW90 (
// Equation(s):
// \CPU|DP|REG_B|out[15]_OTERM91  = ( \CPU|DP|REGFILE|Mux16~2_combout  & ( (\CPU|DP|REG_B|out[15]_NEW90_OTERM659 ) # (\CPU|FSM|WideOr14~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux16~2_combout  & ( (!\CPU|FSM|WideOr14~0_combout  & 
// \CPU|DP|REG_B|out[15]_NEW90_OTERM659 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|WideOr14~0_combout ),
	.datad(!\CPU|DP|REG_B|out[15]_NEW90_OTERM659 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[15]_OTERM91 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[15]_NEW90 .extended_lut = "off";
defparam \CPU|DP|REG_B|out[15]_NEW90 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REG_B|out[15]_NEW90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N40
dffeas \CPU|DP|REG_B|out[15]_NEW90_NEW_REG658 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[15]_OTERM91 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[15]_NEW90_OTERM659 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[15]_NEW90_NEW_REG658 .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[15]_NEW90_NEW_REG658 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N15
cyclonev_lcell_comb \CPU|DP|bin[14]~13 (
// Equation(s):
// \CPU|DP|bin[14]~13_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|FSM|WideOr9~1_combout  ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|FSM|WideOr9~1_combout  & ( \CPU|DP|REG_B|out[15]_NEW90_OTERM659  ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( 
// !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ))) # (\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [13])) ) ) )

	.dataa(!\CPU|DP|REG_B|out [13]),
	.datab(!\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ),
	.datac(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datad(!\CPU|DP|REG_B|out[15]_NEW90_OTERM659 ),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[14]~13 .extended_lut = "off";
defparam \CPU|DP|bin[14]~13 .lut_mask = 64'h353500FF0000FFFF;
defparam \CPU|DP|bin[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N52
dffeas \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG461 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[14]_OTERM137_OTERM462 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG461 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG461 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N35
dffeas \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG465 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|bin[14]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[14]_OTERM137_OTERM466 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG465 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[14]_OTERM137_NEW_REG465 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N33
cyclonev_lcell_comb \CPU|DP|U1|Mux1~0_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux1~0_Duplicate_2  = ( \CPU|DP|REG_C|out[14]_OTERM137_OTERM466  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( (\CPU|DP|REG_C|out[14]_OTERM137_OTERM464  & !\CPU|DP|REG_C|out[5]_OTERM173_OTERM247 ) ) ) ) # ( 
// !\CPU|DP|REG_C|out[14]_OTERM137_OTERM466  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[5]_OTERM173_OTERM247  ) ) ) # ( \CPU|DP|REG_C|out[14]_OTERM137_OTERM466  & ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( 
// \CPU|DP|REG_C|out[14]_OTERM137_OTERM462  ) ) ) # ( !\CPU|DP|REG_C|out[14]_OTERM137_OTERM466  & ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[14]_OTERM137_OTERM462  ) ) )

	.dataa(!\CPU|DP|REG_C|out[14]_OTERM137_OTERM464 ),
	.datab(!\CPU|DP|REG_C|out[5]_OTERM173_OTERM247 ),
	.datac(!\CPU|DP|REG_C|out[14]_OTERM137_OTERM462 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[14]_OTERM137_OTERM466 ),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux1~0_Duplicate_2 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux1~0_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux1~0_Duplicate .lut_mask = 64'h0F0F0F0F33334444;
defparam \CPU|DP|U1|Mux1~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N24
cyclonev_lcell_comb \CPU|DP|REG_C|out[14]_NEW64 (
// Equation(s):
// \CPU|DP|REG_C|out[14]_OTERM65  = ( \CPU|DP|U1|Mux1~0_Duplicate_2  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[14]_OTERM133 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[14]_OTERM135 )) # 
// (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ))) ) ) # ( !\CPU|DP|U1|Mux1~0_Duplicate_2  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[14]_OTERM133 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|REG_C|out[14]_OTERM135 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_C|out[14]_OTERM135 ),
	.datad(!\CPU|DP|REG_C|out[14]_OTERM133 ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux1~0_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[14]_OTERM65 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[14]_NEW64 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[14]_NEW64 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|DP|REG_C|out[14]_NEW64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \CPU|DP|data_in[14]~17 (
// Equation(s):
// \CPU|DP|data_in[14]~17_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( \CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|DP|data_in[4]~0_combout )) # (\CPU|U0|out [7]))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( \CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|FSM|vsel[3]~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & ((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|U0|out [7])))) ) ) ) # ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( !\CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|U0|out [7] & \CPU|FSM|WideOr0~1_combout )) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( !\CPU|DP|REG_C|out[14]_OTERM65  & ( (\CPU|U0|out [7] & (!\CPU|FSM|vsel[3]~1_combout  & (\CPU|FSM|WideOr0~1_combout  & !\CPU|DP|data_in[4]~0_combout ))) ) ) )

	.dataa(!\CPU|U0|out [7]),
	.datab(!\CPU|FSM|vsel[3]~1_combout ),
	.datac(!\CPU|FSM|WideOr0~1_combout ),
	.datad(!\CPU|DP|data_in[4]~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[14]~17 .extended_lut = "off";
defparam \CPU|DP|data_in[14]~17 .lut_mask = 64'h040004CCC400C4CC;
defparam \CPU|DP|data_in[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N16
dffeas \CPU|DP|REGFILE|U2|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[14]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~1_combout  = ( \CPU|DP|REGFILE|U0|out [14] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout )) # (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [14]))) # (\CPU|Mux11~0_combout  & 
// (\CPU|DP|REGFILE|U3|out [14])))) ) ) # ( !\CPU|DP|REGFILE|U0|out [14] & ( (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [14]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out [14])))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [14]),
	.datad(!\CPU|DP|REGFILE|U1|out [14]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U0|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~0_combout  = ( \CPU|DP|REGFILE|U7|out [14] & ( \CPU|Mux11~0_combout  & ( (\CPU|Mux1~0_combout ) # (\CPU|DP|REGFILE|U6|out [14]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [14] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out [14] & 
// !\CPU|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [14] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out [14]))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [14])) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [14] & ( 
// !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out [14]))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [14])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [14]),
	.datab(!\CPU|DP|REGFILE|U5|out [14]),
	.datac(!\CPU|Mux1~0_combout ),
	.datad(!\CPU|DP|REGFILE|U4|out [14]),
	.datae(!\CPU|DP|REGFILE|U7|out [14]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~0 .lut_mask = 64'h03F303F350505F5F;
defparam \CPU|DP|REGFILE|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~2_combout  = ( \CPU|DP|REGFILE|Mux17~0_combout  & ( (((\CPU|DP|REGFILE|U2|out [14] & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|DP|REGFILE|Mux17~1_combout )) # (\CPU|Mux13~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux17~0_combout  & ( 
// (!\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|U2|out [14] & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|DP|REGFILE|Mux17~1_combout ))) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [14]),
	.datab(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datac(!\CPU|Mux13~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux17~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~2 .lut_mask = 64'h10F010F01FFF1FFF;
defparam \CPU|DP|REGFILE|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N27
cyclonev_lcell_comb \CPU|DP|REG_B|out[14]_NEW88 (
// Equation(s):
// \CPU|DP|REG_B|out[14]_OTERM89  = ( \CPU|DP|REGFILE|Mux17~2_combout  & ( (\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ) # (\CPU|FSM|WideOr14~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( (!\CPU|FSM|WideOr14~0_combout  & 
// \CPU|DP|REG_B|out[14]_NEW88_OTERM661 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|WideOr14~0_combout ),
	.datad(!\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[14]_OTERM89 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[14]_NEW88 .extended_lut = "off";
defparam \CPU|DP|REG_B|out[14]_NEW88 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REG_B|out[14]_NEW88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N28
dffeas \CPU|DP|REG_B|out[14]_NEW88_NEW_REG660 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[14]_OTERM89 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[14]_NEW88_NEW_REG660 .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[14]_NEW88_NEW_REG660 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N6
cyclonev_lcell_comb \CPU|DP|bin[13]~12 (
// Equation(s):
// \CPU|DP|bin[13]~12_combout  = ( \CPU|DP|REG_B|out[14]_NEW88_OTERM661  & ( \CPU|FSM|WideOr9~1_combout  & ( \CPU|U0|out[4]_NEW76_OTERM608  ) ) ) # ( !\CPU|DP|REG_B|out[14]_NEW88_OTERM661  & ( \CPU|FSM|WideOr9~1_combout  & ( \CPU|U0|out[4]_NEW76_OTERM608  ) 
// ) ) # ( \CPU|DP|REG_B|out[14]_NEW88_OTERM661  & ( !\CPU|FSM|WideOr9~1_combout  & ( ((!\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [13])) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out[12]~DUPLICATE_q )))) # (\CPU|U0|out[4]_NEW76_OTERM608 ) ) ) 
// ) # ( !\CPU|DP|REG_B|out[14]_NEW88_OTERM661  & ( !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[4]_NEW76_OTERM608  & ((!\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [13])) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out[12]~DUPLICATE_q ))))) ) ) 
// )

	.dataa(!\CPU|DP|REG_B|out [13]),
	.datab(!\CPU|DP|REG_B|out[12]~DUPLICATE_q ),
	.datac(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datad(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datae(!\CPU|DP|REG_B|out[14]_NEW88_OTERM661 ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[13]~12 .extended_lut = "off";
defparam \CPU|DP|bin[13]~12 .lut_mask = 64'h50305F3F0F0F0F0F;
defparam \CPU|DP|bin[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N36
cyclonev_lcell_comb \CPU|DP|U1|Mux2~0 (
// Equation(s):
// \CPU|DP|U1|Mux2~0_combout  = ( \CPU|DP|bin[13]~12_combout  & ( (\CPU|DP|REG_A|out [13] & !\CPU|U0|out [11]) ) ) # ( !\CPU|DP|bin[13]~12_combout  & ( \CPU|U0|out [11] ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_A|out [13]),
	.datac(!\CPU|U0|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|bin[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux2~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux2~0 .lut_mask = 64'h0F0F0F0F30303030;
defparam \CPU|DP|U1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N37
dffeas \CPU|DP|REG_C|out[13]_OTERM107_NEW_REG206 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[13]_OTERM107_OTERM207 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[13]_OTERM107_NEW_REG206 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[13]_OTERM107_NEW_REG206 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N35
dffeas \CPU|DP|REG_C|out[13]_OTERM107_NEW_REG204 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[13]_OTERM107_OTERM205 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[13]_OTERM107_NEW_REG204 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[13]_OTERM107_NEW_REG204 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N39
cyclonev_lcell_comb \CPU|DP|U1|Mux2~1 (
// Equation(s):
// \CPU|DP|U1|Mux2~1_combout  = ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[13]_OTERM107_OTERM207  ) ) # ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[13]_OTERM107_OTERM205  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[13]_OTERM107_OTERM207 ),
	.datad(!\CPU|DP|REG_C|out[13]_OTERM107_OTERM205 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux2~1 .extended_lut = "off";
defparam \CPU|DP|U1|Mux2~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|DP|U1|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N18
cyclonev_lcell_comb \CPU|DP|REG_C|out[13]_NEW46 (
// Equation(s):
// \CPU|DP|REG_C|out[13]_OTERM47  = ( \CPU|DP|U1|Mux2~1_combout  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[13]_OTERM103 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[13]_OTERM105 )) # 
// (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ))) ) ) # ( !\CPU|DP|U1|Mux2~1_combout  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[13]_OTERM103 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|REG_C|out[13]_OTERM105 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_C|out[13]_OTERM105 ),
	.datad(!\CPU|DP|REG_C|out[13]_OTERM103 ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[13]_OTERM47 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[13]_NEW46 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[13]_NEW46 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|DP|REG_C|out[13]_NEW46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N6
cyclonev_lcell_comb \CPU|DP|data_in[13]~16 (
// Equation(s):
// \CPU|DP|data_in[13]~16_combout  = ( \CPU|U0|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|FSM|WideOr0~1_combout ) # (\CPU|DP|REG_C|out[13]_OTERM47 )) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( 
// !\CPU|U0|out [7] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|DP|REG_C|out[13]_OTERM47  & !\CPU|FSM|WideOr0~1_combout )) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( \CPU|U0|out [7] & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|DP|data_in[4]~0_combout  & (!\CPU|FSM|vsel[3]~1_combout  & ((\CPU|FSM|WideOr0~1_combout ) # (\CPU|DP|REG_C|out[13]_OTERM47 )))) ) ) ) # ( !\CPU|U0|out [7] & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|DP|data_in[4]~0_combout  & (!\CPU|FSM|vsel[3]~1_combout  & (\CPU|DP|REG_C|out[13]_OTERM47  & !\CPU|FSM|WideOr0~1_combout ))) ) ) )

	.dataa(!\CPU|DP|data_in[4]~0_combout ),
	.datab(!\CPU|FSM|vsel[3]~1_combout ),
	.datac(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datad(!\CPU|FSM|WideOr0~1_combout ),
	.datae(!\CPU|U0|out [7]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[13]~16 .extended_lut = "off";
defparam \CPU|DP|data_in[13]~16 .lut_mask = 64'h080008884C444CCC;
defparam \CPU|DP|data_in[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|U2|out[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U2|out[13]~feeder_combout  = ( \CPU|DP|data_in[13]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[13]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U2|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U2|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U2|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N58
dffeas \CPU|DP|REGFILE|U2|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U2|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~1_combout  = ( \CPU|DP|REGFILE|U0|out [13] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout )) # (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [13]))) # (\CPU|Mux11~0_combout  & 
// (\CPU|DP|REGFILE|U3|out [13])))) ) ) # ( !\CPU|DP|REGFILE|U0|out [13] & ( (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [13]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out [13])))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [13]),
	.datad(!\CPU|DP|REGFILE|U1|out [13]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U0|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~0_combout  = ( \CPU|DP|REGFILE|U7|out [13] & ( \CPU|DP|REGFILE|U4|out [13] & ( (!\CPU|Mux11~0_combout  & (((!\CPU|Mux1~0_combout )) # (\CPU|DP|REGFILE|U5|out [13]))) # (\CPU|Mux11~0_combout  & (((\CPU|DP|REGFILE|U6|out [13]) # 
// (\CPU|Mux1~0_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [13] & ( \CPU|DP|REGFILE|U4|out [13] & ( (!\CPU|Mux11~0_combout  & (((!\CPU|Mux1~0_combout )) # (\CPU|DP|REGFILE|U5|out [13]))) # (\CPU|Mux11~0_combout  & (((!\CPU|Mux1~0_combout  & 
// \CPU|DP|REGFILE|U6|out [13])))) ) ) ) # ( \CPU|DP|REGFILE|U7|out [13] & ( !\CPU|DP|REGFILE|U4|out [13] & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U5|out [13] & (\CPU|Mux1~0_combout ))) # (\CPU|Mux11~0_combout  & (((\CPU|DP|REGFILE|U6|out [13]) # 
// (\CPU|Mux1~0_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [13] & ( !\CPU|DP|REGFILE|U4|out [13] & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U5|out [13] & (\CPU|Mux1~0_combout ))) # (\CPU|Mux11~0_combout  & (((!\CPU|Mux1~0_combout  & 
// \CPU|DP|REGFILE|U6|out [13])))) ) ) )

	.dataa(!\CPU|Mux11~0_combout ),
	.datab(!\CPU|DP|REGFILE|U5|out [13]),
	.datac(!\CPU|Mux1~0_combout ),
	.datad(!\CPU|DP|REGFILE|U6|out [13]),
	.datae(!\CPU|DP|REGFILE|U7|out [13]),
	.dataf(!\CPU|DP|REGFILE|U4|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \CPU|DP|REGFILE|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~2_combout  = ( \CPU|DP|REGFILE|Mux18~0_combout  & ( (((\CPU|DP|REGFILE|U2|out [13] & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|DP|REGFILE|Mux18~1_combout )) # (\CPU|Mux13~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux18~0_combout  & ( 
// (!\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|U2|out [13] & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|DP|REGFILE|Mux18~1_combout ))) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [13]),
	.datab(!\CPU|Mux13~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux18~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \CPU|DP|REGFILE|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N20
dffeas \CPU|DP|REG_B|out[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux18~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[13]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N21
cyclonev_lcell_comb \CPU|DP|bin[12]~11 (
// Equation(s):
// \CPU|DP|bin[12]~11_combout  = ( \CPU|U0|out[3]~DUPLICATE_q  & ( \CPU|FSM|WideOr9~1_combout  & ( \CPU|U0|out[4]_NEW76_OTERM608  ) ) ) # ( !\CPU|U0|out[3]~DUPLICATE_q  & ( \CPU|FSM|WideOr9~1_combout  & ( \CPU|U0|out[4]_NEW76_OTERM608  ) ) ) # ( 
// \CPU|U0|out[3]~DUPLICATE_q  & ( !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[4]_NEW76_OTERM608  & (\CPU|DP|REG_B|out [11])) # (\CPU|U0|out[4]_NEW76_OTERM608  & ((\CPU|DP|REG_B|out[13]~DUPLICATE_q ))) ) ) ) # ( !\CPU|U0|out[3]~DUPLICATE_q  & ( 
// !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[4]_NEW76_OTERM608  & (\CPU|DP|REG_B|out[12]~DUPLICATE_q )) # (\CPU|U0|out[4]_NEW76_OTERM608  & ((\CPU|DP|REG_B|out[13]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datab(!\CPU|DP|REG_B|out[12]~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_B|out [11]),
	.datad(!\CPU|DP|REG_B|out[13]~DUPLICATE_q ),
	.datae(!\CPU|U0|out[3]~DUPLICATE_q ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[12]~11 .extended_lut = "off";
defparam \CPU|DP|bin[12]~11 .lut_mask = 64'h22770A5F55555555;
defparam \CPU|DP|bin[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N49
dffeas \CPU|DP|REG_A|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \CPU|DP|U1|Mux3~0 (
// Equation(s):
// \CPU|DP|U1|Mux3~0_combout  = (!\CPU|U0|out [11] & (\CPU|DP|bin[12]~11_combout  & \CPU|DP|REG_A|out [12])) # (\CPU|U0|out [11] & (!\CPU|DP|bin[12]~11_combout ))

	.dataa(gnd),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|bin[12]~11_combout ),
	.datad(!\CPU|DP|REG_A|out [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux3~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux3~0 .lut_mask = 64'h303C303C303C303C;
defparam \CPU|DP|U1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N40
dffeas \CPU|DP|REG_C|out[12]_OTERM113_NEW_REG210 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[12]_OTERM113_OTERM211 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[12]_OTERM113_NEW_REG210 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[12]_OTERM113_NEW_REG210 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N37
dffeas \CPU|DP|REG_C|out[12]_OTERM113_NEW_REG208 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[12]_OTERM113_OTERM209 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[12]_OTERM113_NEW_REG208 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[12]_OTERM113_NEW_REG208 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N9
cyclonev_lcell_comb \CPU|DP|U1|Mux3~1 (
// Equation(s):
// \CPU|DP|U1|Mux3~1_combout  = ( \CPU|DP|REG_C|out[12]_OTERM113_OTERM209  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[12]_OTERM113_OTERM211  ) ) ) # ( !\CPU|DP|REG_C|out[12]_OTERM113_OTERM209  & ( 
// \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[12]_OTERM113_OTERM211  ) ) ) # ( \CPU|DP|REG_C|out[12]_OTERM113_OTERM209  & ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[12]_OTERM113_OTERM211 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[12]_OTERM113_OTERM209 ),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux3~1 .extended_lut = "off";
defparam \CPU|DP|U1|Mux3~1 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \CPU|DP|U1|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N27
cyclonev_lcell_comb \CPU|DP|REG_C|out[12]_NEW48 (
// Equation(s):
// \CPU|DP|REG_C|out[12]_OTERM49  = ( \CPU|DP|U1|Mux3~1_combout  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[12]_OTERM109 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[12]_OTERM111 )) # 
// (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ))) ) ) # ( !\CPU|DP|U1|Mux3~1_combout  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[12]_OTERM109 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|REG_C|out[12]_OTERM111 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_C|out[12]_OTERM111 ),
	.datad(!\CPU|DP|REG_C|out[12]_OTERM109 ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[12]_OTERM49 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[12]_NEW48 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[12]_NEW48 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \CPU|DP|REG_C|out[12]_NEW48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \CPU|DP|data_in[12]~15 (
// Equation(s):
// \CPU|DP|data_in[12]~15_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( \CPU|DP|REG_C|out[12]_OTERM49  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|DP|data_in[4]~0_combout )) # (\CPU|U0|out [7]))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( \CPU|DP|REG_C|out[12]_OTERM49  & ( (!\CPU|FSM|vsel[3]~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & ((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|U0|out [7])))) ) ) ) # ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( !\CPU|DP|REG_C|out[12]_OTERM49  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|U0|out [7] & \CPU|FSM|WideOr0~1_combout )) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( !\CPU|DP|REG_C|out[12]_OTERM49  & ( (\CPU|U0|out [7] & (!\CPU|FSM|vsel[3]~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & \CPU|FSM|WideOr0~1_combout ))) ) ) )

	.dataa(!\CPU|U0|out [7]),
	.datab(!\CPU|FSM|vsel[3]~1_combout ),
	.datac(!\CPU|DP|data_in[4]~0_combout ),
	.datad(!\CPU|FSM|WideOr0~1_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[12]~15 .extended_lut = "off";
defparam \CPU|DP|data_in[12]~15 .lut_mask = 64'h00400C4CC040CC4C;
defparam \CPU|DP|data_in[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N53
dffeas \CPU|DP|REGFILE|U2|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[12]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~1_combout  = ( \CPU|DP|REGFILE|U0|out [12] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout )) # (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [12]))) # (\CPU|Mux11~0_combout  & 
// (\CPU|DP|REGFILE|U3|out [12])))) ) ) # ( !\CPU|DP|REGFILE|U0|out [12] & ( (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [12]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out [12])))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [12]),
	.datad(!\CPU|DP|REGFILE|U1|out [12]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U0|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~0_combout  = ( \CPU|DP|REGFILE|U7|out [12] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U5|out [12]) # (\CPU|Mux11~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [12] & ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & 
// \CPU|DP|REGFILE|U5|out [12]) ) ) ) # ( \CPU|DP|REGFILE|U7|out [12] & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U4|out [12])) # (\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U6|out [12]))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [12] & 
// ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U4|out [12])) # (\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U6|out [12]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [12]),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U6|out [12]),
	.datad(!\CPU|DP|REGFILE|U5|out [12]),
	.datae(!\CPU|DP|REGFILE|U7|out [12]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~0 .lut_mask = 64'h4747474700CC33FF;
defparam \CPU|DP|REGFILE|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~2_combout  = ( \CPU|DP|REGFILE|Mux19~1_combout  & ( \CPU|DP|REGFILE|Mux19~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux19~1_combout  & ( \CPU|DP|REGFILE|Mux19~0_combout  & ( ((\CPU|DP|REGFILE|U2|out [12] & \CPU|DP|REGFILE|Mux27~0_combout 
// )) # (\CPU|Mux13~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux19~1_combout  & ( !\CPU|DP|REGFILE|Mux19~0_combout  & ( !\CPU|Mux13~0_combout  ) ) ) # ( !\CPU|DP|REGFILE|Mux19~1_combout  & ( !\CPU|DP|REGFILE|Mux19~0_combout  & ( (\CPU|DP|REGFILE|U2|out [12] & 
// (\CPU|DP|REGFILE|Mux27~0_combout  & !\CPU|Mux13~0_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [12]),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datad(!\CPU|Mux13~0_combout ),
	.datae(!\CPU|DP|REGFILE|Mux19~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~2 .lut_mask = 64'h0500FF0005FFFFFF;
defparam \CPU|DP|REGFILE|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N50
dffeas \CPU|DP|REG_B|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux19~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N51
cyclonev_lcell_comb \CPU|DP|bin[11]~10 (
// Equation(s):
// \CPU|DP|bin[11]~10_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|FSM|WideOr9~1_combout  ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|FSM|WideOr9~1_combout  & ( \CPU|DP|REG_B|out [12] ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( 
// !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [11])) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out [10]))) ) ) )

	.dataa(!\CPU|DP|REG_B|out [12]),
	.datab(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_B|out [11]),
	.datad(!\CPU|DP|REG_B|out [10]),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[11]~10 .extended_lut = "off";
defparam \CPU|DP|bin[11]~10 .lut_mask = 64'h0C3F55550000FFFF;
defparam \CPU|DP|bin[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \CPU|DP|U1|Mux4~0 (
// Equation(s):
// \CPU|DP|U1|Mux4~0_combout  = ( !\CPU|U0|out [11] & ( \CPU|DP|bin[11]~10_combout  & ( \CPU|DP|REG_A|out [11] ) ) ) # ( \CPU|U0|out [11] & ( !\CPU|DP|bin[11]~10_combout  ) )

	.dataa(!\CPU|DP|REG_A|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|U0|out [11]),
	.dataf(!\CPU|DP|bin[11]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux4~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux4~0 .lut_mask = 64'h0000FFFF55550000;
defparam \CPU|DP|U1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N5
dffeas \CPU|DP|REG_C|out[11]_OTERM119_NEW_REG214 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[11]_OTERM119_OTERM215 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[11]_OTERM119_NEW_REG214 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[11]_OTERM119_NEW_REG214 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \CPU|DP|REG_C|out[11]_OTERM119_NEW_REG212 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[11]_OTERM119_OTERM213 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[11]_OTERM119_NEW_REG212 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[11]_OTERM119_NEW_REG212 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \CPU|DP|U1|Mux4~1 (
// Equation(s):
// \CPU|DP|U1|Mux4~1_combout  = ( \CPU|DP|REG_C|out[11]_OTERM119_OTERM215  & ( \CPU|DP|REG_C|out[11]_OTERM119_OTERM213  ) ) # ( !\CPU|DP|REG_C|out[11]_OTERM119_OTERM215  & ( \CPU|DP|REG_C|out[11]_OTERM119_OTERM213  & ( 
// !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  ) ) ) # ( \CPU|DP|REG_C|out[11]_OTERM119_OTERM215  & ( !\CPU|DP|REG_C|out[11]_OTERM119_OTERM213  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[11]_OTERM119_OTERM215 ),
	.dataf(!\CPU|DP|REG_C|out[11]_OTERM119_OTERM213 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux4~1 .extended_lut = "off";
defparam \CPU|DP|U1|Mux4~1 .lut_mask = 64'h00003333CCCCFFFF;
defparam \CPU|DP|U1|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N21
cyclonev_lcell_comb \CPU|DP|REG_C|out[11]_NEW50 (
// Equation(s):
// \CPU|DP|REG_C|out[11]_OTERM51  = ( \CPU|DP|U1|Mux4~1_combout  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[11]_OTERM115 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[11]_OTERM117 )) # 
// (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ))) ) ) # ( !\CPU|DP|U1|Mux4~1_combout  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[11]_OTERM115 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|REG_C|out[11]_OTERM117 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datac(!\CPU|DP|REG_C|out[11]_OTERM117 ),
	.datad(!\CPU|DP|REG_C|out[11]_OTERM115 ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[11]_OTERM51 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[11]_NEW50 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[11]_NEW50 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \CPU|DP|REG_C|out[11]_NEW50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \CPU|DP|data_in[11]~14 (
// Equation(s):
// \CPU|DP|data_in[11]~14_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( \CPU|DP|REG_C|out[11]_OTERM51  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|DP|data_in[4]~0_combout )) # (\CPU|U0|out [7]))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( \CPU|DP|REG_C|out[11]_OTERM51  & ( (!\CPU|DP|data_in[4]~0_combout  & (!\CPU|FSM|vsel[3]~1_combout  & ((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|U0|out [7])))) ) ) ) # ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( !\CPU|DP|REG_C|out[11]_OTERM51  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|U0|out [7] & \CPU|FSM|WideOr0~1_combout )) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( !\CPU|DP|REG_C|out[11]_OTERM51  & ( (\CPU|U0|out [7] & (\CPU|FSM|WideOr0~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & !\CPU|FSM|vsel[3]~1_combout ))) ) ) )

	.dataa(!\CPU|U0|out [7]),
	.datab(!\CPU|FSM|WideOr0~1_combout ),
	.datac(!\CPU|DP|data_in[4]~0_combout ),
	.datad(!\CPU|FSM|vsel[3]~1_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[11]~14 .extended_lut = "off";
defparam \CPU|DP|data_in[11]~14 .lut_mask = 64'h10001F00D000DF00;
defparam \CPU|DP|data_in[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \CPU|DP|REGFILE|U2|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~0_combout  = ( \CPU|DP|REGFILE|U7|out [11] & ( \CPU|Mux1~0_combout  & ( (\CPU|Mux11~0_combout ) # (\CPU|DP|REGFILE|U5|out [11]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [11] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U5|out [11] & 
// !\CPU|Mux11~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [11] & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U4|out [11])) # (\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U6|out [11]))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [11] & ( 
// !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U4|out [11])) # (\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U6|out [11]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [11]),
	.datab(!\CPU|DP|REGFILE|U6|out [11]),
	.datac(!\CPU|DP|REGFILE|U5|out [11]),
	.datad(!\CPU|Mux11~0_combout ),
	.datae(!\CPU|DP|REGFILE|U7|out [11]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~0 .lut_mask = 64'h553355330F000FFF;
defparam \CPU|DP|REGFILE|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~1_combout  = ( \CPU|DP|REGFILE|U1|out [11] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U3|out [11] & \CPU|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [11] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U3|out [11] & 
// \CPU|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U1|out [11] & ( !\CPU|Mux11~0_combout  & ( (\CPU|Mux1~0_combout ) # (\CPU|DP|REGFILE|U0|out [11]) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [11] & ( !\CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U0|out [11] & 
// !\CPU|Mux1~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U0|out [11]),
	.datab(!\CPU|DP|REGFILE|U3|out [11]),
	.datac(!\CPU|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|U1|out [11]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~1 .lut_mask = 64'h50505F5F03030303;
defparam \CPU|DP|REGFILE|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~2_combout  = ( \CPU|DP|REGFILE|Mux20~0_combout  & ( \CPU|DP|REGFILE|Mux20~1_combout  ) ) # ( !\CPU|DP|REGFILE|Mux20~0_combout  & ( \CPU|DP|REGFILE|Mux20~1_combout  & ( !\CPU|Mux13~0_combout  ) ) ) # ( \CPU|DP|REGFILE|Mux20~0_combout  
// & ( !\CPU|DP|REGFILE|Mux20~1_combout  & ( ((\CPU|DP|REGFILE|Mux27~0_combout  & \CPU|DP|REGFILE|U2|out [11])) # (\CPU|Mux13~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~0_combout  & ( !\CPU|DP|REGFILE|Mux20~1_combout  & ( (!\CPU|Mux13~0_combout  & 
// (\CPU|DP|REGFILE|Mux27~0_combout  & \CPU|DP|REGFILE|U2|out [11])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|Mux13~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datad(!\CPU|DP|REGFILE|U2|out [11]),
	.datae(!\CPU|DP|REGFILE|Mux20~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~2 .lut_mask = 64'h000C333FCCCCFFFF;
defparam \CPU|DP|REGFILE|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N26
dffeas \CPU|DP|REG_B|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux20~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N27
cyclonev_lcell_comb \CPU|DP|bin[10]~9 (
// Equation(s):
// \CPU|DP|bin[10]~9_combout  = ( \CPU|DP|REG_B|out [9] & ( \CPU|DP|REG_B|out [11] & ( ((!\CPU|FSM|WideOr9~1_combout  & ((\CPU|U0|out[3]~DUPLICATE_q ) # (\CPU|DP|REG_B|out [10])))) # (\CPU|U0|out[4]_NEW76_OTERM608 ) ) ) ) # ( !\CPU|DP|REG_B|out [9] & ( 
// \CPU|DP|REG_B|out [11] & ( ((\CPU|DP|REG_B|out [10] & (!\CPU|U0|out[3]~DUPLICATE_q  & !\CPU|FSM|WideOr9~1_combout ))) # (\CPU|U0|out[4]_NEW76_OTERM608 ) ) ) ) # ( \CPU|DP|REG_B|out [9] & ( !\CPU|DP|REG_B|out [11] & ( (!\CPU|U0|out[4]_NEW76_OTERM608  & 
// (!\CPU|FSM|WideOr9~1_combout  & ((\CPU|U0|out[3]~DUPLICATE_q ) # (\CPU|DP|REG_B|out [10])))) # (\CPU|U0|out[4]_NEW76_OTERM608  & (((\CPU|FSM|WideOr9~1_combout )))) ) ) ) # ( !\CPU|DP|REG_B|out [9] & ( !\CPU|DP|REG_B|out [11] & ( 
// (!\CPU|U0|out[4]_NEW76_OTERM608  & (\CPU|DP|REG_B|out [10] & (!\CPU|U0|out[3]~DUPLICATE_q  & !\CPU|FSM|WideOr9~1_combout ))) # (\CPU|U0|out[4]_NEW76_OTERM608  & (((\CPU|FSM|WideOr9~1_combout )))) ) ) )

	.dataa(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datab(!\CPU|DP|REG_B|out [10]),
	.datac(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datad(!\CPU|FSM|WideOr9~1_combout ),
	.datae(!\CPU|DP|REG_B|out [9]),
	.dataf(!\CPU|DP|REG_B|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[10]~9 .extended_lut = "off";
defparam \CPU|DP|bin[10]~9 .lut_mask = 64'h20552A5575557F55;
defparam \CPU|DP|bin[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \CPU|DP|U1|Mux5~0 (
// Equation(s):
// \CPU|DP|U1|Mux5~0_combout  = (!\CPU|DP|bin[10]~9_combout  & ((\CPU|U0|out [11]))) # (\CPU|DP|bin[10]~9_combout  & (\CPU|DP|REG_A|out [10] & !\CPU|U0|out [11]))

	.dataa(gnd),
	.datab(!\CPU|DP|REG_A|out [10]),
	.datac(!\CPU|DP|bin[10]~9_combout ),
	.datad(!\CPU|U0|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux5~0 .lut_mask = 64'h03F003F003F003F0;
defparam \CPU|DP|U1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N29
dffeas \CPU|DP|REG_C|out[10]_OTERM125_NEW_REG218 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[10]_OTERM125_OTERM219 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[10]_OTERM125_NEW_REG218 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[10]_OTERM125_NEW_REG218 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y2_N8
dffeas \CPU|DP|REG_C|out[10]_OTERM125_NEW_REG216 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[10]_OTERM125_OTERM217 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[10]_OTERM125_NEW_REG216 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[10]_OTERM125_NEW_REG216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N21
cyclonev_lcell_comb \CPU|DP|U1|Mux5~1 (
// Equation(s):
// \CPU|DP|U1|Mux5~1_combout  = ( \CPU|DP|REG_C|out[10]_OTERM125_OTERM217  & ( (!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) # (\CPU|DP|REG_C|out[10]_OTERM125_OTERM219 ) ) ) # ( !\CPU|DP|REG_C|out[10]_OTERM125_OTERM217  & ( 
// (\CPU|DP|REG_C|out[10]_OTERM125_OTERM219  & \CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) ) )

	.dataa(!\CPU|DP|REG_C|out[10]_OTERM125_OTERM219 ),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[10]_OTERM125_OTERM217 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux5~1 .extended_lut = "off";
defparam \CPU|DP|U1|Mux5~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \CPU|DP|U1|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N38
dffeas \CPU|DP|REG_C|out[10]_NEW_REG120 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[10]_OTERM53 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[10]_OTERM121 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[10]_NEW_REG120 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[10]_NEW_REG120 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N20
dffeas \CPU|DP|REG_C|out[10]_NEW_REG122 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux21~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[10]_OTERM123 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[10]_NEW_REG122 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[10]_NEW_REG122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \CPU|DP|REG_C|out[10]_NEW52 (
// Equation(s):
// \CPU|DP|REG_C|out[10]_OTERM53  = ( \CPU|DP|REG_C|out[10]_OTERM121  & ( \CPU|DP|REG_C|out[10]_OTERM123  & ( (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) # ((!\CPU|DP|REG_C|out[15]_OTERM97 ) # (\CPU|DP|U1|Mux5~1_combout )) ) ) ) # ( 
// !\CPU|DP|REG_C|out[10]_OTERM121  & ( \CPU|DP|REG_C|out[10]_OTERM123  & ( (\CPU|DP|REG_C|out[15]_OTERM97  & ((!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) # (\CPU|DP|U1|Mux5~1_combout ))) ) ) ) # ( \CPU|DP|REG_C|out[10]_OTERM121  & ( 
// !\CPU|DP|REG_C|out[10]_OTERM123  & ( (!\CPU|DP|REG_C|out[15]_OTERM97 ) # ((\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & \CPU|DP|U1|Mux5~1_combout )) ) ) ) # ( !\CPU|DP|REG_C|out[10]_OTERM121  & ( !\CPU|DP|REG_C|out[10]_OTERM123  & ( 
// (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & (\CPU|DP|REG_C|out[15]_OTERM97  & \CPU|DP|U1|Mux5~1_combout )) ) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datac(!\CPU|DP|U1|Mux5~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[10]_OTERM121 ),
	.dataf(!\CPU|DP|REG_C|out[10]_OTERM123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[10]_OTERM53 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[10]_NEW52 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[10]_NEW52 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \CPU|DP|REG_C|out[10]_NEW52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N42
cyclonev_lcell_comb \CPU|DP|data_in[10]~13 (
// Equation(s):
// \CPU|DP|data_in[10]~13_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( \CPU|DP|REG_C|out[10]_OTERM53  & ( (!\CPU|FSM|vsel[3]~1_combout  & ((!\CPU|FSM|WideOr0~1_combout ) # ((\CPU|DP|data_in[4]~0_combout ) # (\CPU|U0|out [7])))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( \CPU|DP|REG_C|out[10]_OTERM53  & ( (!\CPU|FSM|vsel[3]~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & ((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|U0|out [7])))) ) ) ) # ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( !\CPU|DP|REG_C|out[10]_OTERM53  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|FSM|WideOr0~1_combout  & \CPU|U0|out [7])) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( !\CPU|DP|REG_C|out[10]_OTERM53  & ( (!\CPU|FSM|vsel[3]~1_combout  & (\CPU|FSM|WideOr0~1_combout  & (\CPU|U0|out [7] & !\CPU|DP|data_in[4]~0_combout ))) ) ) )

	.dataa(!\CPU|FSM|vsel[3]~1_combout ),
	.datab(!\CPU|FSM|WideOr0~1_combout ),
	.datac(!\CPU|U0|out [7]),
	.datad(!\CPU|DP|data_in[4]~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.dataf(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[10]~13 .extended_lut = "off";
defparam \CPU|DP|data_in[10]~13 .lut_mask = 64'h020002AA8A008AAA;
defparam \CPU|DP|data_in[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N52
dffeas \CPU|DP|REGFILE|U2|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~1_combout  = ( \CPU|DP|REGFILE|U1|out [10] & ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout ) # (\CPU|DP|REGFILE|U3|out [10]) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [10] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U3|out [10] & 
// \CPU|Mux11~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U1|out [10] & ( !\CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U0|out [10] & !\CPU|Mux11~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U1|out [10] & ( !\CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U0|out [10] & 
// !\CPU|Mux11~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U0|out [10]),
	.datab(!\CPU|DP|REGFILE|U3|out [10]),
	.datac(!\CPU|Mux11~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|U1|out [10]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~1 .lut_mask = 64'h505050500303F3F3;
defparam \CPU|DP|REGFILE|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~0_combout  = ( \CPU|DP|REGFILE|U7|out [10] & ( \CPU|Mux11~0_combout  & ( (\CPU|Mux1~0_combout ) # (\CPU|DP|REGFILE|U6|out [10]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [10] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out [10] & 
// !\CPU|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [10] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out [10]))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [10])) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [10] & ( 
// !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out [10]))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [10])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [10]),
	.datab(!\CPU|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|U5|out [10]),
	.datad(!\CPU|DP|REGFILE|U4|out [10]),
	.datae(!\CPU|DP|REGFILE|U7|out [10]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~0 .lut_mask = 64'h03CF03CF44447777;
defparam \CPU|DP|REGFILE|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~2_combout  = ( \CPU|DP|REGFILE|Mux21~1_combout  & ( \CPU|DP|REGFILE|Mux21~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux21~1_combout  & ( \CPU|DP|REGFILE|Mux21~0_combout  & ( ((\CPU|DP|REGFILE|U2|out [10] & \CPU|DP|REGFILE|Mux27~0_combout 
// )) # (\CPU|Mux13~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux21~1_combout  & ( !\CPU|DP|REGFILE|Mux21~0_combout  & ( !\CPU|Mux13~0_combout  ) ) ) # ( !\CPU|DP|REGFILE|Mux21~1_combout  & ( !\CPU|DP|REGFILE|Mux21~0_combout  & ( (\CPU|DP|REGFILE|U2|out [10] & 
// (\CPU|DP|REGFILE|Mux27~0_combout  & !\CPU|Mux13~0_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [10]),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datad(!\CPU|Mux13~0_combout ),
	.datae(!\CPU|DP|REGFILE|Mux21~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~2 .lut_mask = 64'h0500FF0005FFFFFF;
defparam \CPU|DP|REGFILE|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N40
dffeas \CPU|DP|REG_B|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux21~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N0
cyclonev_lcell_comb \CPU|DP|bin[9]~8 (
// Equation(s):
// \CPU|DP|bin[9]~8_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|FSM|WideOr9~1_combout  ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|FSM|WideOr9~1_combout  & ( \CPU|DP|REG_B|out [10] ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( 
// !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [9])) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out [8]))) ) ) )

	.dataa(!\CPU|DP|REG_B|out [9]),
	.datab(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_B|out [8]),
	.datad(!\CPU|DP|REG_B|out [10]),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[9]~8 .extended_lut = "off";
defparam \CPU|DP|bin[9]~8 .lut_mask = 64'h474700FF0000FFFF;
defparam \CPU|DP|bin[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N9
cyclonev_lcell_comb \CPU|DP|U1|Mux6~0 (
// Equation(s):
// \CPU|DP|U1|Mux6~0_combout  = (!\CPU|U0|out [11] & (\CPU|DP|bin[9]~8_combout  & \CPU|DP|REG_A|out [9])) # (\CPU|U0|out [11] & (!\CPU|DP|bin[9]~8_combout ))

	.dataa(!\CPU|U0|out [11]),
	.datab(gnd),
	.datac(!\CPU|DP|bin[9]~8_combout ),
	.datad(!\CPU|DP|REG_A|out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux6~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux6~0 .lut_mask = 64'h505A505A505A505A;
defparam \CPU|DP|U1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N50
dffeas \CPU|DP|REG_C|out[9]_OTERM131_NEW_REG222 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[9]_OTERM131_OTERM223 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[9]_OTERM131_NEW_REG222 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[9]_OTERM131_NEW_REG222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N54
cyclonev_lcell_comb \CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder (
// Equation(s):
// \CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder_combout  = ( \CPU|DP|U1|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder .extended_lut = "off";
defparam \CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N55
dffeas \CPU|DP|REG_C|out[9]_OTERM131_NEW_REG220 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[9]_OTERM131_OTERM221~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[9]_OTERM131_OTERM221 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[9]_OTERM131_NEW_REG220 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[9]_OTERM131_NEW_REG220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \CPU|DP|U1|Mux6~1 (
// Equation(s):
// \CPU|DP|U1|Mux6~1_combout  = ( \CPU|DP|REG_C|out[9]_OTERM131_OTERM221  & ( (!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) # (\CPU|DP|REG_C|out[9]_OTERM131_OTERM223 ) ) ) # ( !\CPU|DP|REG_C|out[9]_OTERM131_OTERM221  & ( 
// (\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & \CPU|DP|REG_C|out[9]_OTERM131_OTERM223 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datad(!\CPU|DP|REG_C|out[9]_OTERM131_OTERM223 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[9]_OTERM131_OTERM221 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux6~1 .extended_lut = "off";
defparam \CPU|DP|U1|Mux6~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|U1|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N20
dffeas \CPU|DP|REG_C|out[9]_NEW_REG126 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[9]_OTERM55 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[9]_OTERM127 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[9]_NEW_REG126 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[9]_NEW_REG126 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N47
dffeas \CPU|DP|REG_C|out[9]_NEW_REG128 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux22~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[9]_OTERM129 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[9]_NEW_REG128 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[9]_NEW_REG128 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \CPU|DP|REG_C|out[9]_NEW54 (
// Equation(s):
// \CPU|DP|REG_C|out[9]_OTERM55  = ( \CPU|DP|REG_C|out[9]_OTERM129  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[9]_OTERM127 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & ((!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) # ((\CPU|DP|U1|Mux6~1_combout 
// )))) ) ) # ( !\CPU|DP|REG_C|out[9]_OTERM129  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[9]_OTERM127 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & (\CPU|DP|U1|Mux6~1_combout ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datac(!\CPU|DP|U1|Mux6~1_combout ),
	.datad(!\CPU|DP|REG_C|out[9]_OTERM127 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[9]_OTERM129 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[9]_OTERM55 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[9]_NEW54 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[9]_NEW54 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \CPU|DP|REG_C|out[9]_NEW54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N3
cyclonev_lcell_comb \CPU|DP|data_in[9]~12 (
// Equation(s):
// \CPU|DP|data_in[9]~12_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( \CPU|DP|REG_C|out[9]_OTERM55  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|DP|data_in[4]~0_combout )) # (\CPU|U0|out [7]))) ) ) ) # ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( \CPU|DP|REG_C|out[9]_OTERM55  & ( (!\CPU|FSM|vsel[3]~1_combout  & (!\CPU|DP|data_in[4]~0_combout  & ((!\CPU|FSM|WideOr0~1_combout ) # (\CPU|U0|out [7])))) ) ) ) # ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( !\CPU|DP|REG_C|out[9]_OTERM55  & ( (!\CPU|FSM|vsel[3]~1_combout  & (((\CPU|U0|out [7] & \CPU|FSM|WideOr0~1_combout )) # (\CPU|DP|data_in[4]~0_combout ))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a9 
//  & ( !\CPU|DP|REG_C|out[9]_OTERM55  & ( (\CPU|U0|out [7] & (\CPU|FSM|WideOr0~1_combout  & (!\CPU|FSM|vsel[3]~1_combout  & !\CPU|DP|data_in[4]~0_combout ))) ) ) )

	.dataa(!\CPU|U0|out [7]),
	.datab(!\CPU|FSM|WideOr0~1_combout ),
	.datac(!\CPU|FSM|vsel[3]~1_combout ),
	.datad(!\CPU|DP|data_in[4]~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[9]~12 .extended_lut = "off";
defparam \CPU|DP|data_in[9]~12 .lut_mask = 64'h100010F0D000D0F0;
defparam \CPU|DP|data_in[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N50
dffeas \CPU|DP|REGFILE|U2|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[9]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~1_combout  = ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U1|out [9])) # (\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U3|out [9]))) ) ) # ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & 
// \CPU|DP|REGFILE|U0|out [9]) ) )

	.dataa(!\CPU|DP|REGFILE|U1|out [9]),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [9]),
	.datad(!\CPU|DP|REGFILE|U0|out [9]),
	.datae(gnd),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~1 .lut_mask = 64'h00CC00CC47474747;
defparam \CPU|DP|REGFILE|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~0_combout  = ( \CPU|DP|REGFILE|U7|out [9] & ( \CPU|Mux1~0_combout  & ( (\CPU|Mux11~0_combout ) # (\CPU|DP|REGFILE|U5|out [9]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [9] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U5|out [9] & 
// !\CPU|Mux11~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [9] & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U4|out [9])) # (\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U6|out [9]))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [9] & ( 
// !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U4|out [9])) # (\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U6|out [9]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [9]),
	.datab(!\CPU|DP|REGFILE|U5|out [9]),
	.datac(!\CPU|DP|REGFILE|U6|out [9]),
	.datad(!\CPU|Mux11~0_combout ),
	.datae(!\CPU|DP|REGFILE|U7|out [9]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~0 .lut_mask = 64'h550F550F330033FF;
defparam \CPU|DP|REGFILE|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~2_combout  = ( \CPU|DP|REGFILE|Mux22~1_combout  & ( \CPU|DP|REGFILE|Mux22~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux22~1_combout  & ( \CPU|DP|REGFILE|Mux22~0_combout  & ( ((\CPU|DP|REGFILE|U2|out [9] & \CPU|DP|REGFILE|Mux27~0_combout )) 
// # (\CPU|Mux13~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux22~1_combout  & ( !\CPU|DP|REGFILE|Mux22~0_combout  & ( !\CPU|Mux13~0_combout  ) ) ) # ( !\CPU|DP|REGFILE|Mux22~1_combout  & ( !\CPU|DP|REGFILE|Mux22~0_combout  & ( (\CPU|DP|REGFILE|U2|out [9] & 
// (!\CPU|Mux13~0_combout  & \CPU|DP|REGFILE|Mux27~0_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [9]),
	.datab(gnd),
	.datac(!\CPU|Mux13~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datae(!\CPU|DP|REGFILE|Mux22~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~2 .lut_mask = 64'h0050F0F00F5FFFFF;
defparam \CPU|DP|REGFILE|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N48
cyclonev_lcell_comb \CPU|DP|REG_B|out[9]~feeder (
// Equation(s):
// \CPU|DP|REG_B|out[9]~feeder_combout  = ( \CPU|DP|REGFILE|Mux22~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REG_B|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_B|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N49
dffeas \CPU|DP|REG_B|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N42
cyclonev_lcell_comb \CPU|DP|bin[8]~7 (
// Equation(s):
// \CPU|DP|bin[8]~7_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|FSM|WideOr9~1_combout  ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|FSM|WideOr9~1_combout  & ( \CPU|DP|REG_B|out [9] ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( 
// !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out [8]))) # (\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out [7])) ) ) )

	.dataa(!\CPU|DP|REG_B|out [7]),
	.datab(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_B|out [8]),
	.datad(!\CPU|DP|REG_B|out [9]),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[8]~7 .extended_lut = "off";
defparam \CPU|DP|bin[8]~7 .lut_mask = 64'h1D1D00FF0000FFFF;
defparam \CPU|DP|bin[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N58
dffeas \CPU|DP|REG_C|out[8]_OTERM143_NEW_REG224 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[8]_OTERM143_OTERM225 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[8]_OTERM143_NEW_REG224 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[8]_OTERM143_NEW_REG224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N15
cyclonev_lcell_comb \CPU|DP|U1|Mux7~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux7~1_Duplicate_3  = ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[8]_OTERM143_OTERM227  ) ) # ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[8]_OTERM143_OTERM225  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[8]_OTERM143_OTERM227 ),
	.datad(!\CPU|DP|REG_C|out[8]_OTERM143_OTERM225 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux7~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux7~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux7~1_Duplicate .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|DP|U1|Mux7~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N40
dffeas \CPU|DP|REG_C|out[8]_NEW_REG140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux23~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[8]_OTERM141 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[8]_NEW_REG140 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[8]_NEW_REG140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \CPU|DP|REG_C|out[8]_NEW56 (
// Equation(s):
// \CPU|DP|REG_C|out[8]_OTERM57  = ( \CPU|DP|REG_C|out[8]_OTERM141  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[8]_OTERM139 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & ((!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) # 
// ((\CPU|DP|U1|Mux7~1_Duplicate_3 )))) ) ) # ( !\CPU|DP|REG_C|out[8]_OTERM141  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[8]_OTERM139 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|U1|Mux7~1_Duplicate_3 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(!\CPU|DP|U1|Mux7~1_Duplicate_3 ),
	.datac(!\CPU|DP|REG_C|out[8]_OTERM139 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datae(!\CPU|DP|REG_C|out[8]_OTERM141 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[8]_OTERM57 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[8]_NEW56 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[8]_NEW56 .lut_mask = 64'h0F110FBB0F110FBB;
defparam \CPU|DP|REG_C|out[8]_NEW56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \MEM|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\write~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|REG_C|out[15]_OTERM45 ,\CPU|DP|REG_C|out[14]_OTERM65 ,\CPU|DP|REG_C|out[13]_OTERM47 ,\CPU|DP|REG_C|out[12]_OTERM49 ,\CPU|DP|REG_C|out[11]_OTERM51 ,\CPU|DP|REG_C|out[10]_OTERM53 ,
\CPU|DP|REG_C|out[9]_OTERM55 ,\CPU|DP|REG_C|out[8]_OTERM57 ,\CPU|DP|REG_C|out[7]_OTERM59 ,\CPU|DP|REG_C|out[6]_OTERM61 ,\CPU|DP|REG_C|out[5]_OTERM69 ,\CPU|DP|REG_C|out[4]_OTERM63 ,\CPU|DP|REG_C|out[3]_OTERM73 ,\CPU|DP|REG_C|out[2]_OTERM67 ,
\CPU|DP|REG_C|out[1]_OTERM71 ,\CPU|DP|REG_C|out[0]_OTERM75 }),
	.portaaddr({\CPU|mem_addr[7]~7_combout ,\CPU|mem_addr[6]~6_combout ,\CPU|mem_addr[5]~5_combout ,\CPU|mem_addr[4]~4_combout ,\CPU|mem_addr[3]~3_combout ,\CPU|mem_addr[2]~2_combout ,\CPU|mem_addr[1]~1_combout ,\CPU|mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|mem_addr[7]~7_combout ,\CPU|mem_addr[6]~6_combout ,\CPU|mem_addr[5]~5_combout ,\CPU|mem_addr[4]~4_combout ,\CPU|mem_addr[3]~3_combout ,\CPU|mem_addr[2]~2_combout ,\CPU|mem_addr[1]~1_combout ,\CPU|mem_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab7bonus_top.ram0_ram_2f2e0d97.hdl.mif";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram:MEM|altsyncram:mem_rtl_0|altsyncram_vvr1:auto_generated|ALTSYNCRAM";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CCCC00000000FF00000040E0000000668000000066BF000000C004000000A485000000D501000000A485000000B8A5000000A2A3000000A08100000086BF0000008680000000E00000000084000000005F02000000D314000000D209000000D105000000D0010000008460000000D300000000D41900000066C0000000D618";
// synopsys translate_on

// Location: FF_X80_Y2_N53
dffeas \CPU|U0|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[9] .is_wysiwyg = "true";
defparam \CPU|U0|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N3
cyclonev_lcell_comb \CPU|DP|data_in[6]~9 (
// Equation(s):
// \CPU|DP|data_in[6]~9_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( \CPU|DP|REG_C|out[6]_OTERM61  & ( ((!\CPU|DP|data_in[4]~1_combout  & (\CPU|U1|out[6]_OTERM31 )) # (\CPU|DP|data_in[4]~1_combout  & ((\CPU|U0|out [6])))) # 
// (\CPU|DP|data_in[4]~2_combout ) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( \CPU|DP|REG_C|out[6]_OTERM61  & ( (!\CPU|DP|data_in[4]~1_combout  & (((\CPU|DP|data_in[4]~2_combout )) # (\CPU|U1|out[6]_OTERM31 ))) # (\CPU|DP|data_in[4]~1_combout 
//  & (((\CPU|U0|out [6] & !\CPU|DP|data_in[4]~2_combout )))) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( !\CPU|DP|REG_C|out[6]_OTERM61  & ( (!\CPU|DP|data_in[4]~1_combout  & (\CPU|U1|out[6]_OTERM31  & ((!\CPU|DP|data_in[4]~2_combout )))) # 
// (\CPU|DP|data_in[4]~1_combout  & (((\CPU|DP|data_in[4]~2_combout ) # (\CPU|U0|out [6])))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( !\CPU|DP|REG_C|out[6]_OTERM61  & ( (!\CPU|DP|data_in[4]~2_combout  & ((!\CPU|DP|data_in[4]~1_combout  & 
// (\CPU|U1|out[6]_OTERM31 )) # (\CPU|DP|data_in[4]~1_combout  & ((\CPU|U0|out [6]))))) ) ) )

	.dataa(!\CPU|U1|out[6]_OTERM31 ),
	.datab(!\CPU|DP|data_in[4]~1_combout ),
	.datac(!\CPU|U0|out [6]),
	.datad(!\CPU|DP|data_in[4]~2_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[6]~9 .extended_lut = "off";
defparam \CPU|DP|data_in[6]~9 .lut_mask = 64'h4700473347CC47FF;
defparam \CPU|DP|data_in[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N40
dffeas \CPU|DP|REGFILE|U4|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N26
dffeas \CPU|DP|REGFILE|U6|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \CPU|DP|REGFILE|U5|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N31
dffeas \CPU|DP|REGFILE|U7|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux9~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux9~0_combout  = ( \CPU|DP|REGFILE|U5|out [6] & ( \CPU|DP|REGFILE|U7|out [6] & ( ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U4|out [6])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U6|out [6])))) # (\CPU|U0|out [8]) ) ) ) # ( 
// !\CPU|DP|REGFILE|U5|out [6] & ( \CPU|DP|REGFILE|U7|out [6] & ( (!\CPU|U0|out [9] & (!\CPU|U0|out [8] & (\CPU|DP|REGFILE|U4|out [6]))) # (\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U6|out [6])) # (\CPU|U0|out [8]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [6] & ( 
// !\CPU|DP|REGFILE|U7|out [6] & ( (!\CPU|U0|out [9] & (((\CPU|DP|REGFILE|U4|out [6])) # (\CPU|U0|out [8]))) # (\CPU|U0|out [9] & (!\CPU|U0|out [8] & ((\CPU|DP|REGFILE|U6|out [6])))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [6] & ( !\CPU|DP|REGFILE|U7|out [6] & ( 
// (!\CPU|U0|out [8] & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U4|out [6])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U6|out [6]))))) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|U0|out [8]),
	.datac(!\CPU|DP|REGFILE|U4|out [6]),
	.datad(!\CPU|DP|REGFILE|U6|out [6]),
	.datae(!\CPU|DP|REGFILE|U5|out [6]),
	.dataf(!\CPU|DP|REGFILE|U7|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux9~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \CPU|DP|REGFILE|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N59
dffeas \CPU|DP|REGFILE|U0|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N55
dffeas \CPU|DP|REGFILE|U2|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N32
dffeas \CPU|DP|REGFILE|U3|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y1_N11
dffeas \CPU|DP|REGFILE|U1|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux9~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux9~1_combout  = ( \CPU|DP|REGFILE|U3|out [6] & ( \CPU|DP|REGFILE|U1|out [6] & ( ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [6])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [6])))) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [6] & ( \CPU|DP|REGFILE|U1|out [6] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [6])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [6]))))) # (\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out 
// [9])))) ) ) ) # ( \CPU|DP|REGFILE|U3|out [6] & ( !\CPU|DP|REGFILE|U1|out [6] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [6])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [6]))))) # (\CPU|U0|out[8]~DUPLICATE_q  & 
// (((\CPU|U0|out [9])))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [6] & ( !\CPU|DP|REGFILE|U1|out [6] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [6])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [6]))))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U0|out [6]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U2|out [6]),
	.datad(!\CPU|U0|out [9]),
	.datae(!\CPU|DP|REGFILE|U3|out [6]),
	.dataf(!\CPU|DP|REGFILE|U1|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux9~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux9~1 .lut_mask = 64'h440C443F770C773F;
defparam \CPU|DP|REGFILE|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux9~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux9~2_combout  = ( \CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux9~1_combout  & ( \CPU|DP|REGFILE|Mux9~0_combout  ) ) ) # ( !\CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux9~1_combout  ) ) # ( \CPU|U0|out [10] & ( !\CPU|DP|REGFILE|Mux9~1_combout  & ( 
// \CPU|DP|REGFILE|Mux9~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux9~0_combout ),
	.datad(gnd),
	.datae(!\CPU|U0|out [10]),
	.dataf(!\CPU|DP|REGFILE|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux9~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux9~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \CPU|DP|REGFILE|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N37
dffeas \CPU|DP|REG_A|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N55
dffeas \CPU|DP|REG_C|out[6]_OTERM155_NEW_REG232 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[6]_OTERM155_OTERM233 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[6]_OTERM155_NEW_REG232 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[6]_OTERM155_NEW_REG232 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \CPU|DP|U1|Mux9~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux9~1_Duplicate_3  = ( \CPU|DP|REG_C|out[6]_OTERM155_OTERM233  & ( (!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) # (\CPU|DP|REG_C|out[6]_OTERM155_OTERM235 ) ) ) # ( !\CPU|DP|REG_C|out[6]_OTERM155_OTERM233  & ( 
// (\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & \CPU|DP|REG_C|out[6]_OTERM155_OTERM235 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datad(!\CPU|DP|REG_C|out[6]_OTERM155_OTERM235 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[6]_OTERM155_OTERM233 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux9~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux9~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux9~1_Duplicate .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|U1|Mux9~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N11
dffeas \CPU|DP|REG_C|out[6]_NEW_REG150 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[6]_OTERM61 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[6]_OTERM151 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[6]_NEW_REG150 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[6]_NEW_REG150 .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N49
dffeas \CPU|DP|REG_C|out[6]_NEW_REG152 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux25~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[6]_OTERM153 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[6]_NEW_REG152 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[6]_NEW_REG152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N9
cyclonev_lcell_comb \CPU|DP|REG_C|out[6]_NEW60 (
// Equation(s):
// \CPU|DP|REG_C|out[6]_OTERM61  = ( \CPU|DP|REG_C|out[6]_OTERM153  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[6]_OTERM151 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & ((!\CPU|DP|REG_C|out[15]_OTERM95 ) # ((\CPU|DP|U1|Mux9~1_Duplicate_3 )))) ) ) 
// # ( !\CPU|DP|REG_C|out[6]_OTERM153  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[6]_OTERM151 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (\CPU|DP|REG_C|out[15]_OTERM95  & (\CPU|DP|U1|Mux9~1_Duplicate_3 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM95 ),
	.datac(!\CPU|DP|U1|Mux9~1_Duplicate_3 ),
	.datad(!\CPU|DP|REG_C|out[6]_OTERM151 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[6]_OTERM153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[6]_OTERM61 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[6]_NEW60 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[6]_NEW60 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \CPU|DP|REG_C|out[6]_NEW60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N50
dffeas \CPU|U0|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[10] .is_wysiwyg = "true";
defparam \CPU|U0|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N48
cyclonev_lcell_comb \CPU|Mux25~0 (
// Equation(s):
// \CPU|Mux25~0_combout  = ( \CPU|U0|out [10] & ( \CPU|U0|out [7] ) ) # ( !\CPU|U0|out [10] & ( \CPU|U0|out [7] & ( (!\CPU|U0|out [12]) # (((!\CPU|U0|out [14]) # (!\CPU|FSM|WideOr3~0_combout )) # (\CPU|U0|out[13]~DUPLICATE_q )) ) ) ) # ( \CPU|U0|out [10] & ( 
// !\CPU|U0|out [7] & ( (\CPU|U0|out [12] & (!\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|U0|out [14] & \CPU|FSM|WideOr3~0_combout ))) ) ) )

	.dataa(!\CPU|U0|out [12]),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [14]),
	.datad(!\CPU|FSM|WideOr3~0_combout ),
	.datae(!\CPU|U0|out [10]),
	.dataf(!\CPU|U0|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux25~0 .extended_lut = "off";
defparam \CPU|Mux25~0 .lut_mask = 64'h00000004FFFBFFFF;
defparam \CPU|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|load[2]~4 (
// Equation(s):
// \CPU|DP|REGFILE|load[2]~4_combout  = ( !\CPU|Mux25~0_combout  & ( \CPU|Mux23~0_combout  & ( (\CPU|FSM|WideOr5~2_combout  & ((!\CPU|FSM|WideOr3~1_combout  & (!\CPU|U0|out [5])) # (\CPU|FSM|WideOr3~1_combout  & ((!\CPU|U0|out[8]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|FSM|WideOr5~2_combout ),
	.datab(!\CPU|U0|out [5]),
	.datac(!\CPU|FSM|WideOr3~1_combout ),
	.datad(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datae(!\CPU|Mux25~0_combout ),
	.dataf(!\CPU|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|load[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|load[2]~4 .extended_lut = "off";
defparam \CPU|DP|REGFILE|load[2]~4 .lut_mask = 64'h0000000045400000;
defparam \CPU|DP|REGFILE|load[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N13
dffeas \CPU|DP|REGFILE|U2|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U2|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N56
dffeas \CPU|DP|REGFILE|U4|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N49
dffeas \CPU|DP|REGFILE|U5|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y1_N52
dffeas \CPU|DP|REGFILE|U6|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~0_combout  = ( \CPU|DP|REGFILE|U7|out [5] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out [5]) # (\CPU|Mux1~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [5] & ( \CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & 
// \CPU|DP|REGFILE|U6|out [5]) ) ) ) # ( \CPU|DP|REGFILE|U7|out [5] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [5])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [5]))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [5] & ( 
// !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [5])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [5]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U4|out [5]),
	.datab(!\CPU|Mux1~0_combout ),
	.datac(!\CPU|DP|REGFILE|U5|out [5]),
	.datad(!\CPU|DP|REGFILE|U6|out [5]),
	.datae(!\CPU|DP|REGFILE|U7|out [5]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~0 .lut_mask = 64'h4747474700CC33FF;
defparam \CPU|DP|REGFILE|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N8
dffeas \CPU|DP|REGFILE|U0|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N22
dffeas \CPU|DP|REGFILE|U1|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N14
dffeas \CPU|DP|REGFILE|U3|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~1_combout  = ( \CPU|Mux11~0_combout  & ( \CPU|Mux1~0_combout  & ( \CPU|DP|REGFILE|U3|out [5] ) ) ) # ( !\CPU|Mux11~0_combout  & ( \CPU|Mux1~0_combout  & ( \CPU|DP|REGFILE|U1|out [5] ) ) ) # ( !\CPU|Mux11~0_combout  & ( 
// !\CPU|Mux1~0_combout  & ( \CPU|DP|REGFILE|U0|out [5] ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|U0|out [5]),
	.datac(!\CPU|DP|REGFILE|U1|out [5]),
	.datad(!\CPU|DP|REGFILE|U3|out [5]),
	.datae(!\CPU|Mux11~0_combout ),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~1 .lut_mask = 64'h333300000F0F00FF;
defparam \CPU|DP|REGFILE|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~2_combout  = ( \CPU|DP|REGFILE|Mux26~1_combout  & ( (!\CPU|Mux13~0_combout ) # (\CPU|DP|REGFILE|Mux26~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux26~1_combout  & ( (!\CPU|Mux13~0_combout  & (\CPU|DP|REGFILE|U2|out [5] & 
// ((\CPU|DP|REGFILE|Mux27~0_combout )))) # (\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|Mux26~0_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [5]),
	.datab(!\CPU|Mux13~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux26~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~2 .lut_mask = 64'h03470347CFCFCFCF;
defparam \CPU|DP|REGFILE|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N11
dffeas \CPU|DP|REG_C|out[5]_NEW_REG170 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux26~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[5]_OTERM171 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[5]_NEW_REG170 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[5]_NEW_REG170 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \CPU|DP|REG_C|out[5]_NEW_REG168 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[5]_OTERM69 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[5]_OTERM169 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[5]_NEW_REG168 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[5]_NEW_REG168 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N53
dffeas \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG250 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|bin[5]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[5]_OTERM173_OTERM251 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG250 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG250 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N2
dffeas \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG248 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REG_A|out[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[5]_OTERM173_OTERM249 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG248 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG248 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N28
dffeas \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG244 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[5]_OTERM173_OTERM245 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG244 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[5]_OTERM173_NEW_REG244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \CPU|DP|U1|Mux10~0_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux10~0_Duplicate_2  = ( \CPU|DP|REG_C|out[5]_OTERM173_OTERM245  & ( (!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) # ((!\CPU|DP|REG_C|out[5]_OTERM173_OTERM251  & (\CPU|DP|REG_C|out[5]_OTERM173_OTERM247 )) # (\CPU|DP|REG_C|out[5]_OTERM173_OTERM251 
//  & (!\CPU|DP|REG_C|out[5]_OTERM173_OTERM247  & \CPU|DP|REG_C|out[5]_OTERM173_OTERM249 ))) ) ) # ( !\CPU|DP|REG_C|out[5]_OTERM173_OTERM245  & ( (\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ((!\CPU|DP|REG_C|out[5]_OTERM173_OTERM251  & 
// (\CPU|DP|REG_C|out[5]_OTERM173_OTERM247 )) # (\CPU|DP|REG_C|out[5]_OTERM173_OTERM251  & (!\CPU|DP|REG_C|out[5]_OTERM173_OTERM247  & \CPU|DP|REG_C|out[5]_OTERM173_OTERM249 )))) ) )

	.dataa(!\CPU|DP|REG_C|out[5]_OTERM173_OTERM251 ),
	.datab(!\CPU|DP|REG_C|out[5]_OTERM173_OTERM247 ),
	.datac(!\CPU|DP|REG_C|out[5]_OTERM173_OTERM249 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[5]_OTERM173_OTERM245 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux10~0_Duplicate_2 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux10~0_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux10~0_Duplicate .lut_mask = 64'h00260026FF26FF26;
defparam \CPU|DP|U1|Mux10~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \CPU|DP|REG_C|out[5]_NEW68 (
// Equation(s):
// \CPU|DP|REG_C|out[5]_OTERM69  = ( \CPU|DP|REG_C|out[5]_OTERM169  & ( \CPU|DP|U1|Mux10~0_Duplicate_2  & ( ((!\CPU|DP|REG_C|out[15]_OTERM97 ) # (\CPU|DP|REG_C|out[5]_OTERM171 )) # (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REG_C|out[5]_OTERM169  & ( \CPU|DP|U1|Mux10~0_Duplicate_2  & ( (\CPU|DP|REG_C|out[15]_OTERM97  & ((\CPU|DP|REG_C|out[5]_OTERM171 ) # (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ))) ) ) ) # ( \CPU|DP|REG_C|out[5]_OTERM169  & ( 
// !\CPU|DP|U1|Mux10~0_Duplicate_2  & ( (!\CPU|DP|REG_C|out[15]_OTERM97 ) # ((!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & \CPU|DP|REG_C|out[5]_OTERM171 )) ) ) ) # ( !\CPU|DP|REG_C|out[5]_OTERM169  & ( !\CPU|DP|U1|Mux10~0_Duplicate_2  & ( 
// (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & (\CPU|DP|REG_C|out[15]_OTERM97  & \CPU|DP|REG_C|out[5]_OTERM171 )) ) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datac(!\CPU|DP|REG_C|out[5]_OTERM171 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[5]_OTERM169 ),
	.dataf(!\CPU|DP|U1|Mux10~0_Duplicate_2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[5]_OTERM69 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[5]_NEW68 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[5]_NEW68 .lut_mask = 64'h0202CECE1313DFDF;
defparam \CPU|DP|REG_C|out[5]_NEW68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N2
dffeas \CPU|U0|out[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U0|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \CPU|DP|data_in[3]~6 (
// Equation(s):
// \CPU|DP|data_in[3]~6_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \CPU|DP|data_in[4]~1_combout  & ( (\CPU|U0|out [3]) # (\CPU|DP|data_in[4]~2_combout ) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \CPU|DP|data_in[4]~1_combout 
//  & ( (!\CPU|DP|data_in[4]~2_combout  & \CPU|U0|out [3]) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( !\CPU|DP|data_in[4]~1_combout  & ( (!\CPU|DP|data_in[4]~2_combout  & ((\CPU|U1|out[3]_OTERM37 ))) # (\CPU|DP|data_in[4]~2_combout  & 
// (\CPU|DP|REG_C|out[3]_OTERM73 )) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( !\CPU|DP|data_in[4]~1_combout  & ( (!\CPU|DP|data_in[4]~2_combout  & ((\CPU|U1|out[3]_OTERM37 ))) # (\CPU|DP|data_in[4]~2_combout  & (\CPU|DP|REG_C|out[3]_OTERM73 
// )) ) ) )

	.dataa(!\CPU|DP|data_in[4]~2_combout ),
	.datab(!\CPU|U0|out [3]),
	.datac(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datad(!\CPU|U1|out[3]_OTERM37 ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\CPU|DP|data_in[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[3]~6 .extended_lut = "off";
defparam \CPU|DP|data_in[3]~6 .lut_mask = 64'h05AF05AF22227777;
defparam \CPU|DP|data_in[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N2
dffeas \CPU|DP|REGFILE|U7|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|U4|out[3]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U4|out[3]~feeder_combout  = ( \CPU|DP|data_in[3]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U4|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[3]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U4|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U4|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N29
dffeas \CPU|DP|REGFILE|U4|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U4|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N25
dffeas \CPU|DP|REGFILE|U5|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U5|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U5|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U5|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|U6|out[3]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|U6|out[3]~feeder_combout  = ( \CPU|DP|data_in[3]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|data_in[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|U6|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[3]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|U6|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|U6|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N4
dffeas \CPU|DP|REGFILE|U6|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U6|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U6|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U6|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U6|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux12~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux12~0_combout  = ( \CPU|DP|REGFILE|U5|out [3] & ( \CPU|DP|REGFILE|U6|out [3] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((\CPU|DP|REGFILE|U4|out [3]) # (\CPU|U0|out [9])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9])) # 
// (\CPU|DP|REGFILE|U7|out [3]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [3] & ( \CPU|DP|REGFILE|U6|out [3] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((\CPU|DP|REGFILE|U4|out [3]) # (\CPU|U0|out [9])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [3] & 
// (\CPU|U0|out [9]))) ) ) ) # ( \CPU|DP|REGFILE|U5|out [3] & ( !\CPU|DP|REGFILE|U6|out [3] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9] & \CPU|DP|REGFILE|U4|out [3])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9])) # 
// (\CPU|DP|REGFILE|U7|out [3]))) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [3] & ( !\CPU|DP|REGFILE|U6|out [3] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out [9] & \CPU|DP|REGFILE|U4|out [3])))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U7|out [3] & 
// (\CPU|U0|out [9]))) ) ) )

	.dataa(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|U7|out [3]),
	.datac(!\CPU|U0|out [9]),
	.datad(!\CPU|DP|REGFILE|U4|out [3]),
	.datae(!\CPU|DP|REGFILE|U5|out [3]),
	.dataf(!\CPU|DP|REGFILE|U6|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux12~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \CPU|DP|REGFILE|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \CPU|DP|REGFILE|U0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|data_in[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U0|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U0|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N44
dffeas \CPU|DP|REGFILE|U2|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N32
dffeas \CPU|DP|REGFILE|U3|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U3|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U3|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U3|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N41
dffeas \CPU|DP|REGFILE|U1|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U1|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U1|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U1|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux12~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux12~1_combout  = ( \CPU|DP|REGFILE|U3|out [3] & ( \CPU|DP|REGFILE|U1|out [3] & ( ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [3])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [3])))) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [3] & ( \CPU|DP|REGFILE|U1|out [3] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [3])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [3]))))) # (\CPU|U0|out[8]~DUPLICATE_q  & (((!\CPU|U0|out 
// [9])))) ) ) ) # ( \CPU|DP|REGFILE|U3|out [3] & ( !\CPU|DP|REGFILE|U1|out [3] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [3])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [3]))))) # (\CPU|U0|out[8]~DUPLICATE_q  & 
// (((\CPU|U0|out [9])))) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [3] & ( !\CPU|DP|REGFILE|U1|out [3] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((!\CPU|U0|out [9] & (\CPU|DP|REGFILE|U0|out [3])) # (\CPU|U0|out [9] & ((\CPU|DP|REGFILE|U2|out [3]))))) ) ) )

	.dataa(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datab(!\CPU|DP|REGFILE|U0|out [3]),
	.datac(!\CPU|DP|REGFILE|U2|out [3]),
	.datad(!\CPU|U0|out [9]),
	.datae(!\CPU|DP|REGFILE|U3|out [3]),
	.dataf(!\CPU|DP|REGFILE|U1|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux12~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux12~1 .lut_mask = 64'h220A225F770A775F;
defparam \CPU|DP|REGFILE|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux12~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux12~2_combout  = ( \CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux12~1_combout  & ( \CPU|DP|REGFILE|Mux12~0_combout  ) ) ) # ( !\CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux12~1_combout  ) ) # ( \CPU|U0|out [10] & ( !\CPU|DP|REGFILE|Mux12~1_combout  
// & ( \CPU|DP|REGFILE|Mux12~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux12~0_combout ),
	.datad(gnd),
	.datae(!\CPU|U0|out [10]),
	.dataf(!\CPU|DP|REGFILE|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux12~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux12~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \CPU|DP|REGFILE|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N19
dffeas \CPU|DP|REG_A|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N35
dffeas \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG258 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[3]_OTERM185_OTERM259 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG258 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder (
// Equation(s):
// \CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder_combout  = ( \CPU|DP|REG_A|out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder .extended_lut = "off";
defparam \CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N47
dffeas \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG260 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[3]_OTERM185_OTERM261~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[3]_OTERM185_OTERM261 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG260 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[3]_OTERM185_NEW_REG260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \CPU|DP|U1|Mux12~0_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux12~0_Duplicate_2  = ( \CPU|DP|REG_C|out[5]_OTERM173_OTERM247  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( !\CPU|DP|REG_C|out[3]_OTERM185_OTERM263  ) ) ) # ( !\CPU|DP|REG_C|out[5]_OTERM173_OTERM247  & ( 
// \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( (\CPU|DP|REG_C|out[3]_OTERM185_OTERM263  & \CPU|DP|REG_C|out[3]_OTERM185_OTERM261 ) ) ) ) # ( \CPU|DP|REG_C|out[5]_OTERM173_OTERM247  & ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( 
// \CPU|DP|REG_C|out[3]_OTERM185_OTERM259  ) ) ) # ( !\CPU|DP|REG_C|out[5]_OTERM173_OTERM247  & ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[3]_OTERM185_OTERM259  ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[3]_OTERM185_OTERM263 ),
	.datac(!\CPU|DP|REG_C|out[3]_OTERM185_OTERM259 ),
	.datad(!\CPU|DP|REG_C|out[3]_OTERM185_OTERM261 ),
	.datae(!\CPU|DP|REG_C|out[5]_OTERM173_OTERM247 ),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux12~0_Duplicate_2 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux12~0_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux12~0_Duplicate .lut_mask = 64'h0F0F0F0F0033CCCC;
defparam \CPU|DP|U1|Mux12~0_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \CPU|DP|REG_C|out[3]_NEW_REG180 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[3]_OTERM73 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[3]_OTERM181 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[3]_NEW_REG180 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[3]_NEW_REG180 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N55
dffeas \CPU|DP|REG_C|out[3]_NEW_REG182 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux28~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[3]_OTERM183 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[3]_NEW_REG182 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[3]_NEW_REG182 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \CPU|DP|REG_C|out[3]_NEW72 (
// Equation(s):
// \CPU|DP|REG_C|out[3]_OTERM73  = ( \CPU|DP|REG_C|out[3]_OTERM183  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[3]_OTERM181 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & ((!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) # 
// ((\CPU|DP|U1|Mux12~0_Duplicate_2 )))) ) ) # ( !\CPU|DP|REG_C|out[3]_OTERM183  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[3]_OTERM181 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|U1|Mux12~0_Duplicate_2 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datac(!\CPU|DP|U1|Mux12~0_Duplicate_2 ),
	.datad(!\CPU|DP|REG_C|out[3]_OTERM181 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[3]_OTERM183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[3]_OTERM73 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[3]_NEW72 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[3]_NEW72 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \CPU|DP|REG_C|out[3]_NEW72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N29
dffeas \CPU|U0|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[1] .is_wysiwyg = "true";
defparam \CPU|U0|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N48
cyclonev_lcell_comb \CPU|Mux8~0 (
// Equation(s):
// \CPU|Mux8~0_combout  = ( \CPU|DP|REG_C|out[2]_OTERM67  & ( \CPU|Add6~9_sumout  & ( (!\CPU|FSM|WideOr12~0_combout ) # (\CPU|Add0~9_sumout ) ) ) ) # ( !\CPU|DP|REG_C|out[2]_OTERM67  & ( \CPU|Add6~9_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & 
// ((!\CPU|FSM|WideOr11~0_combout ) # ((!\CPU|FSM|vsel[3]~0_combout )))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~9_sumout )))) ) ) ) # ( \CPU|DP|REG_C|out[2]_OTERM67  & ( !\CPU|Add6~9_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & 
// (\CPU|FSM|WideOr11~0_combout  & ((\CPU|FSM|vsel[3]~0_combout )))) # (\CPU|FSM|WideOr12~0_combout  & (((\CPU|Add0~9_sumout )))) ) ) ) # ( !\CPU|DP|REG_C|out[2]_OTERM67  & ( !\CPU|Add6~9_sumout  & ( (\CPU|Add0~9_sumout  & \CPU|FSM|WideOr12~0_combout ) ) ) )

	.dataa(!\CPU|FSM|WideOr11~0_combout ),
	.datab(!\CPU|Add0~9_sumout ),
	.datac(!\CPU|FSM|vsel[3]~0_combout ),
	.datad(!\CPU|FSM|WideOr12~0_combout ),
	.datae(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.dataf(!\CPU|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux8~0 .extended_lut = "off";
defparam \CPU|Mux8~0 .lut_mask = 64'h00330533FA33FF33;
defparam \CPU|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N50
dffeas \CPU|U1|out[2]_NEW_REG350 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[2]_OTERM351 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[2]_NEW_REG350 .is_wysiwyg = "true";
defparam \CPU|U1|out[2]_NEW_REG350 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N27
cyclonev_lcell_comb \CPU|U1|out[2]_NEW38_RESYN692 (
// Equation(s):
// \CPU|U1|out[2]_NEW38_RESYN692_BDD693  = (\CPU|U1|out[2]_OTERM351  & !\CPU|U1|out[8]_OTERM323 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[2]_OTERM351 ),
	.datad(!\CPU|U1|out[8]_OTERM323 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[2]_NEW38_RESYN692_BDD693 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[2]_NEW38_RESYN692 .extended_lut = "off";
defparam \CPU|U1|out[2]_NEW38_RESYN692 .lut_mask = 64'h0F000F000F000F00;
defparam \CPU|U1|out[2]_NEW38_RESYN692 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N45
cyclonev_lcell_comb \CPU|U1|out[2]_NEW38 (
// Equation(s):
// \CPU|U1|out[2]_OTERM39  = ( \CPU|U1|out[2]_OTERM349  & ( \CPU|U1|out[2]_NEW38_RESYN692_BDD693  ) ) # ( !\CPU|U1|out[2]_OTERM349  & ( \CPU|U1|out[2]_NEW38_RESYN692_BDD693  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & 
// (((!\CPU|U1|out[8]~2_OTERM557_OTERM584  & \CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & (!\CPU|U1|out[8]~2_OTERM557_OTERM584  & 
// (\CPU|U1|out[8]~2_OTERM557_OTERM588 ))) ) ) ) # ( \CPU|U1|out[2]_OTERM349  & ( !\CPU|U1|out[2]_NEW38_RESYN692_BDD693  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & (!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q  & 
// ((!\CPU|U1|out[8]~2_OTERM557_OTERM588 ) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & (((!\CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 ))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM584 ),
	.datac(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datad(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datae(!\CPU|U1|out[2]_OTERM349 ),
	.dataf(!\CPU|U1|out[2]_NEW38_RESYN692_BDD693 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[2]_OTERM39 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[2]_NEW38 .extended_lut = "off";
defparam \CPU|U1|out[2]_NEW38 .lut_mask = 64'h0000F3510CAEFFFF;
defparam \CPU|U1|out[2]_NEW38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N54
cyclonev_lcell_comb \CPU|DP|data_in[2]~5 (
// Equation(s):
// \CPU|DP|data_in[2]~5_combout  = ( \CPU|DP|REG_C|out[2]_OTERM67  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( ((!\CPU|DP|data_in[4]~1_combout  & ((\CPU|U1|out[2]_OTERM39 ))) # (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [2]))) # 
// (\CPU|DP|data_in[4]~2_combout ) ) ) ) # ( !\CPU|DP|REG_C|out[2]_OTERM67  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU|DP|data_in[4]~1_combout  & (((!\CPU|DP|data_in[4]~2_combout  & \CPU|U1|out[2]_OTERM39 )))) # (\CPU|DP|data_in[4]~1_combout  
// & (((\CPU|DP|data_in[4]~2_combout )) # (\CPU|U0|out [2]))) ) ) ) # ( \CPU|DP|REG_C|out[2]_OTERM67  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU|DP|data_in[4]~1_combout  & (((\CPU|U1|out[2]_OTERM39 ) # (\CPU|DP|data_in[4]~2_combout )))) # 
// (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [2] & (!\CPU|DP|data_in[4]~2_combout ))) ) ) ) # ( !\CPU|DP|REG_C|out[2]_OTERM67  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU|DP|data_in[4]~2_combout  & ((!\CPU|DP|data_in[4]~1_combout  & 
// ((\CPU|U1|out[2]_OTERM39 ))) # (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out [2])))) ) ) )

	.dataa(!\CPU|U0|out [2]),
	.datab(!\CPU|DP|data_in[4]~1_combout ),
	.datac(!\CPU|DP|data_in[4]~2_combout ),
	.datad(!\CPU|U1|out[2]_OTERM39 ),
	.datae(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[2]~5 .extended_lut = "off";
defparam \CPU|DP|data_in[2]~5 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \CPU|DP|data_in[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N41
dffeas \CPU|DP|REGFILE|U2|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y1_N13
dffeas \CPU|DP|REGFILE|U4|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U4|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~0_combout  = ( \CPU|DP|REGFILE|U7|out [2] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U5|out [2]) # (\CPU|Mux11~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [2] & ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & 
// \CPU|DP|REGFILE|U5|out [2]) ) ) ) # ( \CPU|DP|REGFILE|U7|out [2] & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out [2]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [2])) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [2] & ( 
// !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out [2]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [2])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [2]),
	.datab(!\CPU|DP|REGFILE|U4|out [2]),
	.datac(!\CPU|Mux11~0_combout ),
	.datad(!\CPU|DP|REGFILE|U5|out [2]),
	.datae(!\CPU|DP|REGFILE|U7|out [2]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~0 .lut_mask = 64'h3535353500F00FFF;
defparam \CPU|DP|REGFILE|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~1_combout  = ( \CPU|DP|REGFILE|U3|out [2] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U0|out [2]))) # (\CPU|Mux1~0_combout  & (((\CPU|DP|REGFILE|U1|out [2])) # (\CPU|Mux11~0_combout ))) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [2] & ( (!\CPU|Mux11~0_combout  & ((!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U0|out [2])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U1|out [2]))))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U0|out [2]),
	.datad(!\CPU|DP|REGFILE|U1|out [2]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U3|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~1 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|DP|REGFILE|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~2_combout  = ( \CPU|DP|REGFILE|Mux29~0_combout  & ( \CPU|DP|REGFILE|Mux29~1_combout  ) ) # ( !\CPU|DP|REGFILE|Mux29~0_combout  & ( \CPU|DP|REGFILE|Mux29~1_combout  & ( !\CPU|Mux13~0_combout  ) ) ) # ( \CPU|DP|REGFILE|Mux29~0_combout  
// & ( !\CPU|DP|REGFILE|Mux29~1_combout  & ( ((\CPU|DP|REGFILE|U2|out [2] & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|Mux13~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux29~0_combout  & ( !\CPU|DP|REGFILE|Mux29~1_combout  & ( (\CPU|DP|REGFILE|U2|out [2] & 
// (\CPU|DP|REGFILE|Mux27~0_combout  & !\CPU|Mux13~0_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [2]),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datad(!\CPU|Mux13~0_combout ),
	.datae(!\CPU|DP|REGFILE|Mux29~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~2 .lut_mask = 64'h050005FFFF00FFFF;
defparam \CPU|DP|REGFILE|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N7
dffeas \CPU|DP|REG_C|out[2]_NEW_REG164 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux29~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[2]_OTERM165 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[2]_NEW_REG164 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[2]_NEW_REG164 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N47
dffeas \CPU|DP|REG_C|out[2]_NEW_REG162 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[2]_OTERM67 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[2]_OTERM163 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[2]_NEW_REG162 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[2]_NEW_REG162 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \CPU|DP|U1|Mux13~0 (
// Equation(s):
// \CPU|DP|U1|Mux13~0_combout  = ( \CPU|DP|REG_A|out [2] & ( !\CPU|DP|bin[2]~1_combout  $ (!\CPU|U0|out [11]) ) ) # ( !\CPU|DP|REG_A|out [2] & ( (!\CPU|DP|bin[2]~1_combout  & \CPU|U0|out [11]) ) )

	.dataa(!\CPU|DP|bin[2]~1_combout ),
	.datab(gnd),
	.datac(!\CPU|U0|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux13~0 .lut_mask = 64'h0A0A0A0A5A5A5A5A;
defparam \CPU|DP|U1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N35
dffeas \CPU|DP|REG_C|out[2]_OTERM167_NEW_REG242 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[2]_OTERM167_OTERM243 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[2]_OTERM167_NEW_REG242 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[2]_OTERM167_NEW_REG242 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N44
dffeas \CPU|DP|REG_C|out[2]_OTERM167_NEW_REG240 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[2]_OTERM167_OTERM241 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[2]_OTERM167_NEW_REG240 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[2]_OTERM167_NEW_REG240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \CPU|DP|U1|Mux13~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux13~1_Duplicate_3  = ( \CPU|DP|REG_C|out[2]_OTERM167_OTERM241  & ( (!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) # (\CPU|DP|REG_C|out[2]_OTERM167_OTERM243 ) ) ) # ( !\CPU|DP|REG_C|out[2]_OTERM167_OTERM241  & ( 
// (\CPU|DP|REG_C|out[2]_OTERM167_OTERM243  & \CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[2]_OTERM167_OTERM243 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[2]_OTERM167_OTERM241 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux13~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux13~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux13~1_Duplicate .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|U1|Mux13~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \CPU|DP|REG_C|out[2]_NEW66 (
// Equation(s):
// \CPU|DP|REG_C|out[2]_OTERM67  = ( \CPU|DP|REG_C|out[2]_OTERM163  & ( \CPU|DP|U1|Mux13~1_Duplicate_3  & ( ((!\CPU|DP|REG_C|out[15]_OTERM97 ) # (\CPU|DP|REG_C|out[2]_OTERM165 )) # (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) ) ) ) # ( 
// !\CPU|DP|REG_C|out[2]_OTERM163  & ( \CPU|DP|U1|Mux13~1_Duplicate_3  & ( (\CPU|DP|REG_C|out[15]_OTERM97  & ((\CPU|DP|REG_C|out[2]_OTERM165 ) # (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ))) ) ) ) # ( \CPU|DP|REG_C|out[2]_OTERM163  & ( 
// !\CPU|DP|U1|Mux13~1_Duplicate_3  & ( (!\CPU|DP|REG_C|out[15]_OTERM97 ) # ((!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & \CPU|DP|REG_C|out[2]_OTERM165 )) ) ) ) # ( !\CPU|DP|REG_C|out[2]_OTERM163  & ( !\CPU|DP|U1|Mux13~1_Duplicate_3  & ( 
// (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & (\CPU|DP|REG_C|out[15]_OTERM97  & \CPU|DP|REG_C|out[2]_OTERM165 )) ) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datad(!\CPU|DP|REG_C|out[2]_OTERM165 ),
	.datae(!\CPU|DP|REG_C|out[2]_OTERM163 ),
	.dataf(!\CPU|DP|U1|Mux13~1_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[2]_OTERM67 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[2]_NEW66 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[2]_NEW66 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \CPU|DP|REG_C|out[2]_NEW66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N14
dffeas \CPU|U0|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[0] .is_wysiwyg = "true";
defparam \CPU|U0|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N39
cyclonev_lcell_comb \CPU|Mux1~0 (
// Equation(s):
// \CPU|Mux1~0_combout  = ( \CPU|FSM|WideOr13~0_combout  & ( (!\CPU|U0|out [13] & ((!\CPU|FSM|WideOr13~1_combout  & (\CPU|U0|out [0])) # (\CPU|FSM|WideOr13~1_combout  & ((\CPU|U0|out[5]~DUPLICATE_q ))))) # (\CPU|U0|out [13] & (\CPU|U0|out [0])) ) ) # ( 
// !\CPU|FSM|WideOr13~0_combout  & ( \CPU|U0|out [0] ) )

	.dataa(!\CPU|U0|out [0]),
	.datab(!\CPU|U0|out [13]),
	.datac(!\CPU|U0|out[5]~DUPLICATE_q ),
	.datad(!\CPU|FSM|WideOr13~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux1~0 .extended_lut = "off";
defparam \CPU|Mux1~0 .lut_mask = 64'h55555555551D551D;
defparam \CPU|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~1_combout  = ( \CPU|DP|REGFILE|U3|out [1] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U0|out [1]))) # (\CPU|Mux1~0_combout  & (((\CPU|DP|REGFILE|U1|out [1])) # (\CPU|Mux11~0_combout ))) ) ) # ( 
// !\CPU|DP|REGFILE|U3|out [1] & ( (!\CPU|Mux11~0_combout  & ((!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U0|out [1])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U1|out [1]))))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U0|out [1]),
	.datad(!\CPU|DP|REGFILE|U1|out [1]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U3|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~1 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|DP|REGFILE|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~0_combout  = ( \CPU|DP|REGFILE|U7|out [1] & ( \CPU|Mux11~0_combout  & ( (\CPU|Mux1~0_combout ) # (\CPU|DP|REGFILE|U6|out [1]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [1] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out [1] & 
// !\CPU|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [1] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [1])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [1]))) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [1] & ( 
// !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U4|out [1])) # (\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U5|out [1]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [1]),
	.datab(!\CPU|DP|REGFILE|U4|out [1]),
	.datac(!\CPU|DP|REGFILE|U5|out [1]),
	.datad(!\CPU|Mux1~0_combout ),
	.datae(!\CPU|DP|REGFILE|U7|out [1]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~0 .lut_mask = 64'h330F330F550055FF;
defparam \CPU|DP|REGFILE|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~2_combout  = ( \CPU|DP|REGFILE|Mux30~0_combout  & ( (((\CPU|DP|REGFILE|U2|out [1] & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|Mux13~0_combout )) # (\CPU|DP|REGFILE|Mux30~1_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux30~0_combout  & ( 
// (!\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|U2|out [1] & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|DP|REGFILE|Mux30~1_combout ))) ) )

	.dataa(!\CPU|DP|REGFILE|Mux30~1_combout ),
	.datab(!\CPU|Mux13~0_combout ),
	.datac(!\CPU|DP|REGFILE|U2|out [1]),
	.datad(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~2 .lut_mask = 64'h444C444C777F777F;
defparam \CPU|DP|REGFILE|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N1
dffeas \CPU|DP|REG_C|out[1]_NEW_REG176 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux30~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[1]_OTERM177 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[1]_NEW_REG176 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[1]_NEW_REG176 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N59
dffeas \CPU|DP|REG_C|out[1]_NEW_REG174 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[1]_OTERM71 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[1]_OTERM175 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[1]_NEW_REG174 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[1]_NEW_REG174 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N57
cyclonev_lcell_comb \CPU|DP|U1|Mux14~0 (
// Equation(s):
// \CPU|DP|U1|Mux14~0_combout  = ( \CPU|DP|bin[1]~0_combout  & ( (!\CPU|U0|out [11] & \CPU|DP|REG_A|out [1]) ) ) # ( !\CPU|DP|bin[1]~0_combout  & ( \CPU|U0|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [11]),
	.datad(!\CPU|DP|REG_A|out [1]),
	.datae(gnd),
	.dataf(!\CPU|DP|bin[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux14~0 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \CPU|DP|U1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N29
dffeas \CPU|DP|REG_C|out[1]_OTERM179_NEW_REG254 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[1]_OTERM179_OTERM255 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[1]_OTERM179_NEW_REG254 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[1]_OTERM179_NEW_REG254 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \CPU|DP|REG_C|out[1]_OTERM179_NEW_REG252 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[1]_OTERM179_OTERM253 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[1]_OTERM179_NEW_REG252 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[1]_OTERM179_NEW_REG252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \CPU|DP|U1|Mux14~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux14~1_Duplicate_3  = ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[1]_OTERM179_OTERM255  ) ) # ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[1]_OTERM179_OTERM253  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[1]_OTERM179_OTERM255 ),
	.datad(!\CPU|DP|REG_C|out[1]_OTERM179_OTERM253 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux14~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux14~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux14~1_Duplicate .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|DP|U1|Mux14~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \CPU|DP|REG_C|out[1]_NEW70 (
// Equation(s):
// \CPU|DP|REG_C|out[1]_OTERM71  = ( \CPU|DP|REG_C|out[1]_OTERM175  & ( \CPU|DP|U1|Mux14~1_Duplicate_3  & ( ((!\CPU|DP|REG_C|out[15]_OTERM97 ) # (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q )) # (\CPU|DP|REG_C|out[1]_OTERM177 ) ) ) ) # ( 
// !\CPU|DP|REG_C|out[1]_OTERM175  & ( \CPU|DP|U1|Mux14~1_Duplicate_3  & ( (\CPU|DP|REG_C|out[15]_OTERM97  & ((\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ) # (\CPU|DP|REG_C|out[1]_OTERM177 ))) ) ) ) # ( \CPU|DP|REG_C|out[1]_OTERM175  & ( 
// !\CPU|DP|U1|Mux14~1_Duplicate_3  & ( (!\CPU|DP|REG_C|out[15]_OTERM97 ) # ((\CPU|DP|REG_C|out[1]_OTERM177  & !\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q )) ) ) ) # ( !\CPU|DP|REG_C|out[1]_OTERM175  & ( !\CPU|DP|U1|Mux14~1_Duplicate_3  & ( 
// (\CPU|DP|REG_C|out[1]_OTERM177  & (\CPU|DP|REG_C|out[15]_OTERM97  & !\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|DP|REG_C|out[1]_OTERM177 ),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datae(!\CPU|DP|REG_C|out[1]_OTERM175 ),
	.dataf(!\CPU|DP|U1|Mux14~1_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[1]_OTERM71 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[1]_NEW70 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[1]_NEW70 .lut_mask = 64'h0500F5F0050FF5FF;
defparam \CPU|DP|REG_C|out[1]_NEW70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N14
dffeas \CPU|U0|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[7] .is_wysiwyg = "true";
defparam \CPU|U0|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N0
cyclonev_lcell_comb \CPU|DP|data_in[7]~10 (
// Equation(s):
// \CPU|DP|data_in[7]~10_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( \CPU|DP|data_in[4]~1_combout  & ( (\CPU|DP|data_in[4]~2_combout ) # (\CPU|U0|out [7]) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( 
// \CPU|DP|data_in[4]~1_combout  & ( (\CPU|U0|out [7] & !\CPU|DP|data_in[4]~2_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( !\CPU|DP|data_in[4]~1_combout  & ( (!\CPU|DP|data_in[4]~2_combout  & (\CPU|U1|out[7]_OTERM29 )) # 
// (\CPU|DP|data_in[4]~2_combout  & ((\CPU|DP|REG_C|out[7]_OTERM59 ))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( !\CPU|DP|data_in[4]~1_combout  & ( (!\CPU|DP|data_in[4]~2_combout  & (\CPU|U1|out[7]_OTERM29 )) # (\CPU|DP|data_in[4]~2_combout  
// & ((\CPU|DP|REG_C|out[7]_OTERM59 ))) ) ) )

	.dataa(!\CPU|U0|out [7]),
	.datab(!\CPU|U1|out[7]_OTERM29 ),
	.datac(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.datad(!\CPU|DP|data_in[4]~2_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\CPU|DP|data_in[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[7]~10 .extended_lut = "off";
defparam \CPU|DP|data_in[7]~10 .lut_mask = 64'h330F330F550055FF;
defparam \CPU|DP|data_in[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N28
dffeas \CPU|DP|REGFILE|U2|out[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[7]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~1_combout  = ( \CPU|DP|REGFILE|U0|out [7] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout )) # (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [7]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out 
// [7])))) ) ) # ( !\CPU|DP|REGFILE|U0|out [7] & ( (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [7]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out [7])))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [7]),
	.datad(!\CPU|DP|REGFILE|U1|out [7]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U0|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~0_combout  = ( \CPU|DP|REGFILE|U7|out [7] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U5|out [7]) # (\CPU|Mux11~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [7] & ( \CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & 
// \CPU|DP|REGFILE|U5|out [7]) ) ) ) # ( \CPU|DP|REGFILE|U7|out [7] & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out [7]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [7])) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [7] & ( 
// !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out [7]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [7])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [7]),
	.datab(!\CPU|DP|REGFILE|U4|out [7]),
	.datac(!\CPU|Mux11~0_combout ),
	.datad(!\CPU|DP|REGFILE|U5|out [7]),
	.datae(!\CPU|DP|REGFILE|U7|out [7]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~0 .lut_mask = 64'h3535353500F00FFF;
defparam \CPU|DP|REGFILE|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~2_combout  = ( \CPU|DP|REGFILE|Mux24~0_combout  & ( (((\CPU|DP|REGFILE|U2|out[7]~DUPLICATE_q  & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|DP|REGFILE|Mux24~1_combout )) # (\CPU|Mux13~0_combout ) ) ) # ( 
// !\CPU|DP|REGFILE|Mux24~0_combout  & ( (!\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|U2|out[7]~DUPLICATE_q  & \CPU|DP|REGFILE|Mux27~0_combout )) # (\CPU|DP|REGFILE|Mux24~1_combout ))) ) )

	.dataa(!\CPU|Mux13~0_combout ),
	.datab(!\CPU|DP|REGFILE|U2|out[7]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux24~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~2 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \CPU|DP|REGFILE|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y1_N33
cyclonev_lcell_comb \CPU|DP|REG_C|out[7]_OTERM147~feeder (
// Equation(s):
// \CPU|DP|REG_C|out[7]_OTERM147~feeder_combout  = ( \CPU|DP|REGFILE|Mux24~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[7]_OTERM147~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[7]_OTERM147~feeder .extended_lut = "off";
defparam \CPU|DP|REG_C|out[7]_OTERM147~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_C|out[7]_OTERM147~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y1_N34
dffeas \CPU|DP|REG_C|out[7]_NEW_REG146 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[7]_OTERM147~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[7]_OTERM147 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[7]_NEW_REG146 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[7]_NEW_REG146 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N56
dffeas \CPU|DP|REG_C|out[7]_NEW_REG144 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[7]_OTERM59 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[7]_OTERM145 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[7]_NEW_REG144 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[7]_NEW_REG144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N12
cyclonev_lcell_comb \CPU|DP|U1|Mux8~0 (
// Equation(s):
// \CPU|DP|U1|Mux8~0_combout  = ( \CPU|DP|REG_A|out [7] & ( !\CPU|U0|out [11] $ (!\CPU|DP|bin[7]~6_combout ) ) ) # ( !\CPU|DP|REG_A|out [7] & ( (\CPU|U0|out [11] & !\CPU|DP|bin[7]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|bin[7]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux8~0 .lut_mask = 64'h303030303C3C3C3C;
defparam \CPU|DP|U1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N29
dffeas \CPU|DP|REG_C|out[7]_OTERM149_NEW_REG230 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[7]_OTERM149_OTERM231 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[7]_OTERM149_NEW_REG230 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[7]_OTERM149_NEW_REG230 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N13
dffeas \CPU|DP|REG_C|out[7]_OTERM149_NEW_REG228 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[7]_OTERM149_OTERM229 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[7]_OTERM149_NEW_REG228 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[7]_OTERM149_NEW_REG228 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \CPU|DP|U1|Mux8~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux8~1_Duplicate_3  = ( \CPU|DP|REG_C|out[7]_OTERM149_OTERM229  & ( (!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) # (\CPU|DP|REG_C|out[7]_OTERM149_OTERM231 ) ) ) # ( !\CPU|DP|REG_C|out[7]_OTERM149_OTERM229  & ( 
// (\CPU|DP|REG_C|out[7]_OTERM149_OTERM231  & \CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[7]_OTERM149_OTERM231 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[7]_OTERM149_OTERM229 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux8~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux8~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux8~1_Duplicate .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|U1|Mux8~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \CPU|DP|REG_C|out[7]_NEW58 (
// Equation(s):
// \CPU|DP|REG_C|out[7]_OTERM59  = ( \CPU|DP|REG_C|out[7]_OTERM145  & ( \CPU|DP|U1|Mux8~1_Duplicate_3  & ( ((!\CPU|DP|REG_C|out[15]_OTERM97 ) # (\CPU|DP|REG_C|out[15]_OTERM95 )) # (\CPU|DP|REG_C|out[7]_OTERM147 ) ) ) ) # ( !\CPU|DP|REG_C|out[7]_OTERM145  & ( 
// \CPU|DP|U1|Mux8~1_Duplicate_3  & ( (\CPU|DP|REG_C|out[15]_OTERM97  & ((\CPU|DP|REG_C|out[15]_OTERM95 ) # (\CPU|DP|REG_C|out[7]_OTERM147 ))) ) ) ) # ( \CPU|DP|REG_C|out[7]_OTERM145  & ( !\CPU|DP|U1|Mux8~1_Duplicate_3  & ( (!\CPU|DP|REG_C|out[15]_OTERM97 ) 
// # ((\CPU|DP|REG_C|out[7]_OTERM147  & !\CPU|DP|REG_C|out[15]_OTERM95 )) ) ) ) # ( !\CPU|DP|REG_C|out[7]_OTERM145  & ( !\CPU|DP|U1|Mux8~1_Duplicate_3  & ( (\CPU|DP|REG_C|out[7]_OTERM147  & (!\CPU|DP|REG_C|out[15]_OTERM95  & \CPU|DP|REG_C|out[15]_OTERM97 )) 
// ) ) )

	.dataa(!\CPU|DP|REG_C|out[7]_OTERM147 ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM95 ),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[7]_OTERM145 ),
	.dataf(!\CPU|DP|U1|Mux8~1_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[7]_OTERM59 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[7]_NEW58 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[7]_NEW58 .lut_mask = 64'h0404F4F40707F7F7;
defparam \CPU|DP|REG_C|out[7]_NEW58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N54
cyclonev_lcell_comb \CPU|Mux3~0 (
// Equation(s):
// \CPU|Mux3~0_combout  = ( \CPU|Add6~29_sumout  & ( \CPU|Add0~29_sumout  & ( (((!\CPU|FSM|vsel[3]~0_combout ) # (!\CPU|FSM|WideOr11~0_combout )) # (\CPU|FSM|WideOr12~0_combout )) # (\CPU|DP|REG_C|out[7]_OTERM59 ) ) ) ) # ( !\CPU|Add6~29_sumout  & ( 
// \CPU|Add0~29_sumout  & ( ((\CPU|DP|REG_C|out[7]_OTERM59  & (\CPU|FSM|vsel[3]~0_combout  & \CPU|FSM|WideOr11~0_combout ))) # (\CPU|FSM|WideOr12~0_combout ) ) ) ) # ( \CPU|Add6~29_sumout  & ( !\CPU|Add0~29_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & 
// (((!\CPU|FSM|vsel[3]~0_combout ) # (!\CPU|FSM|WideOr11~0_combout )) # (\CPU|DP|REG_C|out[7]_OTERM59 ))) ) ) ) # ( !\CPU|Add6~29_sumout  & ( !\CPU|Add0~29_sumout  & ( (\CPU|DP|REG_C|out[7]_OTERM59  & (!\CPU|FSM|WideOr12~0_combout  & 
// (\CPU|FSM|vsel[3]~0_combout  & \CPU|FSM|WideOr11~0_combout ))) ) ) )

	.dataa(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.datab(!\CPU|FSM|WideOr12~0_combout ),
	.datac(!\CPU|FSM|vsel[3]~0_combout ),
	.datad(!\CPU|FSM|WideOr11~0_combout ),
	.datae(!\CPU|Add6~29_sumout ),
	.dataf(!\CPU|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux3~0 .extended_lut = "off";
defparam \CPU|Mux3~0 .lut_mask = 64'h0004CCC43337FFF7;
defparam \CPU|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N55
dffeas \CPU|U1|out[7]_NEW_REG330 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[7]_OTERM331 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[7]_NEW_REG330 .is_wysiwyg = "true";
defparam \CPU|U1|out[7]_NEW_REG330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \CPU|U1|out[7]_NEW28_RESYN682 (
// Equation(s):
// \CPU|U1|out[7]_NEW28_RESYN682_BDD683  = ( !\CPU|U1|out[8]_OTERM323  & ( \CPU|U1|out[7]_OTERM331  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[7]_OTERM331 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U1|out[8]_OTERM323 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[7]_NEW28_RESYN682_BDD683 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[7]_NEW28_RESYN682 .extended_lut = "off";
defparam \CPU|U1|out[7]_NEW28_RESYN682 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU|U1|out[7]_NEW28_RESYN682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N27
cyclonev_lcell_comb \CPU|U1|out[7]_NEW28 (
// Equation(s):
// \CPU|U1|out[7]_OTERM29  = ( \CPU|U1|out[7]_OTERM329  & ( \CPU|U1|out[7]_NEW28_RESYN682_BDD683  ) ) # ( !\CPU|U1|out[7]_OTERM329  & ( \CPU|U1|out[7]_NEW28_RESYN682_BDD683  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & 
// (!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & ((\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & ((!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ) # ((!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & 
// \CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q )))) ) ) ) # ( \CPU|U1|out[7]_OTERM329  & ( !\CPU|U1|out[7]_NEW28_RESYN682_BDD683  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM588  & (((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q )) # 
// (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ))) # (\CPU|U1|out[8]~2_OTERM557_OTERM588  & (\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q  & ((!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.datac(!\CPU|U1|out[8]~2_OTERM557_OTERM584DUPLICATE_q ),
	.datad(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datae(!\CPU|U1|out[7]_OTERM329 ),
	.dataf(!\CPU|U1|out[7]_NEW28_RESYN682_BDD683 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[7]_OTERM29 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[7]_NEW28 .extended_lut = "off";
defparam \CPU|U1|out[7]_NEW28 .lut_mask = 64'h0000AF2350DCFFFF;
defparam \CPU|U1|out[7]_NEW28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N46
dffeas \CPU|DP|REG_M|out[7]_NEW_REG471 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[7]_OTERM472 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[7]_NEW_REG471 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[7]_NEW_REG471 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N53
dffeas \CPU|DP|REG_M|out[7]_NEW_REG473 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[7]_OTERM474 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[7]_NEW_REG473 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[7]_NEW_REG473 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \CPU|FSM|WideOr0~2 (
// Equation(s):
// \CPU|FSM|WideOr0~2_combout  = ( \CPU|FSM|state [1] & ( \CPU|U0|out [12] & ( (!\CPU|U0|out [14] & (((\CPU|U0|out [15])))) # (\CPU|U0|out [14] & (!\CPU|U0|out [15] & ((!\CPU|U0|out [11]) # (\CPU|U0|out[13]~DUPLICATE_q )))) ) ) ) # ( !\CPU|FSM|state [1] & ( 
// \CPU|U0|out [12] & ( (!\CPU|U0|out [15] & ((!\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|U0|out [14] & \CPU|U0|out [11])) # (\CPU|U0|out[13]~DUPLICATE_q  & (!\CPU|U0|out [14])))) ) ) ) # ( \CPU|FSM|state [1] & ( !\CPU|U0|out [12] & ( (!\CPU|U0|out [14] & 
// (\CPU|U0|out [15] & ((!\CPU|U0|out[13]~DUPLICATE_q ) # (!\CPU|U0|out [11])))) # (\CPU|U0|out [14] & ((!\CPU|U0|out[13]~DUPLICATE_q  & (!\CPU|U0|out [11])) # (\CPU|U0|out[13]~DUPLICATE_q  & ((!\CPU|U0|out [15]))))) ) ) ) # ( !\CPU|FSM|state [1] & ( 
// !\CPU|U0|out [12] & ( (\CPU|U0|out[13]~DUPLICATE_q  & (!\CPU|U0|out [14] & ((!\CPU|U0|out [15]) # (\CPU|U0|out [11])))) ) ) )

	.dataa(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datab(!\CPU|U0|out [14]),
	.datac(!\CPU|U0|out [11]),
	.datad(!\CPU|U0|out [15]),
	.datae(!\CPU|FSM|state [1]),
	.dataf(!\CPU|U0|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr0~2 .extended_lut = "off";
defparam \CPU|FSM|WideOr0~2 .lut_mask = 64'h440431E8460031CC;
defparam \CPU|FSM|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \CPU|FSM|WideOr0~3 (
// Equation(s):
// \CPU|FSM|WideOr0~3_combout  = ( \CPU|FSM|state [1] & ( \CPU|FSM|WideOr0~0_combout  & ( (!\CPU|FSM|state [2] & (((!\CPU|FSM|state [0]) # (\CPU|U0|out[12]~DUPLICATE_q )))) # (\CPU|FSM|state [2] & (\CPU|FSM|WideOr0~2_combout  & ((!\CPU|FSM|state [0])))) ) ) 
// ) # ( !\CPU|FSM|state [1] & ( \CPU|FSM|WideOr0~0_combout  & ( (!\CPU|FSM|state [0] & ((!\CPU|FSM|state [2]) # (\CPU|FSM|WideOr0~2_combout ))) ) ) ) # ( \CPU|FSM|state [1] & ( !\CPU|FSM|WideOr0~0_combout  & ( (!\CPU|FSM|state [0] & ((!\CPU|FSM|state [2]) # 
// (\CPU|FSM|WideOr0~2_combout ))) ) ) ) # ( !\CPU|FSM|state [1] & ( !\CPU|FSM|WideOr0~0_combout  & ( (!\CPU|FSM|state [0] & ((!\CPU|FSM|state [2]) # (\CPU|FSM|WideOr0~2_combout ))) ) ) )

	.dataa(!\CPU|FSM|state [2]),
	.datab(!\CPU|FSM|WideOr0~2_combout ),
	.datac(!\CPU|U0|out[12]~DUPLICATE_q ),
	.datad(!\CPU|FSM|state [0]),
	.datae(!\CPU|FSM|state [1]),
	.dataf(!\CPU|FSM|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr0~3 .extended_lut = "off";
defparam \CPU|FSM|WideOr0~3 .lut_mask = 64'hBB00BB00BB00BB0A;
defparam \CPU|FSM|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \CPU|mem_addr[7]~7 (
// Equation(s):
// \CPU|mem_addr[7]~7_combout  = ( \CPU|FSM|WideOr0~3_combout  & ( \CPU|U1|out[7]_OTERM29  ) ) # ( !\CPU|FSM|WideOr0~3_combout  & ( (!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & (\CPU|DP|REG_M|out[7]_OTERM472 )) # (\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  
// & ((\CPU|DP|REG_M|out[7]_OTERM474 ))) ) )

	.dataa(!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ),
	.datab(!\CPU|U1|out[7]_OTERM29 ),
	.datac(!\CPU|DP|REG_M|out[7]_OTERM472 ),
	.datad(!\CPU|DP|REG_M|out[7]_OTERM474 ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[7]~7 .extended_lut = "off";
defparam \CPU|mem_addr[7]~7 .lut_mask = 64'h0A5F0A5F33333333;
defparam \CPU|mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N53
dffeas \CPU|U0|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[6] .is_wysiwyg = "true";
defparam \CPU|U0|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~0_RESYN680 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~0_RESYN680_BDD681  = (!\CPU|U0|out [0] & \CPU|U0|out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [0]),
	.datad(!\CPU|U0|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~0_RESYN680_BDD681 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~0_RESYN680 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~0_RESYN680 .lut_mask = 64'h00F000F000F000F0;
defparam \CPU|DP|REGFILE|Mux27~0_RESYN680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~0_combout  = ( \CPU|DP|REGFILE|Mux27~0_RESYN680_BDD681  & ( \CPU|FSM|WideOr13~0_combout  & ( (!\CPU|FSM|WideOr13~1_combout ) # (((!\CPU|U0|out[5]~DUPLICATE_q  & \CPU|U0|out [6])) # (\CPU|U0|out[13]~DUPLICATE_q )) ) ) ) # ( 
// !\CPU|DP|REGFILE|Mux27~0_RESYN680_BDD681  & ( \CPU|FSM|WideOr13~0_combout  & ( (\CPU|FSM|WideOr13~1_combout  & (!\CPU|U0|out[5]~DUPLICATE_q  & (!\CPU|U0|out[13]~DUPLICATE_q  & \CPU|U0|out [6]))) ) ) ) # ( \CPU|DP|REGFILE|Mux27~0_RESYN680_BDD681  & ( 
// !\CPU|FSM|WideOr13~0_combout  ) )

	.dataa(!\CPU|FSM|WideOr13~1_combout ),
	.datab(!\CPU|U0|out[5]~DUPLICATE_q ),
	.datac(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datad(!\CPU|U0|out [6]),
	.datae(!\CPU|DP|REGFILE|Mux27~0_RESYN680_BDD681 ),
	.dataf(!\CPU|FSM|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~0 .lut_mask = 64'h0000FFFF0040AFEF;
defparam \CPU|DP|REGFILE|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y1_N56
dffeas \CPU|DP|REGFILE|U2|out[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~0_combout  = ( \CPU|DP|REGFILE|U7|out [6] & ( \CPU|Mux11~0_combout  & ( (\CPU|Mux1~0_combout ) # (\CPU|DP|REGFILE|U6|out [6]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [6] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out [6] & 
// !\CPU|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [6] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out [6]))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [6])) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [6] & ( 
// !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out [6]))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [6])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U5|out [6]),
	.datab(!\CPU|DP|REGFILE|U4|out [6]),
	.datac(!\CPU|DP|REGFILE|U6|out [6]),
	.datad(!\CPU|Mux1~0_combout ),
	.datae(!\CPU|DP|REGFILE|U7|out [6]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~0 .lut_mask = 64'h335533550F000FFF;
defparam \CPU|DP|REGFILE|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y1_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~1_combout  = ( \CPU|DP|REGFILE|U0|out [6] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout )) # (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [6]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out 
// [6])))) ) ) # ( !\CPU|DP|REGFILE|U0|out [6] & ( (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [6]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out [6])))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [6]),
	.datad(!\CPU|DP|REGFILE|U1|out [6]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U0|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~2_combout  = ( \CPU|DP|REGFILE|Mux25~1_combout  & ( (!\CPU|Mux13~0_combout ) # (\CPU|DP|REGFILE|Mux25~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux25~1_combout  & ( (!\CPU|Mux13~0_combout  & (\CPU|DP|REGFILE|Mux27~0_combout  & 
// (\CPU|DP|REGFILE|U2|out[6]~DUPLICATE_q ))) # (\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|Mux25~0_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datab(!\CPU|DP|REGFILE|U2|out[6]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|Mux25~0_combout ),
	.datad(!\CPU|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~2 .lut_mask = 64'h110F110FFF0FFF0F;
defparam \CPU|DP|REGFILE|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N58
dffeas \CPU|DP|REG_B|out[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux25~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[6]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N54
cyclonev_lcell_comb \CPU|DP|bin[6]~5 (
// Equation(s):
// \CPU|DP|bin[6]~5_combout  = ( \CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|DP|REG_B|out [7] ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( \CPU|DP|REG_B|out [7] & ( (!\CPU|FSM|WideOr9~1_combout  & ((!\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out[6]~DUPLICATE_q 
// )) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out[5]~DUPLICATE_q ))))) ) ) ) # ( \CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|DP|REG_B|out [7] & ( \CPU|FSM|WideOr9~1_combout  ) ) ) # ( !\CPU|U0|out[4]_NEW76_OTERM608  & ( !\CPU|DP|REG_B|out [7] & ( 
// (!\CPU|FSM|WideOr9~1_combout  & ((!\CPU|U0|out[3]~DUPLICATE_q  & (\CPU|DP|REG_B|out[6]~DUPLICATE_q )) # (\CPU|U0|out[3]~DUPLICATE_q  & ((\CPU|DP|REG_B|out[5]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU|DP|REG_B|out[6]~DUPLICATE_q ),
	.datab(!\CPU|U0|out[3]~DUPLICATE_q ),
	.datac(!\CPU|FSM|WideOr9~1_combout ),
	.datad(!\CPU|DP|REG_B|out[5]~DUPLICATE_q ),
	.datae(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.dataf(!\CPU|DP|REG_B|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[6]~5 .extended_lut = "off";
defparam \CPU|DP|bin[6]~5 .lut_mask = 64'h40700F0F4070FFFF;
defparam \CPU|DP|bin[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N57
cyclonev_lcell_comb \CPU|DP|U1|Mux9~0 (
// Equation(s):
// \CPU|DP|U1|Mux9~0_combout  = ( \CPU|DP|REG_A|out [6] & ( !\CPU|U0|out [11] $ (!\CPU|DP|bin[6]~5_combout ) ) ) # ( !\CPU|DP|REG_A|out [6] & ( (\CPU|U0|out [11] & !\CPU|DP|bin[6]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [11]),
	.datac(gnd),
	.datad(!\CPU|DP|bin[6]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_A|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux9~0 .lut_mask = 64'h3300330033CC33CC;
defparam \CPU|DP|U1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N7
dffeas \CPU|DP|REG_M|out[6]_NEW_REG477 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[6]_OTERM478 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[6]_NEW_REG477 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[6]_NEW_REG477 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N1
dffeas \CPU|DP|REG_M|out[6]_NEW_REG475 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[6]_OTERM476 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[6]_NEW_REG475 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[6]_NEW_REG475 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N45
cyclonev_lcell_comb \CPU|mem_addr[6]~6 (
// Equation(s):
// \CPU|mem_addr[6]~6_combout  = ( \CPU|FSM|WideOr0~3_combout  & ( \CPU|U1|out[6]_OTERM31  ) ) # ( !\CPU|FSM|WideOr0~3_combout  & ( (!\CPU|DP|REG_M|out[0]_OTERM269  & ((\CPU|DP|REG_M|out[6]_OTERM476 ))) # (\CPU|DP|REG_M|out[0]_OTERM269  & 
// (\CPU|DP|REG_M|out[6]_OTERM478 )) ) )

	.dataa(!\CPU|DP|REG_M|out[6]_OTERM478 ),
	.datab(!\CPU|DP|REG_M|out[6]_OTERM476 ),
	.datac(!\CPU|U1|out[6]_OTERM31 ),
	.datad(!\CPU|DP|REG_M|out[0]_OTERM269 ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[6]~6 .extended_lut = "off";
defparam \CPU|mem_addr[6]~6 .lut_mask = 64'h335533550F0F0F0F;
defparam \CPU|mem_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N59
dffeas \CPU|U0|out[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|U0|out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \CPU|DP|data_in[5]~8 (
// Equation(s):
// \CPU|DP|data_in[5]~8_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( \CPU|DP|REG_C|out[5]_OTERM69  & ( ((!\CPU|DP|data_in[4]~1_combout  & ((\CPU|U1|out[5]_OTERM33 ))) # (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out[5]~DUPLICATE_q ))) # 
// (\CPU|DP|data_in[4]~2_combout ) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( \CPU|DP|REG_C|out[5]_OTERM69  & ( (!\CPU|DP|data_in[4]~1_combout  & (((\CPU|DP|data_in[4]~2_combout ) # (\CPU|U1|out[5]_OTERM33 )))) # (\CPU|DP|data_in[4]~1_combout 
//  & (\CPU|U0|out[5]~DUPLICATE_q  & ((!\CPU|DP|data_in[4]~2_combout )))) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( !\CPU|DP|REG_C|out[5]_OTERM69  & ( (!\CPU|DP|data_in[4]~1_combout  & (((\CPU|U1|out[5]_OTERM33  & 
// !\CPU|DP|data_in[4]~2_combout )))) # (\CPU|DP|data_in[4]~1_combout  & (((\CPU|DP|data_in[4]~2_combout )) # (\CPU|U0|out[5]~DUPLICATE_q ))) ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( !\CPU|DP|REG_C|out[5]_OTERM69  & ( 
// (!\CPU|DP|data_in[4]~2_combout  & ((!\CPU|DP|data_in[4]~1_combout  & ((\CPU|U1|out[5]_OTERM33 ))) # (\CPU|DP|data_in[4]~1_combout  & (\CPU|U0|out[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|U0|out[5]~DUPLICATE_q ),
	.datab(!\CPU|U1|out[5]_OTERM33 ),
	.datac(!\CPU|DP|data_in[4]~1_combout ),
	.datad(!\CPU|DP|data_in[4]~2_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[5]~8 .extended_lut = "off";
defparam \CPU|DP|data_in[5]~8 .lut_mask = 64'h3500350F35F035FF;
defparam \CPU|DP|data_in[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N20
dffeas \CPU|DP|REGFILE|U7|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[5]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U7|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U7|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U7|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux10~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux10~0_combout  = ( \CPU|DP|REGFILE|U5|out [5] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out [8] & ((\CPU|DP|REGFILE|U6|out [5]))) # (\CPU|U0|out [8] & (\CPU|DP|REGFILE|U7|out [5])) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [5] & ( \CPU|U0|out [9] & ( 
// (!\CPU|U0|out [8] & ((\CPU|DP|REGFILE|U6|out [5]))) # (\CPU|U0|out [8] & (\CPU|DP|REGFILE|U7|out [5])) ) ) ) # ( \CPU|DP|REGFILE|U5|out [5] & ( !\CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U4|out [5]) # (\CPU|U0|out [8]) ) ) ) # ( !\CPU|DP|REGFILE|U5|out [5] & ( 
// !\CPU|U0|out [9] & ( (!\CPU|U0|out [8] & \CPU|DP|REGFILE|U4|out [5]) ) ) )

	.dataa(!\CPU|DP|REGFILE|U7|out [5]),
	.datab(!\CPU|U0|out [8]),
	.datac(!\CPU|DP|REGFILE|U4|out [5]),
	.datad(!\CPU|DP|REGFILE|U6|out [5]),
	.datae(!\CPU|DP|REGFILE|U5|out [5]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux10~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \CPU|DP|REGFILE|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux10~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux10~1_combout  = ( \CPU|DP|REGFILE|U3|out [5] & ( \CPU|U0|out [9] & ( (\CPU|DP|REGFILE|U2|out [5]) # (\CPU|U0|out[8]~DUPLICATE_q ) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [5] & ( \CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & 
// \CPU|DP|REGFILE|U2|out [5]) ) ) ) # ( \CPU|DP|REGFILE|U3|out [5] & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U0|out [5]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U1|out [5])) ) ) ) # ( !\CPU|DP|REGFILE|U3|out [5] 
// & ( !\CPU|U0|out [9] & ( (!\CPU|U0|out[8]~DUPLICATE_q  & ((\CPU|DP|REGFILE|U0|out [5]))) # (\CPU|U0|out[8]~DUPLICATE_q  & (\CPU|DP|REGFILE|U1|out [5])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U1|out [5]),
	.datab(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U2|out [5]),
	.datad(!\CPU|DP|REGFILE|U0|out [5]),
	.datae(!\CPU|DP|REGFILE|U3|out [5]),
	.dataf(!\CPU|U0|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux10~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux10~1 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \CPU|DP|REGFILE|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux10~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux10~2_combout  = ( \CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux10~1_combout  & ( \CPU|DP|REGFILE|Mux10~0_combout  ) ) ) # ( !\CPU|U0|out [10] & ( \CPU|DP|REGFILE|Mux10~1_combout  ) ) # ( \CPU|U0|out [10] & ( !\CPU|DP|REGFILE|Mux10~1_combout  
// & ( \CPU|DP|REGFILE|Mux10~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|Mux10~0_combout ),
	.datae(!\CPU|U0|out [10]),
	.dataf(!\CPU|DP|REGFILE|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux10~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux10~2 .lut_mask = 64'h000000FFFFFF00FF;
defparam \CPU|DP|REGFILE|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N44
dffeas \CPU|DP|REG_A|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_A|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_A|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|REG_A|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N40
dffeas \CPU|DP|REG_M|out[5]_NEW_REG514 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REG_A|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[5]_OTERM515 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[5]_NEW_REG514 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[5]_NEW_REG514 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N40
dffeas \CPU|DP|REG_M|out[5]_NEW_REG510 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[5]_OTERM511 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[5]_NEW_REG510 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[5]_NEW_REG510 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N6
cyclonev_lcell_comb \CPU|DP|REG_M|out[5]_OTERM513~feeder (
// Equation(s):
// \CPU|DP|REG_M|out[5]_OTERM513~feeder_combout  = ( \CPU|U0|out [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U0|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_M|out[5]_OTERM513~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_M|out[5]_OTERM513~feeder .extended_lut = "off";
defparam \CPU|DP|REG_M|out[5]_OTERM513~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_M|out[5]_OTERM513~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N8
dffeas \CPU|DP|REG_M|out[5]_NEW_REG512 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_M|out[5]_OTERM513~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[5]_OTERM513 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[5]_NEW_REG512 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[5]_NEW_REG512 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N39
cyclonev_lcell_comb \CPU|DP|REG_M|out[5]_OTERM517~feeder (
// Equation(s):
// \CPU|DP|REG_M|out[5]_OTERM517~feeder_combout  = ( \CPU|DP|bin[5]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|bin[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_M|out[5]_OTERM517~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_M|out[5]_OTERM517~feeder .extended_lut = "off";
defparam \CPU|DP|REG_M|out[5]_OTERM517~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_M|out[5]_OTERM517~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N40
dffeas \CPU|DP|REG_M|out[5]_NEW_REG516 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_M|out[5]_OTERM517~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[5]_OTERM517 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[5]_NEW_REG516 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[5]_NEW_REG516 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \CPU|DP|U1|Mux10~0 (
// Equation(s):
// \CPU|DP|U1|Mux10~0_combout  = ( \CPU|DP|REG_M|out[5]_OTERM517  & ( (!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & (((\CPU|DP|REG_M|out[5]_OTERM511 )))) # (\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & (\CPU|DP|REG_M|out[5]_OTERM515  & 
// ((!\CPU|DP|REG_M|out[5]_OTERM513 )))) ) ) # ( !\CPU|DP|REG_M|out[5]_OTERM517  & ( (!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & (\CPU|DP|REG_M|out[5]_OTERM511 )) # (\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ((\CPU|DP|REG_M|out[5]_OTERM513 ))) ) )

	.dataa(!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_M|out[5]_OTERM515 ),
	.datac(!\CPU|DP|REG_M|out[5]_OTERM511 ),
	.datad(!\CPU|DP|REG_M|out[5]_OTERM513 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_M|out[5]_OTERM517 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux10~0 .lut_mask = 64'h0A5F0A5F1B0A1B0A;
defparam \CPU|DP|U1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \CPU|mem_addr[5]~5 (
// Equation(s):
// \CPU|mem_addr[5]~5_combout  = ( \CPU|FSM|WideOr0~3_combout  & ( \CPU|U1|out[5]_OTERM33  ) ) # ( !\CPU|FSM|WideOr0~3_combout  & ( \CPU|DP|U1|Mux10~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|U1|Mux10~0_combout ),
	.datad(!\CPU|U1|out[5]_OTERM33 ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[5]~5 .extended_lut = "off";
defparam \CPU|mem_addr[5]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \CPU|mem_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N0
cyclonev_lcell_comb \CPU|U0|out[4]_NEW76 (
// Equation(s):
// \CPU|U0|out[4]_OTERM77  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (\CPU|U0|out[4]_NEW76_OTERM608 ) # (\CPU|FSM|WideNor1~combout ) ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU|FSM|WideNor1~combout  & 
// \CPU|U0|out[4]_NEW76_OTERM608 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|WideNor1~combout ),
	.datad(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U0|out[4]_OTERM77 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U0|out[4]_NEW76 .extended_lut = "off";
defparam \CPU|U0|out[4]_NEW76 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|U0|out[4]_NEW76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N1
dffeas \CPU|U0|out[4]_NEW76_NEW_REG607 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U0|out[4]_OTERM77 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out[4]_NEW76_OTERM608 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[4]_NEW76_NEW_REG607 .is_wysiwyg = "true";
defparam \CPU|U0|out[4]_NEW76_NEW_REG607 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N42
cyclonev_lcell_comb \CPU|DP|data_in[4]~7 (
// Equation(s):
// \CPU|DP|data_in[4]~7_combout  = ( \CPU|DP|data_in[4]~2_combout  & ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (\CPU|DP|data_in[4]~1_combout ) # (\CPU|DP|REG_C|out[4]_OTERM63 ) ) ) ) # ( !\CPU|DP|data_in[4]~2_combout  & ( 
// \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU|DP|data_in[4]~1_combout  & (\CPU|U1|out[4]_OTERM35 )) # (\CPU|DP|data_in[4]~1_combout  & ((\CPU|U0|out[4]_NEW76_OTERM608 ))) ) ) ) # ( \CPU|DP|data_in[4]~2_combout  & ( 
// !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (\CPU|DP|REG_C|out[4]_OTERM63  & !\CPU|DP|data_in[4]~1_combout ) ) ) ) # ( !\CPU|DP|data_in[4]~2_combout  & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU|DP|data_in[4]~1_combout  & 
// (\CPU|U1|out[4]_OTERM35 )) # (\CPU|DP|data_in[4]~1_combout  & ((\CPU|U0|out[4]_NEW76_OTERM608 ))) ) ) )

	.dataa(!\CPU|U1|out[4]_OTERM35 ),
	.datab(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datac(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datad(!\CPU|DP|data_in[4]~1_combout ),
	.datae(!\CPU|DP|data_in[4]~2_combout ),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|data_in[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|data_in[4]~7 .extended_lut = "off";
defparam \CPU|DP|data_in[4]~7 .lut_mask = 64'h55330F0055330FFF;
defparam \CPU|DP|data_in[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y1_N16
dffeas \CPU|DP|REGFILE|U2|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U2|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U2|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U2|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~2_combout  = ( \CPU|DP|REGFILE|U0|out [4] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout )) # (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [4]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out 
// [4])))) ) ) # ( !\CPU|DP|REGFILE|U0|out [4] & ( (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [4]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out [4])))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [4]),
	.datad(!\CPU|DP|REGFILE|U1|out [4]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U0|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~2 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y1_N7
dffeas \CPU|DP|REGFILE|U4|out[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|data_in[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~1_combout  = ( \CPU|DP|REGFILE|U7|out [4] & ( \CPU|Mux1~0_combout  & ( (\CPU|Mux11~0_combout ) # (\CPU|DP|REGFILE|U5|out [4]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [4] & ( \CPU|Mux1~0_combout  & ( (\CPU|DP|REGFILE|U5|out [4] & 
// !\CPU|Mux11~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [4] & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out[4]~DUPLICATE_q ))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [4])) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [4] 
// & ( !\CPU|Mux1~0_combout  & ( (!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U4|out[4]~DUPLICATE_q ))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U6|out [4])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U6|out [4]),
	.datab(!\CPU|DP|REGFILE|U4|out[4]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U5|out [4]),
	.datad(!\CPU|Mux11~0_combout ),
	.datae(!\CPU|DP|REGFILE|U7|out [4]),
	.dataf(!\CPU|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~1 .lut_mask = 64'h335533550F000FFF;
defparam \CPU|DP|REGFILE|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~3 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~3_combout  = ( \CPU|DP|REGFILE|Mux27~0_combout  & ( \CPU|DP|REGFILE|Mux27~1_combout  & ( ((\CPU|DP|REGFILE|Mux27~2_combout ) # (\CPU|Mux13~0_combout )) # (\CPU|DP|REGFILE|U2|out [4]) ) ) ) # ( !\CPU|DP|REGFILE|Mux27~0_combout  & ( 
// \CPU|DP|REGFILE|Mux27~1_combout  & ( (\CPU|DP|REGFILE|Mux27~2_combout ) # (\CPU|Mux13~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux27~0_combout  & ( !\CPU|DP|REGFILE|Mux27~1_combout  & ( (!\CPU|Mux13~0_combout  & ((\CPU|DP|REGFILE|Mux27~2_combout ) # 
// (\CPU|DP|REGFILE|U2|out [4]))) ) ) ) # ( !\CPU|DP|REGFILE|Mux27~0_combout  & ( !\CPU|DP|REGFILE|Mux27~1_combout  & ( (!\CPU|Mux13~0_combout  & \CPU|DP|REGFILE|Mux27~2_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|U2|out [4]),
	.datab(!\CPU|Mux13~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux27~2_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~3 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~3 .lut_mask = 64'h0C0C4C4C3F3F7F7F;
defparam \CPU|DP|REGFILE|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N59
dffeas \CPU|DP|REG_C|out[4]_NEW_REG158 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux27~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[4]_OTERM159 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[4]_NEW_REG158 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[4]_NEW_REG158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \CPU|DP|U1|Mux11~0 (
// Equation(s):
// \CPU|DP|U1|Mux11~0_combout  = ( \CPU|U0|out [11] & ( !\CPU|DP|bin[4]~3_combout  ) ) # ( !\CPU|U0|out [11] & ( (\CPU|DP|REG_A|out [4] & \CPU|DP|bin[4]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_A|out [4]),
	.datad(!\CPU|DP|bin[4]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|U0|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux11~0 .lut_mask = 64'h000F000FFF00FF00;
defparam \CPU|DP|U1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N35
dffeas \CPU|DP|REG_C|out[4]_OTERM161_NEW_REG238 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[4]_OTERM161_OTERM239 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[4]_OTERM161_NEW_REG238 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[4]_OTERM161_NEW_REG238 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N16
dffeas \CPU|DP|REG_C|out[4]_OTERM161_NEW_REG236 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[4]_OTERM161_OTERM237 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[4]_OTERM161_NEW_REG236 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[4]_OTERM161_NEW_REG236 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \CPU|DP|U1|Mux11~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux11~1_Duplicate_3  = ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[4]_OTERM161_OTERM239  ) ) # ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[4]_OTERM161_OTERM237  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[4]_OTERM161_OTERM239 ),
	.datad(!\CPU|DP|REG_C|out[4]_OTERM161_OTERM237 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux11~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux11~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux11~1_Duplicate .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|DP|U1|Mux11~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N3
cyclonev_lcell_comb \CPU|DP|REG_C|out[4]_NEW62 (
// Equation(s):
// \CPU|DP|REG_C|out[4]_OTERM63  = ( \CPU|DP|REG_C|out[4]_OTERM159  & ( \CPU|DP|U1|Mux11~1_Duplicate_3  & ( (\CPU|DP|REG_C|out[4]_OTERM157 ) # (\CPU|DP|REG_C|out[15]_OTERM97 ) ) ) ) # ( !\CPU|DP|REG_C|out[4]_OTERM159  & ( \CPU|DP|U1|Mux11~1_Duplicate_3  & ( 
// (!\CPU|DP|REG_C|out[15]_OTERM97  & ((\CPU|DP|REG_C|out[4]_OTERM157 ))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (\CPU|DP|REG_C|out[15]_OTERM95 )) ) ) ) # ( \CPU|DP|REG_C|out[4]_OTERM159  & ( !\CPU|DP|U1|Mux11~1_Duplicate_3  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  
// & ((\CPU|DP|REG_C|out[4]_OTERM157 ))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (!\CPU|DP|REG_C|out[15]_OTERM95 )) ) ) ) # ( !\CPU|DP|REG_C|out[4]_OTERM159  & ( !\CPU|DP|U1|Mux11~1_Duplicate_3  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & 
// \CPU|DP|REG_C|out[4]_OTERM157 ) ) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datab(!\CPU|DP|REG_C|out[15]_OTERM95 ),
	.datac(!\CPU|DP|REG_C|out[4]_OTERM157 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[4]_OTERM159 ),
	.dataf(!\CPU|DP|U1|Mux11~1_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[4]_OTERM63 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[4]_NEW62 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[4]_NEW62 .lut_mask = 64'h0A0A4E4E1B1B5F5F;
defparam \CPU|DP|REG_C|out[4]_NEW62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N57
cyclonev_lcell_comb \CPU|Mux6~0 (
// Equation(s):
// \CPU|Mux6~0_combout  = ( \CPU|Add6~17_sumout  & ( \CPU|Add0~17_sumout  & ( (!\CPU|FSM|WideOr11~0_combout ) # ((!\CPU|FSM|vsel[3]~0_combout ) # ((\CPU|FSM|WideOr12~0_combout ) # (\CPU|DP|REG_C|out[4]_OTERM63 ))) ) ) ) # ( !\CPU|Add6~17_sumout  & ( 
// \CPU|Add0~17_sumout  & ( ((\CPU|FSM|WideOr11~0_combout  & (\CPU|FSM|vsel[3]~0_combout  & \CPU|DP|REG_C|out[4]_OTERM63 ))) # (\CPU|FSM|WideOr12~0_combout ) ) ) ) # ( \CPU|Add6~17_sumout  & ( !\CPU|Add0~17_sumout  & ( (!\CPU|FSM|WideOr12~0_combout  & 
// ((!\CPU|FSM|WideOr11~0_combout ) # ((!\CPU|FSM|vsel[3]~0_combout ) # (\CPU|DP|REG_C|out[4]_OTERM63 )))) ) ) ) # ( !\CPU|Add6~17_sumout  & ( !\CPU|Add0~17_sumout  & ( (\CPU|FSM|WideOr11~0_combout  & (\CPU|FSM|vsel[3]~0_combout  & 
// (\CPU|DP|REG_C|out[4]_OTERM63  & !\CPU|FSM|WideOr12~0_combout ))) ) ) )

	.dataa(!\CPU|FSM|WideOr11~0_combout ),
	.datab(!\CPU|FSM|vsel[3]~0_combout ),
	.datac(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datad(!\CPU|FSM|WideOr12~0_combout ),
	.datae(!\CPU|Add6~17_sumout ),
	.dataf(!\CPU|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux6~0 .extended_lut = "off";
defparam \CPU|Mux6~0 .lut_mask = 64'h0100EF0001FFEFFF;
defparam \CPU|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N58
dffeas \CPU|U1|out[4]_NEW_REG342 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[4]_OTERM343 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[4]_NEW_REG342 .is_wysiwyg = "true";
defparam \CPU|U1|out[4]_NEW_REG342 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \CPU|U1|out[4]_NEW34_RESYN688 (
// Equation(s):
// \CPU|U1|out[4]_NEW34_RESYN688_BDD689  = ( \CPU|U1|out[4]_OTERM343  & ( !\CPU|U1|out[8]_OTERM323  ) )

	.dataa(gnd),
	.datab(!\CPU|U1|out[8]_OTERM323 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U1|out[4]_OTERM343 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[4]_NEW34_RESYN688_BDD689 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[4]_NEW34_RESYN688 .extended_lut = "off";
defparam \CPU|U1|out[4]_NEW34_RESYN688 .lut_mask = 64'h00000000CCCCCCCC;
defparam \CPU|U1|out[4]_NEW34_RESYN688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \CPU|U1|out[4]_NEW34 (
// Equation(s):
// \CPU|U1|out[4]_OTERM35  = ( \CPU|U1|out[4]_OTERM341  & ( \CPU|U1|out[4]_NEW34_RESYN688_BDD689  ) ) # ( !\CPU|U1|out[4]_OTERM341  & ( \CPU|U1|out[4]_NEW34_RESYN688_BDD689  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & 
// (((!\CPU|U1|out[8]~2_OTERM557_OTERM584  & \CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & (!\CPU|U1|out[8]~2_OTERM557_OTERM584  & 
// ((\CPU|U1|out[8]~2_OTERM557_OTERM588 )))) ) ) ) # ( \CPU|U1|out[4]_OTERM341  & ( !\CPU|U1|out[4]_NEW34_RESYN688_BDD689  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & (!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q  & 
// ((!\CPU|U1|out[8]~2_OTERM557_OTERM588 ) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q  & (((!\CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 ))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM586DUPLICATE_q ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM584 ),
	.datac(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datad(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datae(!\CPU|U1|out[4]_OTERM341 ),
	.dataf(!\CPU|U1|out[4]_NEW34_RESYN688_BDD689 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[4]_OTERM35 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[4]_NEW34 .extended_lut = "off";
defparam \CPU|U1|out[4]_NEW34 .lut_mask = 64'h0000F5310ACEFFFF;
defparam \CPU|U1|out[4]_NEW34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N57
cyclonev_lcell_comb \CPU|DP|REG_M|out[4]_OTERM480~feeder (
// Equation(s):
// \CPU|DP|REG_M|out[4]_OTERM480~feeder_combout  = ( \CPU|DP|U1|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_M|out[4]_OTERM480~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_M|out[4]_OTERM480~feeder .extended_lut = "off";
defparam \CPU|DP|REG_M|out[4]_OTERM480~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_M|out[4]_OTERM480~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N58
dffeas \CPU|DP|REG_M|out[4]_NEW_REG479 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_M|out[4]_OTERM480~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[4]_OTERM480 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[4]_NEW_REG479 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[4]_NEW_REG479 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N12
cyclonev_lcell_comb \CPU|DP|REG_M|out[4]_OTERM482~feeder (
// Equation(s):
// \CPU|DP|REG_M|out[4]_OTERM482~feeder_combout  = ( \CPU|DP|U1|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_M|out[4]_OTERM482~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_M|out[4]_OTERM482~feeder .extended_lut = "off";
defparam \CPU|DP|REG_M|out[4]_OTERM482~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_M|out[4]_OTERM482~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N13
dffeas \CPU|DP|REG_M|out[4]_NEW_REG481 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_M|out[4]_OTERM482~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[4]_OTERM482 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[4]_NEW_REG481 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[4]_NEW_REG481 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N39
cyclonev_lcell_comb \CPU|mem_addr[4]~4 (
// Equation(s):
// \CPU|mem_addr[4]~4_combout  = ( \CPU|FSM|WideOr0~3_combout  & ( \CPU|U1|out[4]_OTERM35  ) ) # ( !\CPU|FSM|WideOr0~3_combout  & ( (!\CPU|DP|REG_M|out[0]_OTERM269  & (\CPU|DP|REG_M|out[4]_OTERM480 )) # (\CPU|DP|REG_M|out[0]_OTERM269  & 
// ((\CPU|DP|REG_M|out[4]_OTERM482 ))) ) )

	.dataa(!\CPU|DP|REG_M|out[0]_OTERM269 ),
	.datab(!\CPU|U1|out[4]_OTERM35 ),
	.datac(!\CPU|DP|REG_M|out[4]_OTERM480 ),
	.datad(!\CPU|DP|REG_M|out[4]_OTERM482 ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[4]~4 .extended_lut = "off";
defparam \CPU|mem_addr[4]~4 .lut_mask = 64'h0A5F0A5F33333333;
defparam \CPU|mem_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N14
dffeas \CPU|U0|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[2] .is_wysiwyg = "true";
defparam \CPU|U0|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N12
cyclonev_lcell_comb \CPU|Mux13~0 (
// Equation(s):
// \CPU|Mux13~0_combout  = ( \CPU|FSM|WideOr13~0_combout  & ( (!\CPU|U0|out[13]~DUPLICATE_q  & ((!\CPU|FSM|WideOr13~1_combout  & (\CPU|U0|out [2])) # (\CPU|FSM|WideOr13~1_combout  & ((\CPU|U0|out [7]))))) # (\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|U0|out [2])) 
// ) ) # ( !\CPU|FSM|WideOr13~0_combout  & ( \CPU|U0|out [2] ) )

	.dataa(!\CPU|U0|out [2]),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [7]),
	.datad(!\CPU|FSM|WideOr13~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux13~0 .extended_lut = "off";
defparam \CPU|Mux13~0 .lut_mask = 64'h55555555551D551D;
defparam \CPU|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~1_combout  = ( \CPU|DP|REGFILE|U0|out [3] & ( (!\CPU|Mux1~0_combout  & (!\CPU|Mux11~0_combout )) # (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [3]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out 
// [3])))) ) ) # ( !\CPU|DP|REGFILE|U0|out [3] & ( (\CPU|Mux1~0_combout  & ((!\CPU|Mux11~0_combout  & ((\CPU|DP|REGFILE|U1|out [3]))) # (\CPU|Mux11~0_combout  & (\CPU|DP|REGFILE|U3|out [3])))) ) )

	.dataa(!\CPU|Mux1~0_combout ),
	.datab(!\CPU|Mux11~0_combout ),
	.datac(!\CPU|DP|REGFILE|U3|out [3]),
	.datad(!\CPU|DP|REGFILE|U1|out [3]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|U0|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~1 .lut_mask = 64'h0145014589CD89CD;
defparam \CPU|DP|REGFILE|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N28
dffeas \CPU|DP|REGFILE|U4|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|U4|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|load[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|U4|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|U4|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|U4|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~0_combout  = ( \CPU|DP|REGFILE|U7|out [3] & ( \CPU|Mux11~0_combout  & ( (\CPU|Mux1~0_combout ) # (\CPU|DP|REGFILE|U6|out [3]) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [3] & ( \CPU|Mux11~0_combout  & ( (\CPU|DP|REGFILE|U6|out [3] & 
// !\CPU|Mux1~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|U7|out [3] & ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out[3]~DUPLICATE_q ))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [3])) ) ) ) # ( !\CPU|DP|REGFILE|U7|out [3] & 
// ( !\CPU|Mux11~0_combout  & ( (!\CPU|Mux1~0_combout  & ((\CPU|DP|REGFILE|U4|out[3]~DUPLICATE_q ))) # (\CPU|Mux1~0_combout  & (\CPU|DP|REGFILE|U5|out [3])) ) ) )

	.dataa(!\CPU|DP|REGFILE|U5|out [3]),
	.datab(!\CPU|DP|REGFILE|U4|out[3]~DUPLICATE_q ),
	.datac(!\CPU|DP|REGFILE|U6|out [3]),
	.datad(!\CPU|Mux1~0_combout ),
	.datae(!\CPU|DP|REGFILE|U7|out [3]),
	.dataf(!\CPU|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~0 .lut_mask = 64'h335533550F000FFF;
defparam \CPU|DP|REGFILE|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~2_combout  = ( \CPU|DP|REGFILE|Mux28~0_combout  & ( (((\CPU|DP|REGFILE|Mux27~0_combout  & \CPU|DP|REGFILE|U2|out [3])) # (\CPU|DP|REGFILE|Mux28~1_combout )) # (\CPU|Mux13~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux28~0_combout  & ( 
// (!\CPU|Mux13~0_combout  & (((\CPU|DP|REGFILE|Mux27~0_combout  & \CPU|DP|REGFILE|U2|out [3])) # (\CPU|DP|REGFILE|Mux28~1_combout ))) ) )

	.dataa(!\CPU|Mux13~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux28~1_combout ),
	.datad(!\CPU|DP|REGFILE|U2|out [3]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~2 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \CPU|DP|REGFILE|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N15
cyclonev_lcell_comb \CPU|DP|REG_B|out[3]_NEW86 (
// Equation(s):
// \CPU|DP|REG_B|out[3]_OTERM87  = ( \CPU|DP|REGFILE|Mux28~2_combout  & ( (\CPU|DP|REG_B|out [3]) # (\CPU|FSM|WideOr14~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( (!\CPU|FSM|WideOr14~0_combout  & \CPU|DP|REG_B|out [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|WideOr14~0_combout ),
	.datad(!\CPU|DP|REG_B|out [3]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_B|out[3]_OTERM87 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_B|out[3]_NEW86 .extended_lut = "off";
defparam \CPU|DP|REG_B|out[3]_NEW86 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REG_B|out[3]_NEW86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N16
dffeas \CPU|DP|REG_B|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_B|out[3]_OTERM87 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_B|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_B|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_B|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N48
cyclonev_lcell_comb \CPU|DP|bin[3]~2 (
// Equation(s):
// \CPU|DP|bin[3]~2_combout  = ( \CPU|U0|out[3]~DUPLICATE_q  & ( \CPU|FSM|WideOr9~1_combout  ) ) # ( \CPU|U0|out[3]~DUPLICATE_q  & ( !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[4]_NEW76_OTERM608  & (\CPU|DP|REG_B|out [2])) # (\CPU|U0|out[4]_NEW76_OTERM608 
//  & ((\CPU|DP|REG_B|out [4]))) ) ) ) # ( !\CPU|U0|out[3]~DUPLICATE_q  & ( !\CPU|FSM|WideOr9~1_combout  & ( (!\CPU|U0|out[4]_NEW76_OTERM608  & (\CPU|DP|REG_B|out[3]~DUPLICATE_q )) # (\CPU|U0|out[4]_NEW76_OTERM608  & ((\CPU|DP|REG_B|out [4]))) ) ) )

	.dataa(!\CPU|DP|REG_B|out[3]~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_B|out [2]),
	.datac(!\CPU|U0|out[4]_NEW76_OTERM608 ),
	.datad(!\CPU|DP|REG_B|out [4]),
	.datae(!\CPU|U0|out[3]~DUPLICATE_q ),
	.dataf(!\CPU|FSM|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[3]~2 .extended_lut = "off";
defparam \CPU|DP|bin[3]~2 .lut_mask = 64'h505F303F0000FFFF;
defparam \CPU|DP|bin[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y3_N29
dffeas \CPU|DP|REG_M|out[3]_NEW_REG532 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|bin[3]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[3]_OTERM533 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[3]_NEW_REG532 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[3]_NEW_REG532 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N44
dffeas \CPU|DP|REG_M|out[3]_NEW_REG530 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REG_A|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[3]_OTERM531 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[3]_NEW_REG530 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[3]_NEW_REG530 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N10
dffeas \CPU|DP|REG_M|out[3]_NEW_REG528 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[3]_OTERM529 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[3]_NEW_REG528 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[3]_NEW_REG528 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N33
cyclonev_lcell_comb \CPU|DP|U1|Mux12~0 (
// Equation(s):
// \CPU|DP|U1|Mux12~0_combout  = ( \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ( \CPU|DP|REG_M|out[3]_OTERM529  & ( (!\CPU|DP|REG_M|out[3]_OTERM533  & ((\CPU|DP|REG_M|out[5]_OTERM513 ))) # (\CPU|DP|REG_M|out[3]_OTERM533  & (\CPU|DP|REG_M|out[3]_OTERM531  & 
// !\CPU|DP|REG_M|out[5]_OTERM513 )) ) ) ) # ( !\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ( \CPU|DP|REG_M|out[3]_OTERM529  ) ) # ( \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ( !\CPU|DP|REG_M|out[3]_OTERM529  & ( (!\CPU|DP|REG_M|out[3]_OTERM533  & 
// ((\CPU|DP|REG_M|out[5]_OTERM513 ))) # (\CPU|DP|REG_M|out[3]_OTERM533  & (\CPU|DP|REG_M|out[3]_OTERM531  & !\CPU|DP|REG_M|out[5]_OTERM513 )) ) ) )

	.dataa(!\CPU|DP|REG_M|out[3]_OTERM533 ),
	.datab(!\CPU|DP|REG_M|out[3]_OTERM531 ),
	.datac(!\CPU|DP|REG_M|out[5]_OTERM513 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ),
	.dataf(!\CPU|DP|REG_M|out[3]_OTERM529 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux12~0 .lut_mask = 64'h00001A1AFFFF1A1A;
defparam \CPU|DP|U1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N57
cyclonev_lcell_comb \CPU|mem_addr[3]~3 (
// Equation(s):
// \CPU|mem_addr[3]~3_combout  = ( \CPU|FSM|WideOr0~3_combout  & ( \CPU|U1|out[3]_OTERM37  ) ) # ( !\CPU|FSM|WideOr0~3_combout  & ( \CPU|DP|U1|Mux12~0_combout  ) )

	.dataa(!\CPU|DP|U1|Mux12~0_combout ),
	.datab(gnd),
	.datac(!\CPU|U1|out[3]_OTERM37 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[3]~3 .extended_lut = "off";
defparam \CPU|mem_addr[3]~3 .lut_mask = 64'h555555550F0F0F0F;
defparam \CPU|mem_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N54
cyclonev_lcell_comb \CPU|U0|out[3]_NEW82 (
// Equation(s):
// \CPU|U0|out[3]_OTERM83  = (!\CPU|FSM|WideNor1~combout  & (\CPU|U0|out [3])) # (\CPU|FSM|WideNor1~combout  & ((\MEM|mem_rtl_0|auto_generated|ram_block1a3 )))

	.dataa(!\CPU|U0|out [3]),
	.datab(gnd),
	.datac(!\MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\CPU|FSM|WideNor1~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U0|out[3]_OTERM83 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U0|out[3]_NEW82 .extended_lut = "off";
defparam \CPU|U0|out[3]_NEW82 .lut_mask = 64'h550F550F550F550F;
defparam \CPU|U0|out[3]_NEW82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N56
dffeas \CPU|U0|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U0|out[3]_OTERM83 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[3] .is_wysiwyg = "true";
defparam \CPU|U0|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N57
cyclonev_lcell_comb \CPU|DP|bin[2]~16 (
// Equation(s):
// \CPU|DP|bin[2]~16_combout  = ( \CPU|DP|REG_B|out[3]~DUPLICATE_q  & ( ((!\CPU|U0|out [3] & ((\CPU|DP|REG_B|out [2]))) # (\CPU|U0|out [3] & (\CPU|DP|REG_B|out [1]))) # (\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q ) ) ) # ( !\CPU|DP|REG_B|out[3]~DUPLICATE_q  & 
// ( (!\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q  & ((!\CPU|U0|out [3] & ((\CPU|DP|REG_B|out [2]))) # (\CPU|U0|out [3] & (\CPU|DP|REG_B|out [1])))) ) )

	.dataa(!\CPU|U0|out [3]),
	.datab(!\CPU|DP|REG_B|out [1]),
	.datac(!\CPU|DP|REG_B|out [2]),
	.datad(!\CPU|U0|out[4]_NEW76_OTERM608~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_B|out[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[2]~16 .extended_lut = "off";
defparam \CPU|DP|bin[2]~16 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \CPU|DP|bin[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N24
cyclonev_lcell_comb \CPU|DP|bin[2]~1 (
// Equation(s):
// \CPU|DP|bin[2]~1_combout  = ( \CPU|U0|out [2] & ( ((!\CPU|FSM|state [1] & (\CPU|FSM|WideOr9~0_combout  & \CPU|FSM|state [2]))) # (\CPU|DP|bin[2]~16_combout ) ) ) # ( !\CPU|U0|out [2] & ( (\CPU|DP|bin[2]~16_combout  & (((!\CPU|FSM|WideOr9~0_combout ) # 
// (!\CPU|FSM|state [2])) # (\CPU|FSM|state [1]))) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|FSM|WideOr9~0_combout ),
	.datac(!\CPU|FSM|state [2]),
	.datad(!\CPU|DP|bin[2]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|U0|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|bin[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|bin[2]~1 .extended_lut = "off";
defparam \CPU|DP|bin[2]~1 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \CPU|DP|bin[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N22
dffeas \CPU|DP|REG_M|out[2]_NEW_REG483 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[2]_OTERM484 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[2]_NEW_REG483 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[2]_NEW_REG483 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N13
dffeas \CPU|DP|REG_M|out[2]_NEW_REG485 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[2]_OTERM486 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[2]_NEW_REG485 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[2]_NEW_REG485 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N3
cyclonev_lcell_comb \CPU|mem_addr[2]~2 (
// Equation(s):
// \CPU|mem_addr[2]~2_combout  = ( \CPU|DP|REG_M|out[0]_OTERM269  & ( (!\CPU|FSM|WideOr0~3_combout  & ((\CPU|DP|REG_M|out[2]_OTERM486 ))) # (\CPU|FSM|WideOr0~3_combout  & (\CPU|U1|out[2]_OTERM39 )) ) ) # ( !\CPU|DP|REG_M|out[0]_OTERM269  & ( 
// (!\CPU|FSM|WideOr0~3_combout  & (\CPU|DP|REG_M|out[2]_OTERM484 )) # (\CPU|FSM|WideOr0~3_combout  & ((\CPU|U1|out[2]_OTERM39 ))) ) )

	.dataa(!\CPU|DP|REG_M|out[2]_OTERM484 ),
	.datab(!\CPU|FSM|WideOr0~3_combout ),
	.datac(!\CPU|U1|out[2]_OTERM39 ),
	.datad(!\CPU|DP|REG_M|out[2]_OTERM486 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_M|out[0]_OTERM269 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[2]~2 .extended_lut = "off";
defparam \CPU|mem_addr[2]~2 .lut_mask = 64'h4747474703CF03CF;
defparam \CPU|mem_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N23
dffeas \CPU|U0|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[15] .is_wysiwyg = "true";
defparam \CPU|U0|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N45
cyclonev_lcell_comb \CPU|FSM|WideOr9~1 (
// Equation(s):
// \CPU|FSM|WideOr9~1_combout  = ( \CPU|U0|out [14] & ( \CPU|FSM|state [2] & ( (!\CPU|FSM|state [1] & (!\CPU|FSM|state [0] & (\CPU|U0|out[13]~DUPLICATE_q  & !\CPU|U0|out [15]))) ) ) ) # ( !\CPU|U0|out [14] & ( \CPU|FSM|state [2] & ( (!\CPU|FSM|state [1] & 
// (!\CPU|FSM|state [0] & (!\CPU|U0|out[13]~DUPLICATE_q  & \CPU|U0|out [15]))) ) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|FSM|state [0]),
	.datac(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datad(!\CPU|U0|out [15]),
	.datae(!\CPU|U0|out [14]),
	.dataf(!\CPU|FSM|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr9~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr9~1 .lut_mask = 64'h0000000000800800;
defparam \CPU|FSM|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N52
dffeas \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|U0|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N10
dffeas \CPU|DP|REG_M|out[1]_NEW_REG536 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[1]_OTERM537 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[1]_NEW_REG536 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[1]_NEW_REG536 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N53
dffeas \CPU|DP|REG_M|out[1]_NEW_REG534 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[1]_OTERM535 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[1]_NEW_REG534 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[1]_NEW_REG534 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N15
cyclonev_lcell_comb \CPU|mem_addr[1]~1 (
// Equation(s):
// \CPU|mem_addr[1]~1_combout  = ( \CPU|FSM|WideOr0~3_combout  & ( \CPU|U1|out[1]_OTERM41  ) ) # ( !\CPU|FSM|WideOr0~3_combout  & ( (!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ((\CPU|DP|REG_M|out[1]_OTERM535 ))) # 
// (\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & (\CPU|DP|REG_M|out[1]_OTERM537 )) ) )

	.dataa(!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_M|out[1]_OTERM537 ),
	.datac(!\CPU|U1|out[1]_OTERM41 ),
	.datad(!\CPU|DP|REG_M|out[1]_OTERM535 ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[1]~1 .extended_lut = "off";
defparam \CPU|mem_addr[1]~1 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \CPU|mem_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N17
dffeas \CPU|U0|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[14] .is_wysiwyg = "true";
defparam \CPU|U0|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \CPU|FSM|Decoder0~0 (
// Equation(s):
// \CPU|FSM|Decoder0~0_combout  = ( \CPU|FSM|Equal2~0_combout  & ( !\CPU|U0|out [12] & ( (\CPU|U0|out [15] & (\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|U0|out [11] & !\CPU|U0|out [14]))) ) ) )

	.dataa(!\CPU|U0|out [15]),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [11]),
	.datad(!\CPU|U0|out [14]),
	.datae(!\CPU|FSM|Equal2~0_combout ),
	.dataf(!\CPU|U0|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|Decoder0~0 .extended_lut = "off";
defparam \CPU|FSM|Decoder0~0 .lut_mask = 64'h0000010000000000;
defparam \CPU|FSM|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N20
dffeas \CPU|DP|REG_S|out[2]_NEW_REG459 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[2]_OTERM460 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[2]_NEW_REG459 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[2]_NEW_REG459 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N14
dffeas \CPU|DP|REG_S|out[1]_NEW_REG20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|U0|out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[1]_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[1]_NEW_REG20 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[1]_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N52
dffeas \CPU|DP|REG_S|out[1]_NEW_REG16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[1]_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[1]_NEW_REG16 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[1]_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N15
cyclonev_lcell_comb \CPU|DP|U1|Mux0~1 (
// Equation(s):
// \CPU|DP|U1|Mux0~1_combout  = ( \CPU|DP|REG_S|out[1]_OTERM17  & ( (!\CPU|DP|REG_S|out[1]_OTERM21 ) # (\CPU|DP|REG_S|out[2]_OTERM460 ) ) ) # ( !\CPU|DP|REG_S|out[1]_OTERM17  & ( (\CPU|DP|REG_S|out[2]_OTERM460  & \CPU|DP|REG_S|out[1]_OTERM21 ) ) )

	.dataa(!\CPU|DP|REG_S|out[2]_OTERM460 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|REG_S|out[1]_OTERM21 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_S|out[1]_OTERM17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux0~1 .extended_lut = "off";
defparam \CPU|DP|U1|Mux0~1 .lut_mask = 64'h00550055FF55FF55;
defparam \CPU|DP|U1|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N48
cyclonev_lcell_comb \CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder (
// Equation(s):
// \CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder_combout  = ( \CPU|DP|ain[15]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|ain[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder .extended_lut = "off";
defparam \CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N49
dffeas \CPU|DP|U1|status[1]_OTERM265_NEW_REG368 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|status[1]_OTERM265_OTERM369~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|status[1]_OTERM265_OTERM369 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|status[1]_OTERM265_NEW_REG368 .is_wysiwyg = "true";
defparam \CPU|DP|U1|status[1]_OTERM265_NEW_REG368 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N47
dffeas \CPU|DP|U1|status[1]_OTERM265_NEW_REG366 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|U0|out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|status[1]_OTERM265_OTERM367 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|status[1]_OTERM265_NEW_REG366 .is_wysiwyg = "true";
defparam \CPU|DP|U1|status[1]_OTERM265_NEW_REG366 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y3_N31
dffeas \CPU|DP|U1|status[1]_OTERM265_NEW_REG370 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|bin[15]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|status[1]_OTERM265_OTERM371 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|status[1]_OTERM265_NEW_REG370 .is_wysiwyg = "true";
defparam \CPU|DP|U1|status[1]_OTERM265_NEW_REG370 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N24
cyclonev_lcell_comb \CPU|DP|U1|status[1] (
// Equation(s):
// \CPU|DP|U1|status [1] = ( \CPU|DP|U1|status[1]_OTERM265_OTERM371  & ( (!\CPU|DP|U1|status[1]_OTERM265_OTERM369  & (!\CPU|DP|REG_S|out[1]_OTERM21  & \CPU|DP|REG_S|out[1]_OTERM17 )) ) ) # ( !\CPU|DP|U1|status[1]_OTERM265_OTERM371  & ( 
// (\CPU|DP|U1|status[1]_OTERM265_OTERM369  & ((!\CPU|DP|REG_S|out[1]_OTERM21  & (!\CPU|DP|REG_S|out[1]_OTERM17 )) # (\CPU|DP|REG_S|out[1]_OTERM21  & ((!\CPU|DP|U1|status[1]_OTERM265_OTERM367 ))))) ) )

	.dataa(!\CPU|DP|U1|status[1]_OTERM265_OTERM369 ),
	.datab(!\CPU|DP|REG_S|out[1]_OTERM21 ),
	.datac(!\CPU|DP|REG_S|out[1]_OTERM17 ),
	.datad(!\CPU|DP|U1|status[1]_OTERM265_OTERM367 ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|status[1]_OTERM265_OTERM371 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|status [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|status[1] .extended_lut = "off";
defparam \CPU|DP|U1|status[1] .lut_mask = 64'h5140514008080808;
defparam \CPU|DP|U1|status[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y2_N6
cyclonev_lcell_comb \CPU|DP|U1|Equal0~5 (
// Equation(s):
// \CPU|DP|U1|Equal0~5_combout  = ( !\CPU|DP|U1|Mux2~0_combout  & ( \CPU|DP|bin[3]~2_combout  & ( (!\CPU|DP|REG_A|out [3]) # (\CPU|U0|out [11]) ) ) ) # ( !\CPU|DP|U1|Mux2~0_combout  & ( !\CPU|DP|bin[3]~2_combout  & ( !\CPU|U0|out [11] ) ) )

	.dataa(!\CPU|DP|REG_A|out [3]),
	.datab(gnd),
	.datac(!\CPU|U0|out [11]),
	.datad(gnd),
	.datae(!\CPU|DP|U1|Mux2~0_combout ),
	.dataf(!\CPU|DP|bin[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~5 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~5 .lut_mask = 64'hF0F00000AFAF0000;
defparam \CPU|DP|U1|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y2_N7
dffeas \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG629 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Equal0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~2_OTERM600_OTERM630 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG629 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG629 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N32
dffeas \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG627 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~2_OTERM600_OTERM628 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG627 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG627 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N14
dffeas \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG621 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~2_OTERM600_OTERM622 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG621 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG621 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N17
dffeas \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG623 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~2_OTERM600_OTERM624 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG623 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG623 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N27
cyclonev_lcell_comb \CPU|U0|out[12]_RTM0619 (
// Equation(s):
// \CPU|U0|out[12]_RTM0619~combout  = !\CPU|U0|out [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U0|out[12]_RTM0619~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U0|out[12]_RTM0619 .extended_lut = "off";
defparam \CPU|U0|out[12]_RTM0619 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \CPU|U0|out[12]_RTM0619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N29
dffeas \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG617 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U0|out[12]_RTM0619~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~3_OTERM598_OTERM618 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG617 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG617 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N43
dffeas \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG625 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~2_OTERM600_OTERM626 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG625 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~2_OTERM600_NEW_REG625 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N3
cyclonev_lcell_comb \CPU|DP|U1|Equal0~2 (
// Equation(s):
// \CPU|DP|U1|Equal0~2_combout  = ( !\CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & ( \CPU|DP|U1|Equal0~2_OTERM600_OTERM626  & ( (\CPU|DP|U1|Equal0~2_OTERM600_OTERM630  & !\CPU|DP|U1|Equal0~2_OTERM600_OTERM628 ) ) ) ) # ( \CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & ( 
// !\CPU|DP|U1|Equal0~2_OTERM600_OTERM626  & ( (!\CPU|DP|U1|Equal0~2_OTERM600_OTERM622  & !\CPU|DP|U1|Equal0~2_OTERM600_OTERM624 ) ) ) ) # ( !\CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & ( !\CPU|DP|U1|Equal0~2_OTERM600_OTERM626  & ( 
// (\CPU|DP|U1|Equal0~2_OTERM600_OTERM630  & !\CPU|DP|U1|Equal0~2_OTERM600_OTERM628 ) ) ) )

	.dataa(!\CPU|DP|U1|Equal0~2_OTERM600_OTERM630 ),
	.datab(!\CPU|DP|U1|Equal0~2_OTERM600_OTERM628 ),
	.datac(!\CPU|DP|U1|Equal0~2_OTERM600_OTERM622 ),
	.datad(!\CPU|DP|U1|Equal0~2_OTERM600_OTERM624 ),
	.datae(!\CPU|DP|U1|Equal0~3_OTERM598_OTERM618 ),
	.dataf(!\CPU|DP|U1|Equal0~2_OTERM600_OTERM626 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~2 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~2 .lut_mask = 64'h4444F00044440000;
defparam \CPU|DP|U1|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N4
dffeas \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG644 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~0_OTERM596_OTERM645 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG644 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG644 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N28
dffeas \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG642 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~0_OTERM596_OTERM643 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG642 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N18
cyclonev_lcell_comb \CPU|DP|U1|Add0~29_RTM0650 (
// Equation(s):
// \CPU|DP|U1|Add0~29_RTM0650_combout  = ( !\CPU|DP|U1|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Add0~29_RTM0650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~29_RTM0650 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~29_RTM0650 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CPU|DP|U1|Add0~29_RTM0650 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N20
dffeas \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG648 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~29_RTM0650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~0_OTERM596_OTERM649 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG648 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG648 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y2_N39
cyclonev_lcell_comb \CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder (
// Equation(s):
// \CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder_combout  = ( \CPU|DP|U1|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y2_N40
dffeas \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG646 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Equal0~0_OTERM596_OTERM647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~0_OTERM596_OTERM647 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG646 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~0_OTERM596_NEW_REG646 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N42
cyclonev_lcell_comb \CPU|DP|U1|Equal0~0 (
// Equation(s):
// \CPU|DP|U1|Equal0~0_combout  = ( !\CPU|DP|REG_S|out[1]_OTERM21  & ( \CPU|DP|U1|Equal0~0_OTERM596_OTERM647  & ( (!\CPU|DP|U1|Equal0~0_OTERM596_OTERM643  & \CPU|DP|U1|Equal0~0_OTERM596_OTERM649 ) ) ) ) # ( \CPU|DP|REG_S|out[1]_OTERM21  & ( 
// !\CPU|DP|U1|Equal0~0_OTERM596_OTERM647  & ( !\CPU|DP|U1|Equal0~0_OTERM596_OTERM645  ) ) ) # ( !\CPU|DP|REG_S|out[1]_OTERM21  & ( !\CPU|DP|U1|Equal0~0_OTERM596_OTERM647  & ( (!\CPU|DP|U1|Equal0~0_OTERM596_OTERM643  & \CPU|DP|U1|Equal0~0_OTERM596_OTERM649 ) 
// ) ) )

	.dataa(!\CPU|DP|U1|Equal0~0_OTERM596_OTERM645 ),
	.datab(!\CPU|DP|U1|Equal0~0_OTERM596_OTERM643 ),
	.datac(!\CPU|DP|U1|Equal0~0_OTERM596_OTERM649 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_S|out[1]_OTERM21 ),
	.dataf(!\CPU|DP|U1|Equal0~0_OTERM596_OTERM647 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~0 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~0 .lut_mask = 64'h0C0CAAAA0C0C0000;
defparam \CPU|DP|U1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N23
dffeas \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG613 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~3_OTERM598_OTERM614 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG613 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG613 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N54
cyclonev_lcell_comb \CPU|DP|U1|Equal0~6 (
// Equation(s):
// \CPU|DP|U1|Equal0~6_combout  = ( \CPU|DP|bin[5]~4_combout  & ( (!\CPU|DP|U1|Mux0~0_combout  & ((!\CPU|DP|REG_A|out[5]~DUPLICATE_q ) # (\CPU|U0|out [11]))) ) ) # ( !\CPU|DP|bin[5]~4_combout  & ( (!\CPU|U0|out [11] & !\CPU|DP|U1|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|DP|REG_A|out[5]~DUPLICATE_q ),
	.datad(!\CPU|DP|U1|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|bin[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~6 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~6 .lut_mask = 64'hCC00CC00F300F300;
defparam \CPU|DP|U1|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N56
dffeas \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG615 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Equal0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~3_OTERM598_OTERM616 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG615 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG615 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N20
dffeas \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG609 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~3_OTERM598_OTERM610 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG609 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG609 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N22
dffeas \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG611 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~3_OTERM598_OTERM612 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG611 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~3_OTERM598_NEW_REG611 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N30
cyclonev_lcell_comb \CPU|DP|U1|Equal0~3 (
// Equation(s):
// \CPU|DP|U1|Equal0~3_combout  = ( \CPU|DP|U1|Equal0~3_OTERM598_OTERM612  & ( \CPU|DP|REG_S|out[1]_OTERM17  & ( (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM614  & \CPU|DP|U1|Equal0~3_OTERM598_OTERM616 )) ) ) ) # ( 
// !\CPU|DP|U1|Equal0~3_OTERM598_OTERM612  & ( \CPU|DP|REG_S|out[1]_OTERM17  & ( (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM614  & \CPU|DP|U1|Equal0~3_OTERM598_OTERM616 )) ) ) ) # ( \CPU|DP|U1|Equal0~3_OTERM598_OTERM612  & 
// ( !\CPU|DP|REG_S|out[1]_OTERM17  & ( (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM614  & \CPU|DP|U1|Equal0~3_OTERM598_OTERM616 )) ) ) ) # ( !\CPU|DP|U1|Equal0~3_OTERM598_OTERM612  & ( !\CPU|DP|REG_S|out[1]_OTERM17  & ( 
// (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & (!\CPU|DP|U1|Equal0~3_OTERM598_OTERM614  & (\CPU|DP|U1|Equal0~3_OTERM598_OTERM616 ))) # (\CPU|DP|U1|Equal0~3_OTERM598_OTERM618  & (((!\CPU|DP|U1|Equal0~3_OTERM598_OTERM610 )))) ) ) )

	.dataa(!\CPU|DP|U1|Equal0~3_OTERM598_OTERM618 ),
	.datab(!\CPU|DP|U1|Equal0~3_OTERM598_OTERM614 ),
	.datac(!\CPU|DP|U1|Equal0~3_OTERM598_OTERM616 ),
	.datad(!\CPU|DP|U1|Equal0~3_OTERM598_OTERM610 ),
	.datae(!\CPU|DP|U1|Equal0~3_OTERM598_OTERM612 ),
	.dataf(!\CPU|DP|REG_S|out[1]_OTERM17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~3 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~3 .lut_mask = 64'h5D08080808080808;
defparam \CPU|DP|U1|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N35
dffeas \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG656 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|bin[14]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Mux1~0_OTERM592_OTERM657 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG656 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG656 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y2_N40
dffeas \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG654 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REG_A|out[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Mux1~0_OTERM592_OTERM655 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG654 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG654 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N46
dffeas \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG652 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Mux1~0_OTERM592_OTERM653 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG652 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Mux1~0_OTERM592_NEW_REG652 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N6
cyclonev_lcell_comb \CPU|DP|U1|Mux1~0 (
// Equation(s):
// \CPU|DP|U1|Mux1~0_combout  = ( \CPU|DP|U1|Mux1~0_OTERM592_OTERM653  & ( (!\CPU|DP|REG_S|out[1]_OTERM21 ) # ((!\CPU|DP|U1|Mux1~0_OTERM592_OTERM657  & (\CPU|DP|U1|status[1]_OTERM265_OTERM367 )) # (\CPU|DP|U1|Mux1~0_OTERM592_OTERM657  & 
// (!\CPU|DP|U1|status[1]_OTERM265_OTERM367  & \CPU|DP|U1|Mux1~0_OTERM592_OTERM655 ))) ) ) # ( !\CPU|DP|U1|Mux1~0_OTERM592_OTERM653  & ( (\CPU|DP|REG_S|out[1]_OTERM21  & ((!\CPU|DP|U1|Mux1~0_OTERM592_OTERM657  & (\CPU|DP|U1|status[1]_OTERM265_OTERM367 )) # 
// (\CPU|DP|U1|Mux1~0_OTERM592_OTERM657  & (!\CPU|DP|U1|status[1]_OTERM265_OTERM367  & \CPU|DP|U1|Mux1~0_OTERM592_OTERM655 )))) ) )

	.dataa(!\CPU|DP|U1|Mux1~0_OTERM592_OTERM657 ),
	.datab(!\CPU|DP|U1|status[1]_OTERM265_OTERM367 ),
	.datac(!\CPU|DP|REG_S|out[1]_OTERM21 ),
	.datad(!\CPU|DP|U1|Mux1~0_OTERM592_OTERM655 ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux1~0_OTERM592_OTERM653 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux1~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux1~0 .lut_mask = 64'h02060206F2F6F2F6;
defparam \CPU|DP|U1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N7
dffeas \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG634 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~1_OTERM594_OTERM635 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG634 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG634 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N34
dffeas \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG632 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~1_OTERM594_OTERM633 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG632 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG632 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N16
dffeas \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG636 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~1_OTERM594_OTERM637 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG636 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG636 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N18
cyclonev_lcell_comb \CPU|DP|U1|Add0~37_RTM0640 (
// Equation(s):
// \CPU|DP|U1|Add0~37_RTM0640_combout  = ( !\CPU|DP|U1|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Add0~37_RTM0640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~37_RTM0640 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~37_RTM0640 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CPU|DP|U1|Add0~37_RTM0640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N19
dffeas \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG638 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~37_RTM0640_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|U1|Equal0~1_OTERM594_OTERM639 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG638 .is_wysiwyg = "true";
defparam \CPU|DP|U1|Equal0~1_OTERM594_NEW_REG638 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \CPU|DP|U1|Equal0~1 (
// Equation(s):
// \CPU|DP|U1|Equal0~1_combout  = ( \CPU|DP|REG_S|out[1]_OTERM21  & ( \CPU|DP|U1|Equal0~1_OTERM594_OTERM639  & ( (!\CPU|DP|U1|Equal0~1_OTERM594_OTERM635  & !\CPU|DP|U1|Equal0~1_OTERM594_OTERM637 ) ) ) ) # ( !\CPU|DP|REG_S|out[1]_OTERM21  & ( 
// \CPU|DP|U1|Equal0~1_OTERM594_OTERM639  & ( !\CPU|DP|U1|Equal0~1_OTERM594_OTERM633  ) ) ) # ( \CPU|DP|REG_S|out[1]_OTERM21  & ( !\CPU|DP|U1|Equal0~1_OTERM594_OTERM639  & ( (!\CPU|DP|U1|Equal0~1_OTERM594_OTERM635  & !\CPU|DP|U1|Equal0~1_OTERM594_OTERM637 ) 
// ) ) )

	.dataa(!\CPU|DP|U1|Equal0~1_OTERM594_OTERM635 ),
	.datab(!\CPU|DP|U1|Equal0~1_OTERM594_OTERM633 ),
	.datac(!\CPU|DP|U1|Equal0~1_OTERM594_OTERM637 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_S|out[1]_OTERM21 ),
	.dataf(!\CPU|DP|U1|Equal0~1_OTERM594_OTERM639 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~1 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~1 .lut_mask = 64'h0000A0A0CCCCA0A0;
defparam \CPU|DP|U1|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N2
dffeas \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG286 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[0]_OTERM1_OTERM287 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG286 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG286 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N38
dffeas \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG288 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[0]_OTERM1_OTERM289 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG288 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG288 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \CPU|DP|U1|Mux15~0 (
// Equation(s):
// \CPU|DP|U1|Mux15~0_combout  = ( \CPU|DP|ain[0]~0_combout  & ( !\CPU|U0|out [11] $ (((!\CPU|FSM|WideOr9~1_combout  & (!\CPU|DP|U0|Mux15~0_combout )) # (\CPU|FSM|WideOr9~1_combout  & ((!\CPU|U0|out [0]))))) ) ) # ( !\CPU|DP|ain[0]~0_combout  & ( 
// (\CPU|U0|out [11] & ((!\CPU|FSM|WideOr9~1_combout  & (!\CPU|DP|U0|Mux15~0_combout )) # (\CPU|FSM|WideOr9~1_combout  & ((!\CPU|U0|out [0]))))) ) )

	.dataa(!\CPU|DP|U0|Mux15~0_combout ),
	.datab(!\CPU|U0|out [11]),
	.datac(!\CPU|U0|out [0]),
	.datad(!\CPU|FSM|WideOr9~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|ain[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux15~0 .lut_mask = 64'h22302230663C663C;
defparam \CPU|DP|U1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \CPU|DP|U1|Equal0~7 (
// Equation(s):
// \CPU|DP|U1|Equal0~7_combout  = ( !\CPU|DP|U1|Mux3~0_combout  & ( (!\CPU|DP|U1|Mux15~0_combout  & (!\CPU|DP|U1|Mux13~0_combout  & (!\CPU|DP|U1|Mux4~0_combout  & !\CPU|DP|U1|Mux14~0_combout ))) ) )

	.dataa(!\CPU|DP|U1|Mux15~0_combout ),
	.datab(!\CPU|DP|U1|Mux13~0_combout ),
	.datac(!\CPU|DP|U1|Mux4~0_combout ),
	.datad(!\CPU|DP|U1|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~7 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~7 .lut_mask = 64'h8000800000000000;
defparam \CPU|DP|U1|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N55
dffeas \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG292 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Equal0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[0]_OTERM1_OTERM293 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG292 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG292 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N13
dffeas \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG284 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[0]_OTERM1_OTERM285 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG284 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG284 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N41
dffeas \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG290 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[0]_OTERM1_OTERM291 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG290 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG290 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N9
cyclonev_lcell_comb \CPU|DP|U1|Add0~1_RTM0296 (
// Equation(s):
// \CPU|DP|U1|Add0~1_RTM0296_combout  = ( !\CPU|DP|U1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Add0~1_RTM0296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Add0~1_RTM0296 .extended_lut = "off";
defparam \CPU|DP|U1|Add0~1_RTM0296 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CPU|DP|U1|Add0~1_RTM0296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y2_N11
dffeas \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG294 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|U1|Add0~1_RTM0296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|FSM|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_S|out[0]_OTERM1_OTERM295 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG294 .is_wysiwyg = "true";
defparam \CPU|DP|REG_S|out[0]_OTERM1_NEW_REG294 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N21
cyclonev_lcell_comb \CPU|DP|U1|Equal0~8_RTM0297 (
// Equation(s):
// \CPU|DP|U1|Equal0~8_RTM0297_combout  = ( !\CPU|DP|REG_S|out[0]_OTERM1_OTERM295  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_S|out[0]_OTERM1_OTERM295 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~8_RTM0297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~8_RTM0297 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~8_RTM0297 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CPU|DP|U1|Equal0~8_RTM0297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N48
cyclonev_lcell_comb \CPU|DP|U1|Equal0~8 (
// Equation(s):
// \CPU|DP|U1|Equal0~8_combout  = ( !\CPU|DP|REG_S|out[1]_OTERM21  & ( (!\CPU|DP|REG_S|out[0]_OTERM1_OTERM287  & (!\CPU|DP|REG_S|out[0]_OTERM1_OTERM289  & (!\CPU|DP|U1|Equal0~8_RTM0297_combout  & (!\CPU|DP|REG_S|out[0]_OTERM1_OTERM285  & 
// !\CPU|DP|REG_S|out[0]_OTERM1_OTERM291 )))) ) ) # ( \CPU|DP|REG_S|out[1]_OTERM21  & ( (((\CPU|DP|REG_S|out[0]_OTERM1_OTERM293 ))) ) )

	.dataa(!\CPU|DP|REG_S|out[0]_OTERM1_OTERM287 ),
	.datab(!\CPU|DP|REG_S|out[0]_OTERM1_OTERM289 ),
	.datac(!\CPU|DP|REG_S|out[0]_OTERM1_OTERM293 ),
	.datad(!\CPU|DP|REG_S|out[0]_OTERM1_OTERM285 ),
	.datae(!\CPU|DP|REG_S|out[1]_OTERM21 ),
	.dataf(!\CPU|DP|REG_S|out[0]_OTERM1_OTERM291 ),
	.datag(!\CPU|DP|U1|Equal0~8_RTM0297_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~8 .extended_lut = "on";
defparam \CPU|DP|U1|Equal0~8 .lut_mask = 64'h80000F0F00000F0F;
defparam \CPU|DP|U1|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N36
cyclonev_lcell_comb \CPU|DP|U1|Equal0~4 (
// Equation(s):
// \CPU|DP|U1|Equal0~4_combout  = ( \CPU|DP|U1|Equal0~1_combout  & ( \CPU|DP|U1|Equal0~8_combout  & ( (\CPU|DP|U1|Equal0~2_combout  & (\CPU|DP|U1|Equal0~0_combout  & (\CPU|DP|U1|Equal0~3_combout  & !\CPU|DP|U1|Mux1~0_combout ))) ) ) )

	.dataa(!\CPU|DP|U1|Equal0~2_combout ),
	.datab(!\CPU|DP|U1|Equal0~0_combout ),
	.datac(!\CPU|DP|U1|Equal0~3_combout ),
	.datad(!\CPU|DP|U1|Mux1~0_combout ),
	.datae(!\CPU|DP|U1|Equal0~1_combout ),
	.dataf(!\CPU|DP|U1|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Equal0~4 .extended_lut = "off";
defparam \CPU|DP|U1|Equal0~4 .lut_mask = 64'h0000000000000100;
defparam \CPU|DP|U1|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N30
cyclonev_lcell_comb \CPU|U1|out[8]~0 (
// Equation(s):
// \CPU|U1|out[8]~0_combout  = ( \CPU|DP|U1|status [1] & ( \CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (!\CPU|U0|out [9])) # (\CPU|U0|out[8]~DUPLICATE_q  & (!\CPU|U0|out [10] & ((!\CPU|U0|out [9]) # (!\CPU|DP|U1|Mux0~1_combout )))) ) ) ) 
// # ( !\CPU|DP|U1|status [1] & ( \CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|U0|out[8]~DUPLICATE_q  & (!\CPU|U0|out [9])) # (\CPU|U0|out[8]~DUPLICATE_q  & (!\CPU|U0|out [10] & ((!\CPU|U0|out [9]) # (\CPU|DP|U1|Mux0~1_combout )))) ) ) ) # ( \CPU|DP|U1|status [1] 
// & ( !\CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|Mux0~1_combout  & ((!\CPU|U0|out [9] & (!\CPU|U0|out[8]~DUPLICATE_q )) # (\CPU|U0|out [9] & ((!\CPU|U0|out [10]))))) # (\CPU|DP|U1|Mux0~1_combout  & (((!\CPU|U0|out[8]~DUPLICATE_q  & !\CPU|U0|out [10])))) 
// ) ) ) # ( !\CPU|DP|U1|status [1] & ( !\CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|Mux0~1_combout  & (((!\CPU|U0|out[8]~DUPLICATE_q  & !\CPU|U0|out [10])))) # (\CPU|DP|U1|Mux0~1_combout  & ((!\CPU|U0|out [9] & (!\CPU|U0|out[8]~DUPLICATE_q )) # 
// (\CPU|U0|out [9] & ((!\CPU|U0|out [10]))))) ) ) )

	.dataa(!\CPU|U0|out [9]),
	.datab(!\CPU|DP|U1|Mux0~1_combout ),
	.datac(!\CPU|U0|out[8]~DUPLICATE_q ),
	.datad(!\CPU|U0|out [10]),
	.datae(!\CPU|DP|U1|status [1]),
	.dataf(!\CPU|DP|U1|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[8]~0 .extended_lut = "off";
defparam \CPU|U1|out[8]~0 .lut_mask = 64'hF120F480ABA0AEA0;
defparam \CPU|U1|out[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y3_N24
cyclonev_lcell_comb \CPU|U1|out[8]~3 (
// Equation(s):
// \CPU|U1|out[8]~3_combout  = ( \CPU|FSM|WideOr11~0_combout  & ( \CPU|U1|out[8]~0_combout  & ( (!\CPU|FSM|WideOr18~0_combout  & ((!\CPU|U0|out [14] $ (\CPU|U0|out[13]~DUPLICATE_q )) # (\CPU|U0|out [15]))) ) ) ) # ( !\CPU|FSM|WideOr11~0_combout  & ( 
// \CPU|U1|out[8]~0_combout  & ( (!\CPU|FSM|WideOr18~0_combout  & (((!\CPU|U0|out[13]~DUPLICATE_q ) # (\CPU|U0|out [15])) # (\CPU|U0|out [14]))) ) ) ) # ( \CPU|FSM|WideOr11~0_combout  & ( !\CPU|U1|out[8]~0_combout  & ( (!\CPU|FSM|WideOr18~0_combout  & 
// ((!\CPU|U0|out [14]) # ((\CPU|U0|out [15]) # (\CPU|U0|out[13]~DUPLICATE_q )))) ) ) ) # ( !\CPU|FSM|WideOr11~0_combout  & ( !\CPU|U1|out[8]~0_combout  & ( !\CPU|FSM|WideOr18~0_combout  ) ) )

	.dataa(!\CPU|U0|out [14]),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|FSM|WideOr18~0_combout ),
	.datae(!\CPU|FSM|WideOr11~0_combout ),
	.dataf(!\CPU|U1|out[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[8]~3 .extended_lut = "off";
defparam \CPU|U1|out[8]~3 .lut_mask = 64'hFF00BF00DF009F00;
defparam \CPU|U1|out[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y3_N26
dffeas \CPU|U1|out[8]~2_OTERM557_NEW_REG585 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[8]~2_OTERM557_OTERM586 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[8]~2_OTERM557_NEW_REG585 .is_wysiwyg = "true";
defparam \CPU|U1|out[8]~2_OTERM557_NEW_REG585 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N2
dffeas \CPU|U1|out[0]_NEW_REG356 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|U1|out[0]_OTERM43 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[0]_OTERM357 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[0]_NEW_REG356 .is_wysiwyg = "true";
defparam \CPU|U1|out[0]_NEW_REG356 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \CPU|Mux10~0 (
// Equation(s):
// \CPU|Mux10~0_combout  = ( \CPU|FSM|vsel[3]~0_combout  & ( \CPU|FSM|WideOr12~0_combout  & ( !\CPU|U1|out[0]_OTERM43  $ (!\CPU|U0|out [0]) ) ) ) # ( !\CPU|FSM|vsel[3]~0_combout  & ( \CPU|FSM|WideOr12~0_combout  & ( !\CPU|U1|out[0]_OTERM43  $ (!\CPU|U0|out 
// [0]) ) ) ) # ( \CPU|FSM|vsel[3]~0_combout  & ( !\CPU|FSM|WideOr12~0_combout  & ( (!\CPU|FSM|WideOr11~0_combout  & (!\CPU|U1|out[0]_OTERM43 )) # (\CPU|FSM|WideOr11~0_combout  & ((\CPU|DP|REG_C|out[0]_OTERM75 ))) ) ) ) # ( !\CPU|FSM|vsel[3]~0_combout  & ( 
// !\CPU|FSM|WideOr12~0_combout  & ( !\CPU|U1|out[0]_OTERM43  ) ) )

	.dataa(!\CPU|U1|out[0]_OTERM43 ),
	.datab(!\CPU|FSM|WideOr11~0_combout ),
	.datac(!\CPU|U0|out [0]),
	.datad(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datae(!\CPU|FSM|vsel[3]~0_combout ),
	.dataf(!\CPU|FSM|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|Mux10~0 .extended_lut = "off";
defparam \CPU|Mux10~0 .lut_mask = 64'hAAAA88BB5A5A5A5A;
defparam \CPU|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N26
dffeas \CPU|U1|out[0]_NEW_REG358 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U1|out[0]_OTERM359 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U1|out[0]_NEW_REG358 .is_wysiwyg = "true";
defparam \CPU|U1|out[0]_NEW_REG358 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \CPU|U1|out[0]_NEW42_RESYN696 (
// Equation(s):
// \CPU|U1|out[0]_NEW42_RESYN696_BDD697  = ( \CPU|U1|out[0]_OTERM359  & ( !\CPU|U1|out[8]_OTERM323  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U1|out[8]_OTERM323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|U1|out[0]_OTERM359 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[0]_NEW42_RESYN696_BDD697 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[0]_NEW42_RESYN696 .extended_lut = "off";
defparam \CPU|U1|out[0]_NEW42_RESYN696 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|U1|out[0]_NEW42_RESYN696 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N0
cyclonev_lcell_comb \CPU|U1|out[0]_NEW42 (
// Equation(s):
// \CPU|U1|out[0]_OTERM43  = ( \CPU|U1|out[0]_OTERM357  & ( \CPU|U1|out[0]_NEW42_RESYN696_BDD697  ) ) # ( !\CPU|U1|out[0]_OTERM357  & ( \CPU|U1|out[0]_NEW42_RESYN696_BDD697  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586  & (((!\CPU|U1|out[8]~2_OTERM557_OTERM584  
// & \CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586  & (!\CPU|U1|out[8]~2_OTERM557_OTERM584  & (\CPU|U1|out[8]~2_OTERM557_OTERM588 ))) ) ) ) # ( \CPU|U1|out[0]_OTERM357  & ( 
// !\CPU|U1|out[0]_NEW42_RESYN696_BDD697  & ( (!\CPU|U1|out[8]~2_OTERM557_OTERM586  & (!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q  & ((!\CPU|U1|out[8]~2_OTERM557_OTERM588 ) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 )))) # (\CPU|U1|out[8]~2_OTERM557_OTERM586  
// & (((!\CPU|U1|out[8]~2_OTERM557_OTERM588 )) # (\CPU|U1|out[8]~2_OTERM557_OTERM584 ))) ) ) )

	.dataa(!\CPU|U1|out[8]~2_OTERM557_OTERM586 ),
	.datab(!\CPU|U1|out[8]~2_OTERM557_OTERM584 ),
	.datac(!\CPU|U1|out[8]~2_OTERM557_OTERM588 ),
	.datad(!\CPU|U1|out[8]_OTERM325_OTERM545~DUPLICATE_q ),
	.datae(!\CPU|U1|out[0]_OTERM357 ),
	.dataf(!\CPU|U1|out[0]_NEW42_RESYN696_BDD697 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|U1|out[0]_OTERM43 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|U1|out[0]_NEW42 .extended_lut = "off";
defparam \CPU|U1|out[0]_NEW42 .lut_mask = 64'h0000F3510CAEFFFF;
defparam \CPU|U1|out[0]_NEW42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \CPU|DP|REG_M|out[0]_NEW_REG270 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[0]_OTERM271 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[0]_NEW_REG270 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[0]_NEW_REG270 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N23
dffeas \CPU|DP|REG_M|out[0]_NEW_REG266 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[0]_OTERM267 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[0]_NEW_REG266 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[0]_NEW_REG266 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N21
cyclonev_lcell_comb \CPU|mem_addr[0]~0 (
// Equation(s):
// \CPU|mem_addr[0]~0_combout  = ( \CPU|FSM|WideOr0~3_combout  & ( \CPU|U1|out[0]_OTERM43  ) ) # ( !\CPU|FSM|WideOr0~3_combout  & ( (!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ((\CPU|DP|REG_M|out[0]_OTERM267 ))) # 
// (\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & (\CPU|DP|REG_M|out[0]_OTERM271 )) ) )

	.dataa(!\CPU|U1|out[0]_OTERM43 ),
	.datab(!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ),
	.datac(!\CPU|DP|REG_M|out[0]_OTERM271 ),
	.datad(!\CPU|DP|REG_M|out[0]_OTERM267 ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[0]~0 .extended_lut = "off";
defparam \CPU|mem_addr[0]~0 .lut_mask = 64'h03CF03CF55555555;
defparam \CPU|mem_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N44
dffeas \CPU|U0|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[12] .is_wysiwyg = "true";
defparam \CPU|U0|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N18
cyclonev_lcell_comb \CPU|FSM|WideOr13~0 (
// Equation(s):
// \CPU|FSM|WideOr13~0_combout  = ( \CPU|U0|out [15] & ( !\CPU|U0|out [14] ) ) # ( !\CPU|U0|out [15] & ( (\CPU|U0|out [14] & ((!\CPU|U0|out [12]) # (!\CPU|U0|out [11]))) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [12]),
	.datac(!\CPU|U0|out [14]),
	.datad(!\CPU|U0|out [11]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr13~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr13~0 .lut_mask = 64'h0F0C0F0CF0F0F0F0;
defparam \CPU|FSM|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \CPU|FSM|WideOr13~2 (
// Equation(s):
// \CPU|FSM|WideOr13~2_combout  = ( \CPU|FSM|WideOr13~1_combout  & ( (!\CPU|FSM|WideOr13~0_combout ) # (\CPU|U0|out[13]~DUPLICATE_q ) ) ) # ( !\CPU|FSM|WideOr13~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datad(!\CPU|FSM|WideOr13~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr13~2 .extended_lut = "off";
defparam \CPU|FSM|WideOr13~2 .lut_mask = 64'hFFFFFFFFFF0FFF0F;
defparam \CPU|FSM|WideOr13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N7
dffeas \CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|WideOr13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N44
dffeas \CPU|DP|REG_C|out[0]_NEW_REG188 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|REGFILE|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[0]_OTERM189 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[0]_NEW_REG188 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[0]_NEW_REG188 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N41
dffeas \CPU|DP|REG_C|out[0]_NEW_REG186 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[0]_OTERM75 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[0]_OTERM187 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[0]_NEW_REG186 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[0]_NEW_REG186 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \CPU|DP|REG_C|out[0]_OTERM191_NEW_REG489 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[0]_OTERM191_OTERM490 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[0]_OTERM191_NEW_REG489 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[0]_OTERM191_NEW_REG489 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder (
// Equation(s):
// \CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder_combout  = ( \CPU|DP|U1|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder .extended_lut = "off";
defparam \CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N56
dffeas \CPU|DP|REG_C|out[0]_OTERM191_NEW_REG487 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|DP|REG_C|out[0]_OTERM191_OTERM488~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_C|out[0]_OTERM191_OTERM488 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_C|out[0]_OTERM191_NEW_REG487 .is_wysiwyg = "true";
defparam \CPU|DP|REG_C|out[0]_OTERM191_NEW_REG487 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N3
cyclonev_lcell_comb \CPU|DP|U1|Mux15~1_Duplicate (
// Equation(s):
// \CPU|DP|U1|Mux15~1_Duplicate_3  = ( \CPU|DP|REG_C|out[0]_OTERM191_OTERM488  & ( \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[0]_OTERM191_OTERM490  ) ) ) # ( !\CPU|DP|REG_C|out[0]_OTERM191_OTERM488  & ( 
// \CPU|DP|REG_C|out[15]_OTERM101_OTERM201  & ( \CPU|DP|REG_C|out[0]_OTERM191_OTERM490  ) ) ) # ( \CPU|DP|REG_C|out[0]_OTERM191_OTERM488  & ( !\CPU|DP|REG_C|out[15]_OTERM101_OTERM201  ) )

	.dataa(!\CPU|DP|REG_C|out[0]_OTERM191_OTERM490 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[0]_OTERM191_OTERM488 ),
	.dataf(!\CPU|DP|REG_C|out[15]_OTERM101_OTERM201 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux15~1_Duplicate_3 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux15~1_Duplicate .extended_lut = "off";
defparam \CPU|DP|U1|Mux15~1_Duplicate .lut_mask = 64'h0000FFFF55555555;
defparam \CPU|DP|U1|Mux15~1_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \CPU|DP|REG_C|out[0]_NEW74 (
// Equation(s):
// \CPU|DP|REG_C|out[0]_OTERM75  = ( \CPU|DP|U1|Mux15~1_Duplicate_3  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[0]_OTERM187 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[0]_OTERM189 )) # 
// (\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ))) ) ) # ( !\CPU|DP|U1|Mux15~1_Duplicate_3  & ( (!\CPU|DP|REG_C|out[15]_OTERM97  & (((\CPU|DP|REG_C|out[0]_OTERM187 )))) # (\CPU|DP|REG_C|out[15]_OTERM97  & (!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q  & 
// (\CPU|DP|REG_C|out[0]_OTERM189 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM95~DUPLICATE_q ),
	.datab(!\CPU|DP|REG_C|out[0]_OTERM189 ),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM97 ),
	.datad(!\CPU|DP|REG_C|out[0]_OTERM187 ),
	.datae(gnd),
	.dataf(!\CPU|DP|U1|Mux15~1_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REG_C|out[0]_OTERM75 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REG_C|out[0]_NEW74 .extended_lut = "off";
defparam \CPU|DP|REG_C|out[0]_NEW74 .lut_mask = 64'h02F202F207F707F7;
defparam \CPU|DP|REG_C|out[0]_NEW74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N47
dffeas \CPU|U0|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[11] .is_wysiwyg = "true";
defparam \CPU|U0|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N33
cyclonev_lcell_comb \CPU|DP|U1|Mux7~0 (
// Equation(s):
// \CPU|DP|U1|Mux7~0_combout  = ( \CPU|DP|REG_A|out [8] & ( \CPU|DP|bin[8]~7_combout  & ( !\CPU|U0|out [11] ) ) ) # ( \CPU|DP|REG_A|out [8] & ( !\CPU|DP|bin[8]~7_combout  & ( \CPU|U0|out [11] ) ) ) # ( !\CPU|DP|REG_A|out [8] & ( !\CPU|DP|bin[8]~7_combout  & 
// ( \CPU|U0|out [11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [11]),
	.datad(gnd),
	.datae(!\CPU|DP|REG_A|out [8]),
	.dataf(!\CPU|DP|bin[8]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|U1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|U1|Mux7~0 .extended_lut = "off";
defparam \CPU|DP|U1|Mux7~0 .lut_mask = 64'h0F0F0F0F0000F0F0;
defparam \CPU|DP|U1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y1_N22
dffeas \CPU|DP|REG_M|out[8]_NEW_REG469 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[8]_OTERM470 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[8]_NEW_REG469 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[8]_NEW_REG469 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y1_N20
dffeas \CPU|DP|REG_M|out[8]_NEW_REG467 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|U1|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideOr9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REG_M|out[8]_OTERM468 ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REG_M|out[8]_NEW_REG467 .is_wysiwyg = "true";
defparam \CPU|DP|REG_M|out[8]_NEW_REG467 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N18
cyclonev_lcell_comb \write~0 (
// Equation(s):
// \write~0_combout  = ( \CPU|DP|REG_M|out[8]_OTERM468  & ( \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ( (!\CPU|FSM|state [1] & (\CPU|FSM|state [2] & (\CPU|FSM|state [0] & !\CPU|DP|REG_M|out[8]_OTERM470 ))) ) ) ) # ( !\CPU|DP|REG_M|out[8]_OTERM468  & ( 
// \CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ( (!\CPU|FSM|state [1] & (\CPU|FSM|state [2] & (\CPU|FSM|state [0] & !\CPU|DP|REG_M|out[8]_OTERM470 ))) ) ) ) # ( !\CPU|DP|REG_M|out[8]_OTERM468  & ( !\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q  & ( 
// (!\CPU|FSM|state [1] & (\CPU|FSM|state [2] & \CPU|FSM|state [0])) ) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\CPU|FSM|state [2]),
	.datac(!\CPU|FSM|state [0]),
	.datad(!\CPU|DP|REG_M|out[8]_OTERM470 ),
	.datae(!\CPU|DP|REG_M|out[8]_OTERM468 ),
	.dataf(!\CPU|DP|REG_M|out[0]_OTERM269~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write~0 .extended_lut = "off";
defparam \write~0 .lut_mask = 64'h0202000002000200;
defparam \write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N48
cyclonev_lcell_comb \write~1 (
// Equation(s):
// \write~1_combout  = ( \CPU|U0|out [15] & ( (!\CPU|U0|out [13] & (\write~0_combout  & !\CPU|U0|out [14])) ) )

	.dataa(gnd),
	.datab(!\CPU|U0|out [13]),
	.datac(!\write~0_combout ),
	.datad(!\CPU|U0|out [14]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write~1 .extended_lut = "off";
defparam \write~1 .lut_mask = 64'h000000000C000C00;
defparam \write~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N43
dffeas \CPU|U0|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|FSM|WideNor1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|U0|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|U0|out[13] .is_wysiwyg = "true";
defparam \CPU|U0|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N0
cyclonev_lcell_comb \CPU|FSM|WideOr21~0 (
// Equation(s):
// \CPU|FSM|WideOr21~0_combout  = ( \CPU|FSM|state [2] & ( \CPU|U0|out [15] & ( (!\CPU|FSM|state [0] & (!\CPU|U0|out [13] & (!\CPU|FSM|state [1] & !\CPU|U0|out [14]))) ) ) ) # ( !\CPU|FSM|state [2] & ( \CPU|U0|out [15] & ( (!\CPU|FSM|state [0] & 
// (((\CPU|FSM|state [1])))) # (\CPU|FSM|state [0] & ((!\CPU|FSM|state [1]) # ((\CPU|U0|out [13] & \CPU|U0|out [14])))) ) ) ) # ( \CPU|FSM|state [2] & ( !\CPU|U0|out [15] & ( (!\CPU|FSM|state [0] & (\CPU|U0|out [13] & (!\CPU|FSM|state [1] & \CPU|U0|out 
// [14]))) ) ) ) # ( !\CPU|FSM|state [2] & ( !\CPU|U0|out [15] & ( !\CPU|FSM|state [0] $ (!\CPU|FSM|state [1]) ) ) )

	.dataa(!\CPU|FSM|state [0]),
	.datab(!\CPU|U0|out [13]),
	.datac(!\CPU|FSM|state [1]),
	.datad(!\CPU|U0|out [14]),
	.datae(!\CPU|FSM|state [2]),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr21~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr21~0 .lut_mask = 64'h5A5A00205A5B8000;
defparam \CPU|FSM|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N30
cyclonev_lcell_comb \CPU|FSM|WideOr21~1 (
// Equation(s):
// \CPU|FSM|WideOr21~1_combout  = (\KEY[1]~input_o  & \CPU|FSM|WideOr21~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\CPU|FSM|WideOr21~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr21~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr21~1 .lut_mask = 64'h000F000F000F000F;
defparam \CPU|FSM|WideOr21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N32
dffeas \CPU|FSM|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|WideOr21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FSM|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FSM|state[0] .is_wysiwyg = "true";
defparam \CPU|FSM|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N9
cyclonev_lcell_comb \CPU|FSM|WideOr19~0 (
// Equation(s):
// \CPU|FSM|WideOr19~0_combout  = ( \CPU|U0|out [14] & ( (\CPU|U0|out [15] & (((\CPU|U0|out [11]) # (\CPU|U0|out[12]~DUPLICATE_q )) # (\CPU|U0|out [13]))) ) )

	.dataa(!\CPU|U0|out [15]),
	.datab(!\CPU|U0|out [13]),
	.datac(!\CPU|U0|out[12]~DUPLICATE_q ),
	.datad(!\CPU|U0|out [11]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr19~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr19~0 .lut_mask = 64'h0000000015551555;
defparam \CPU|FSM|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N33
cyclonev_lcell_comb \CPU|FSM|WideOr20~2 (
// Equation(s):
// \CPU|FSM|WideOr20~2_combout  = (\CPU|U0|out [15] & (((!\CPU|U0|out[13]~DUPLICATE_q ) # (!\CPU|U0|out [11])) # (\CPU|U0|out [12])))

	.dataa(!\CPU|U0|out [12]),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [15]),
	.datad(!\CPU|U0|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr20~2 .extended_lut = "off";
defparam \CPU|FSM|WideOr20~2 .lut_mask = 64'h0F0D0F0D0F0D0F0D;
defparam \CPU|FSM|WideOr20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N24
cyclonev_lcell_comb \CPU|FSM|WideOr20~3 (
// Equation(s):
// \CPU|FSM|WideOr20~3_combout  = ( \CPU|U0|out [13] & ( \CPU|FSM|WideOr20~2_combout  & ( (!\CPU|FSM|WideOr19~0_combout  & (((!\CPU|U0|out [14]) # (\CPU|FSM|state [1])) # (\CPU|FSM|state [0]))) ) ) ) # ( !\CPU|U0|out [13] & ( \CPU|FSM|WideOr20~2_combout  & ( 
// (!\CPU|FSM|WideOr19~0_combout  & (((\CPU|FSM|state [1]) # (\CPU|U0|out [14])) # (\CPU|FSM|state [0]))) ) ) ) # ( \CPU|U0|out [13] & ( !\CPU|FSM|WideOr20~2_combout  & ( (!\CPU|FSM|WideOr19~0_combout  & ((!\CPU|U0|out [14] & ((!\CPU|FSM|state [1]))) # 
// (\CPU|U0|out [14] & ((\CPU|FSM|state [1]) # (\CPU|FSM|state [0]))))) ) ) ) # ( !\CPU|U0|out [13] & ( !\CPU|FSM|WideOr20~2_combout  & ( (!\CPU|FSM|WideOr19~0_combout  & (((\CPU|FSM|state [0] & !\CPU|FSM|state [1])) # (\CPU|U0|out [14]))) ) ) )

	.dataa(!\CPU|FSM|state [0]),
	.datab(!\CPU|U0|out [14]),
	.datac(!\CPU|FSM|state [1]),
	.datad(!\CPU|FSM|WideOr19~0_combout ),
	.datae(!\CPU|U0|out [13]),
	.dataf(!\CPU|FSM|WideOr20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr20~3 .extended_lut = "off";
defparam \CPU|FSM|WideOr20~3 .lut_mask = 64'h7300D3007F00DF00;
defparam \CPU|FSM|WideOr20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N21
cyclonev_lcell_comb \CPU|FSM|WideOr20~0 (
// Equation(s):
// \CPU|FSM|WideOr20~0_combout  = ( \CPU|U0|out [12] & ( (!\CPU|FSM|state [1] & ((!\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|U0|out [15])) # (\CPU|U0|out[13]~DUPLICATE_q  & ((\CPU|U0|out [14]))))) # (\CPU|FSM|state [1] & (\CPU|U0|out [15] & (\CPU|U0|out [14]))) ) 
// ) # ( !\CPU|U0|out [12] & ( (!\CPU|U0|out [14] & (\CPU|U0|out [15] & (!\CPU|U0|out[13]~DUPLICATE_q  & !\CPU|FSM|state [1]))) # (\CPU|U0|out [14] & (\CPU|U0|out[13]~DUPLICATE_q  & ((!\CPU|FSM|state [1]) # (\CPU|U0|out [15])))) ) )

	.dataa(!\CPU|U0|out [15]),
	.datab(!\CPU|U0|out [14]),
	.datac(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr20~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr20~0 .lut_mask = 64'h4301430153115311;
defparam \CPU|FSM|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \CPU|FSM|WideOr20~1 (
// Equation(s):
// \CPU|FSM|WideOr20~1_combout  = ( \CPU|FSM|state [2] & ( \CPU|FSM|WideOr20~0_combout  ) ) # ( !\CPU|FSM|state [2] & ( (\CPU|FSM|WideOr20~0_combout  & (!\CPU|U0|out[13]~DUPLICATE_q  & (\CPU|FSM|state [1] & !\CPU|U0|out [11]))) ) )

	.dataa(!\CPU|FSM|WideOr20~0_combout ),
	.datab(!\CPU|U0|out[13]~DUPLICATE_q ),
	.datac(!\CPU|FSM|state [1]),
	.datad(!\CPU|U0|out [11]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr20~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr20~1 .lut_mask = 64'h0400040055555555;
defparam \CPU|FSM|WideOr20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N3
cyclonev_lcell_comb \CPU|FSM|WideOr20~4 (
// Equation(s):
// \CPU|FSM|WideOr20~4_combout  = ( \KEY[1]~input_o  & ( (!\CPU|FSM|state [2] & (((!\CPU|FSM|state [0]) # (\CPU|FSM|WideOr20~1_combout )))) # (\CPU|FSM|state [2] & (\CPU|FSM|WideOr20~3_combout  & ((!\CPU|FSM|state [0]) # (\CPU|FSM|WideOr20~1_combout )))) ) )

	.dataa(!\CPU|FSM|state [2]),
	.datab(!\CPU|FSM|WideOr20~3_combout ),
	.datac(!\CPU|FSM|state [0]),
	.datad(!\CPU|FSM|WideOr20~1_combout ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr20~4 .extended_lut = "off";
defparam \CPU|FSM|WideOr20~4 .lut_mask = 64'h00000000B0BBB0BB;
defparam \CPU|FSM|WideOr20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y2_N5
dffeas \CPU|FSM|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU|FSM|WideOr20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FSM|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FSM|state[1] .is_wysiwyg = "true";
defparam \CPU|FSM|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N54
cyclonev_lcell_comb \CPU|FSM|WideOr19~2 (
// Equation(s):
// \CPU|FSM|WideOr19~2_combout  = ( \CPU|U0|out [13] & ( \CPU|U0|out [15] & ( (!\CPU|U0|out [14] & (((!\CPU|U0|out[12]~DUPLICATE_q  & \CPU|U0|out [11])) # (\CPU|FSM|state [0]))) ) ) ) # ( !\CPU|U0|out [13] & ( \CPU|U0|out [15] & ( (\CPU|FSM|state [0] & 
// \CPU|U0|out [14]) ) ) ) # ( \CPU|U0|out [13] & ( !\CPU|U0|out [15] & ( !\CPU|U0|out [14] ) ) ) # ( !\CPU|U0|out [13] & ( !\CPU|U0|out [15] & ( ((!\CPU|U0|out [14]) # ((\CPU|U0|out[12]~DUPLICATE_q  & \CPU|U0|out [11]))) # (\CPU|FSM|state [0]) ) ) )

	.dataa(!\CPU|FSM|state [0]),
	.datab(!\CPU|U0|out[12]~DUPLICATE_q ),
	.datac(!\CPU|U0|out [11]),
	.datad(!\CPU|U0|out [14]),
	.datae(!\CPU|U0|out [13]),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr19~2 .extended_lut = "off";
defparam \CPU|FSM|WideOr19~2 .lut_mask = 64'hFF57FF0000555D00;
defparam \CPU|FSM|WideOr19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N6
cyclonev_lcell_comb \CPU|FSM|WideOr19~1 (
// Equation(s):
// \CPU|FSM|WideOr19~1_combout  = ( !\CPU|U0|out [15] & ( (!\CPU|U0|out [14] & !\CPU|U0|out [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|U0|out [14]),
	.datad(!\CPU|U0|out [13]),
	.datae(gnd),
	.dataf(!\CPU|U0|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr19~1 .extended_lut = "off";
defparam \CPU|FSM|WideOr19~1 .lut_mask = 64'hF000F00000000000;
defparam \CPU|FSM|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y1_N36
cyclonev_lcell_comb \CPU|FSM|WideOr19~3 (
// Equation(s):
// \CPU|FSM|WideOr19~3_combout  = ( !\CPU|FSM|state [2] & ( (!\CPU|FSM|state [1]) # ((!\KEY[1]~input_o ) # ((!\CPU|FSM|state [0]) # ((\CPU|FSM|WideOr19~0_combout ) # (\CPU|FSM|WideOr19~1_combout )))) ) ) # ( \CPU|FSM|state [2] & ( ((!\KEY[1]~input_o ) # 
// (((\CPU|FSM|WideOr19~0_combout ) # (\CPU|FSM|WideOr19~1_combout )) # (\CPU|FSM|WideOr19~2_combout ))) # (\CPU|FSM|state [1]) ) )

	.dataa(!\CPU|FSM|state [1]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|FSM|WideOr19~2_combout ),
	.datad(!\CPU|FSM|WideOr19~1_combout ),
	.datae(!\CPU|FSM|state [2]),
	.dataf(!\CPU|FSM|WideOr19~0_combout ),
	.datag(!\CPU|FSM|state [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr19~3 .extended_lut = "on";
defparam \CPU|FSM|WideOr19~3 .lut_mask = 64'hFEFFDFFFFFFFFFFF;
defparam \CPU|FSM|WideOr19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \CPU|FSM|state[2]~1 (
// Equation(s):
// \CPU|FSM|state[2]~1_combout  = ( !\CPU|FSM|WideOr19~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|FSM|WideOr19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|state[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|state[2]~1 .extended_lut = "off";
defparam \CPU|FSM|state[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CPU|FSM|state[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N35
dffeas \CPU|FSM|state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|FSM|state[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FSM|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FSM|state[2] .is_wysiwyg = "true";
defparam \CPU|FSM|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \CPU|FSM|WideOr17~0 (
// Equation(s):
// \CPU|FSM|WideOr17~0_combout  = ( \CPU|FSM|state [0] & ( (!\CPU|FSM|state [2] & !\CPU|FSM|state [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|FSM|state [2]),
	.datad(!\CPU|FSM|state [1]),
	.datae(gnd),
	.dataf(!\CPU|FSM|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|FSM|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|FSM|WideOr17~0 .extended_lut = "off";
defparam \CPU|FSM|WideOr17~0 .lut_mask = 64'h00000000F000F000;
defparam \CPU|FSM|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N9
cyclonev_lcell_comb \U0|WideOr6~0 (
// Equation(s):
// \U0|WideOr6~0_combout  = ( \CPU|DP|REG_C|out[1]_OTERM71  & ( (\CPU|DP|REG_C|out[0]_OTERM75  & (!\CPU|DP|REG_C|out[2]_OTERM67  & \CPU|DP|REG_C|out[3]_OTERM73 )) ) ) # ( !\CPU|DP|REG_C|out[1]_OTERM71  & ( !\CPU|DP|REG_C|out[2]_OTERM67  $ 
// (((!\CPU|DP|REG_C|out[0]_OTERM75 ) # (\CPU|DP|REG_C|out[3]_OTERM73 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.datad(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datae(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|WideOr6~0 .extended_lut = "off";
defparam \U0|WideOr6~0 .lut_mask = 64'h5A0F00505A0F0050;
defparam \U0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N39
cyclonev_lcell_comb \U0|WideOr5~0 (
// Equation(s):
// \U0|WideOr5~0_combout  = ( \CPU|DP|REG_C|out[0]_OTERM75  & ( (!\CPU|DP|REG_C|out[1]_OTERM71  & (\CPU|DP|REG_C|out[2]_OTERM67  & !\CPU|DP|REG_C|out[3]_OTERM73 )) # (\CPU|DP|REG_C|out[1]_OTERM71  & ((\CPU|DP|REG_C|out[3]_OTERM73 ))) ) ) # ( 
// !\CPU|DP|REG_C|out[0]_OTERM75  & ( (\CPU|DP|REG_C|out[2]_OTERM67  & ((\CPU|DP|REG_C|out[3]_OTERM73 ) # (\CPU|DP|REG_C|out[1]_OTERM71 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.datab(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.datac(gnd),
	.datad(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|WideOr5~0 .extended_lut = "off";
defparam \U0|WideOr5~0 .lut_mask = 64'h1133113322552255;
defparam \U0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N15
cyclonev_lcell_comb \U0|WideOr4~0 (
// Equation(s):
// \U0|WideOr4~0_combout  = ( \CPU|DP|REG_C|out[0]_OTERM75  & ( (\CPU|DP|REG_C|out[3]_OTERM73  & (\CPU|DP|REG_C|out[2]_OTERM67  & \CPU|DP|REG_C|out[1]_OTERM71 )) ) ) # ( !\CPU|DP|REG_C|out[0]_OTERM75  & ( (!\CPU|DP|REG_C|out[3]_OTERM73  & 
// (!\CPU|DP|REG_C|out[2]_OTERM67  & \CPU|DP|REG_C|out[1]_OTERM71 )) # (\CPU|DP|REG_C|out[3]_OTERM73  & (\CPU|DP|REG_C|out[2]_OTERM67 )) ) )

	.dataa(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.datad(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|WideOr4~0 .extended_lut = "off";
defparam \U0|WideOr4~0 .lut_mask = 64'h05A505A500050005;
defparam \U0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y1_N36
cyclonev_lcell_comb \U0|WideOr3~0 (
// Equation(s):
// \U0|WideOr3~0_combout  = ( \CPU|DP|REG_C|out[0]_OTERM75  & ( (!\CPU|DP|REG_C|out[2]_OTERM67  & (!\CPU|DP|REG_C|out[1]_OTERM71  & !\CPU|DP|REG_C|out[3]_OTERM73 )) # (\CPU|DP|REG_C|out[2]_OTERM67  & (\CPU|DP|REG_C|out[1]_OTERM71 )) ) ) # ( 
// !\CPU|DP|REG_C|out[0]_OTERM75  & ( (!\CPU|DP|REG_C|out[2]_OTERM67  & (\CPU|DP|REG_C|out[1]_OTERM71  & \CPU|DP|REG_C|out[3]_OTERM73 )) # (\CPU|DP|REG_C|out[2]_OTERM67  & (!\CPU|DP|REG_C|out[1]_OTERM71  & !\CPU|DP|REG_C|out[3]_OTERM73 )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.datac(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.datad(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|WideOr3~0 .extended_lut = "off";
defparam \U0|WideOr3~0 .lut_mask = 64'h300C300CC303C303;
defparam \U0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \U0|WideOr2~0 (
// Equation(s):
// \U0|WideOr2~0_combout  = ( \CPU|DP|REG_C|out[0]_OTERM75  & ( (!\CPU|DP|REG_C|out[3]_OTERM73 ) # ((!\CPU|DP|REG_C|out[1]_OTERM71  & !\CPU|DP|REG_C|out[2]_OTERM67 )) ) ) # ( !\CPU|DP|REG_C|out[0]_OTERM75  & ( (!\CPU|DP|REG_C|out[1]_OTERM71  & 
// (!\CPU|DP|REG_C|out[3]_OTERM73  & \CPU|DP|REG_C|out[2]_OTERM67 )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.datac(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datad(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|WideOr2~0 .extended_lut = "off";
defparam \U0|WideOr2~0 .lut_mask = 64'h00C000C0FCF0FCF0;
defparam \U0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \U0|WideOr1~0 (
// Equation(s):
// \U0|WideOr1~0_combout  = ( \CPU|DP|REG_C|out[2]_OTERM67  & ( (!\CPU|DP|REG_C|out[1]_OTERM71  & (\CPU|DP|REG_C|out[3]_OTERM73 )) # (\CPU|DP|REG_C|out[1]_OTERM71  & (!\CPU|DP|REG_C|out[3]_OTERM73  & \CPU|DP|REG_C|out[0]_OTERM75 )) ) ) # ( 
// !\CPU|DP|REG_C|out[2]_OTERM67  & ( (!\CPU|DP|REG_C|out[3]_OTERM73  & ((\CPU|DP|REG_C|out[0]_OTERM75 ) # (\CPU|DP|REG_C|out[1]_OTERM71 ))) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.datac(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datad(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datae(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|WideOr1~0 .extended_lut = "off";
defparam \U0|WideOr1~0 .lut_mask = 64'h30F00C3C30F00C3C;
defparam \U0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N33
cyclonev_lcell_comb \U0|WideOr0~0 (
// Equation(s):
// \U0|WideOr0~0_combout  = ( \CPU|DP|REG_C|out[0]_OTERM75  & ( (!\CPU|DP|REG_C|out[2]_OTERM67  $ (!\CPU|DP|REG_C|out[1]_OTERM71 )) # (\CPU|DP|REG_C|out[3]_OTERM73 ) ) ) # ( !\CPU|DP|REG_C|out[0]_OTERM75  & ( ((\CPU|DP|REG_C|out[1]_OTERM71 ) # 
// (\CPU|DP|REG_C|out[2]_OTERM67 )) # (\CPU|DP|REG_C|out[3]_OTERM73 ) ) )

	.dataa(!\CPU|DP|REG_C|out[3]_OTERM73 ),
	.datab(!\CPU|DP|REG_C|out[2]_OTERM67 ),
	.datac(!\CPU|DP|REG_C|out[1]_OTERM71 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[0]_OTERM75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U0|WideOr0~0 .extended_lut = "off";
defparam \U0|WideOr0~0 .lut_mask = 64'h7F7F7F7F7D7D7D7D;
defparam \U0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \U1|WideOr6~0 (
// Equation(s):
// \U1|WideOr6~0_combout  = ( \CPU|DP|REG_C|out[7]_OTERM59  & ( (!\CPU|DP|REG_C|out[5]_OTERM69  & ((\CPU|DP|REG_C|out[6]_OTERM61 ))) # (\CPU|DP|REG_C|out[5]_OTERM69  & (\CPU|DP|REG_C|out[4]_OTERM63  & !\CPU|DP|REG_C|out[6]_OTERM61 )) ) ) # ( 
// !\CPU|DP|REG_C|out[7]_OTERM59  & ( (!\CPU|DP|REG_C|out[5]_OTERM69  & (!\CPU|DP|REG_C|out[4]_OTERM63  $ (!\CPU|DP|REG_C|out[6]_OTERM61 ))) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datac(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datad(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datae(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr6~0 .extended_lut = "off";
defparam \U1|WideOr6~0 .lut_mask = 64'h0CC003CC0CC003CC;
defparam \U1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \U1|WideOr5~0 (
// Equation(s):
// \U1|WideOr5~0_combout  = ( \CPU|DP|REG_C|out[6]_OTERM61  & ( (!\CPU|DP|REG_C|out[5]_OTERM69  & (!\CPU|DP|REG_C|out[7]_OTERM59  $ (!\CPU|DP|REG_C|out[4]_OTERM63 ))) # (\CPU|DP|REG_C|out[5]_OTERM69  & ((!\CPU|DP|REG_C|out[4]_OTERM63 ) # 
// (\CPU|DP|REG_C|out[7]_OTERM59 ))) ) ) # ( !\CPU|DP|REG_C|out[6]_OTERM61  & ( (\CPU|DP|REG_C|out[5]_OTERM69  & (\CPU|DP|REG_C|out[7]_OTERM59  & \CPU|DP|REG_C|out[4]_OTERM63 )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datac(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.datad(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr5~0 .extended_lut = "off";
defparam \U1|WideOr5~0 .lut_mask = 64'h000300033FC33FC3;
defparam \U1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N27
cyclonev_lcell_comb \U1|WideOr4~0 (
// Equation(s):
// \U1|WideOr4~0_combout  = ( \CPU|DP|REG_C|out[5]_OTERM69  & ( (!\CPU|DP|REG_C|out[6]_OTERM61  & (!\CPU|DP|REG_C|out[4]_OTERM63  & !\CPU|DP|REG_C|out[7]_OTERM59 )) # (\CPU|DP|REG_C|out[6]_OTERM61  & ((\CPU|DP|REG_C|out[7]_OTERM59 ))) ) ) # ( 
// !\CPU|DP|REG_C|out[5]_OTERM69  & ( (!\CPU|DP|REG_C|out[4]_OTERM63  & (\CPU|DP|REG_C|out[6]_OTERM61  & \CPU|DP|REG_C|out[7]_OTERM59 )) ) )

	.dataa(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datab(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datac(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr4~0 .extended_lut = "off";
defparam \U1|WideOr4~0 .lut_mask = 64'h0202020283838383;
defparam \U1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \U1|WideOr3~0 (
// Equation(s):
// \U1|WideOr3~0_combout  = ( \CPU|DP|REG_C|out[7]_OTERM59  & ( \CPU|DP|REG_C|out[4]_OTERM63  & ( (\CPU|DP|REG_C|out[5]_OTERM69  & \CPU|DP|REG_C|out[6]_OTERM61 ) ) ) ) # ( !\CPU|DP|REG_C|out[7]_OTERM59  & ( \CPU|DP|REG_C|out[4]_OTERM63  & ( 
// !\CPU|DP|REG_C|out[5]_OTERM69  $ (\CPU|DP|REG_C|out[6]_OTERM61 ) ) ) ) # ( \CPU|DP|REG_C|out[7]_OTERM59  & ( !\CPU|DP|REG_C|out[4]_OTERM63  & ( (\CPU|DP|REG_C|out[5]_OTERM69  & !\CPU|DP|REG_C|out[6]_OTERM61 ) ) ) ) # ( !\CPU|DP|REG_C|out[7]_OTERM59  & ( 
// !\CPU|DP|REG_C|out[4]_OTERM63  & ( (!\CPU|DP|REG_C|out[5]_OTERM69  & \CPU|DP|REG_C|out[6]_OTERM61 ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datac(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datad(gnd),
	.datae(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.dataf(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr3~0 .extended_lut = "off";
defparam \U1|WideOr3~0 .lut_mask = 64'h0C0C3030C3C30303;
defparam \U1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N45
cyclonev_lcell_comb \U1|WideOr2~0 (
// Equation(s):
// \U1|WideOr2~0_combout  = (!\CPU|DP|REG_C|out[5]_OTERM69  & ((!\CPU|DP|REG_C|out[6]_OTERM61  & (\CPU|DP|REG_C|out[4]_OTERM63 )) # (\CPU|DP|REG_C|out[6]_OTERM61  & ((!\CPU|DP|REG_C|out[7]_OTERM59 ))))) # (\CPU|DP|REG_C|out[5]_OTERM69  & 
// (\CPU|DP|REG_C|out[4]_OTERM63  & ((!\CPU|DP|REG_C|out[7]_OTERM59 ))))

	.dataa(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datab(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datac(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datad(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr2~0 .extended_lut = "off";
defparam \U1|WideOr2~0 .lut_mask = 64'h5D405D405D405D40;
defparam \U1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N33
cyclonev_lcell_comb \U1|WideOr1~0 (
// Equation(s):
// \U1|WideOr1~0_combout  = ( \CPU|DP|REG_C|out[6]_OTERM61  & ( (!\CPU|DP|REG_C|out[5]_OTERM69  & ((\CPU|DP|REG_C|out[7]_OTERM59 ))) # (\CPU|DP|REG_C|out[5]_OTERM69  & (\CPU|DP|REG_C|out[4]_OTERM63  & !\CPU|DP|REG_C|out[7]_OTERM59 )) ) ) # ( 
// !\CPU|DP|REG_C|out[6]_OTERM61  & ( (!\CPU|DP|REG_C|out[7]_OTERM59  & ((\CPU|DP|REG_C|out[5]_OTERM69 ) # (\CPU|DP|REG_C|out[4]_OTERM63 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datab(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datac(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr1~0 .extended_lut = "off";
defparam \U1|WideOr1~0 .lut_mask = 64'h707070701C1C1C1C;
defparam \U1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N51
cyclonev_lcell_comb \U1|WideOr0~0 (
// Equation(s):
// \U1|WideOr0~0_combout  = ( \CPU|DP|REG_C|out[6]_OTERM61  & ( (!\CPU|DP|REG_C|out[4]_OTERM63 ) # ((!\CPU|DP|REG_C|out[5]_OTERM69 ) # (\CPU|DP|REG_C|out[7]_OTERM59 )) ) ) # ( !\CPU|DP|REG_C|out[6]_OTERM61  & ( (\CPU|DP|REG_C|out[5]_OTERM69 ) # 
// (\CPU|DP|REG_C|out[7]_OTERM59 ) ) )

	.dataa(!\CPU|DP|REG_C|out[4]_OTERM63 ),
	.datab(!\CPU|DP|REG_C|out[7]_OTERM59 ),
	.datac(!\CPU|DP|REG_C|out[5]_OTERM69 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[6]_OTERM61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U1|WideOr0~0 .extended_lut = "off";
defparam \U1|WideOr0~0 .lut_mask = 64'h3F3F3F3FFBFBFBFB;
defparam \U1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \U2|WideOr6~0 (
// Equation(s):
// \U2|WideOr6~0_combout  = ( \CPU|DP|REG_C|out[9]_OTERM55  & ( (\CPU|DP|REG_C|out[11]_OTERM51  & (!\CPU|DP|REG_C|out[10]_OTERM53  & \CPU|DP|REG_C|out[8]_OTERM57 )) ) ) # ( !\CPU|DP|REG_C|out[9]_OTERM55  & ( !\CPU|DP|REG_C|out[10]_OTERM53  $ 
// (((!\CPU|DP|REG_C|out[8]_OTERM57 ) # (\CPU|DP|REG_C|out[11]_OTERM51 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datad(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr6~0 .extended_lut = "off";
defparam \U2|WideOr6~0 .lut_mask = 64'h0FA50FA500500050;
defparam \U2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \U2|WideOr5~0 (
// Equation(s):
// \U2|WideOr5~0_combout  = ( \CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[9]_OTERM55  & (!\CPU|DP|REG_C|out[11]_OTERM51  & \CPU|DP|REG_C|out[10]_OTERM53 )) # (\CPU|DP|REG_C|out[9]_OTERM55  & (\CPU|DP|REG_C|out[11]_OTERM51 )) ) ) # ( 
// !\CPU|DP|REG_C|out[8]_OTERM57  & ( (\CPU|DP|REG_C|out[10]_OTERM53  & ((\CPU|DP|REG_C|out[11]_OTERM51 ) # (\CPU|DP|REG_C|out[9]_OTERM55 ))) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datac(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datad(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr5~0 .extended_lut = "off";
defparam \U2|WideOr5~0 .lut_mask = 64'h003F003F03C303C3;
defparam \U2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \U2|WideOr4~0 (
// Equation(s):
// \U2|WideOr4~0_combout  = ( \CPU|DP|REG_C|out[8]_OTERM57  & ( (\CPU|DP|REG_C|out[11]_OTERM51  & (\CPU|DP|REG_C|out[10]_OTERM53  & \CPU|DP|REG_C|out[9]_OTERM55 )) ) ) # ( !\CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[11]_OTERM51  & 
// (!\CPU|DP|REG_C|out[10]_OTERM53  & \CPU|DP|REG_C|out[9]_OTERM55 )) # (\CPU|DP|REG_C|out[11]_OTERM51  & (\CPU|DP|REG_C|out[10]_OTERM53 )) ) )

	.dataa(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datab(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datac(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr4~0 .extended_lut = "off";
defparam \U2|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \U2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \U2|WideOr3~0 (
// Equation(s):
// \U2|WideOr3~0_combout  = ( \CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[9]_OTERM55  & (!\CPU|DP|REG_C|out[11]_OTERM51  & !\CPU|DP|REG_C|out[10]_OTERM53 )) # (\CPU|DP|REG_C|out[9]_OTERM55  & ((\CPU|DP|REG_C|out[10]_OTERM53 ))) ) ) # ( 
// !\CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[9]_OTERM55  & (!\CPU|DP|REG_C|out[11]_OTERM51  & \CPU|DP|REG_C|out[10]_OTERM53 )) # (\CPU|DP|REG_C|out[9]_OTERM55  & (\CPU|DP|REG_C|out[11]_OTERM51  & !\CPU|DP|REG_C|out[10]_OTERM53 )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datac(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datad(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr3~0 .extended_lut = "off";
defparam \U2|WideOr3~0 .lut_mask = 64'h03C003C0C033C033;
defparam \U2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \U2|WideOr2~0 (
// Equation(s):
// \U2|WideOr2~0_combout  = ( \CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[11]_OTERM51 ) # ((!\CPU|DP|REG_C|out[10]_OTERM53  & !\CPU|DP|REG_C|out[9]_OTERM55 )) ) ) # ( !\CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[11]_OTERM51  & 
// (\CPU|DP|REG_C|out[10]_OTERM53  & !\CPU|DP|REG_C|out[9]_OTERM55 )) ) )

	.dataa(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datab(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datac(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr2~0 .extended_lut = "off";
defparam \U2|WideOr2~0 .lut_mask = 64'h20202020EAEAEAEA;
defparam \U2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \U2|WideOr1~0 (
// Equation(s):
// \U2|WideOr1~0_combout  = ( \CPU|DP|REG_C|out[8]_OTERM57  & ( !\CPU|DP|REG_C|out[11]_OTERM51  $ (((!\CPU|DP|REG_C|out[9]_OTERM55  & \CPU|DP|REG_C|out[10]_OTERM53 ))) ) ) # ( !\CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[9]_OTERM55  & 
// (\CPU|DP|REG_C|out[11]_OTERM51  & \CPU|DP|REG_C|out[10]_OTERM53 )) # (\CPU|DP|REG_C|out[9]_OTERM55  & (!\CPU|DP|REG_C|out[11]_OTERM51  & !\CPU|DP|REG_C|out[10]_OTERM53 )) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datac(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datad(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr1~0 .extended_lut = "off";
defparam \U2|WideOr1~0 .lut_mask = 64'h300C300CF03CF03C;
defparam \U2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \U2|WideOr0~0 (
// Equation(s):
// \U2|WideOr0~0_combout  = ( \CPU|DP|REG_C|out[8]_OTERM57  & ( (!\CPU|DP|REG_C|out[10]_OTERM53  $ (!\CPU|DP|REG_C|out[9]_OTERM55 )) # (\CPU|DP|REG_C|out[11]_OTERM51 ) ) ) # ( !\CPU|DP|REG_C|out[8]_OTERM57  & ( ((\CPU|DP|REG_C|out[9]_OTERM55 ) # 
// (\CPU|DP|REG_C|out[10]_OTERM53 )) # (\CPU|DP|REG_C|out[11]_OTERM51 ) ) )

	.dataa(!\CPU|DP|REG_C|out[11]_OTERM51 ),
	.datab(!\CPU|DP|REG_C|out[10]_OTERM53 ),
	.datac(!\CPU|DP|REG_C|out[9]_OTERM55 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[8]_OTERM57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U2|WideOr0~0 .extended_lut = "off";
defparam \U2|WideOr0~0 .lut_mask = 64'h7F7F7F7F7D7D7D7D;
defparam \U2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N3
cyclonev_lcell_comb \U3|WideOr6~0 (
// Equation(s):
// \U3|WideOr6~0_combout  = (!\CPU|DP|REG_C|out[13]_OTERM47  & (!\CPU|DP|REG_C|out[14]_OTERM65  $ (((!\CPU|DP|REG_C|out[12]_OTERM49 ) # (\CPU|DP|REG_C|out[15]_OTERM45 ))))) # (\CPU|DP|REG_C|out[13]_OTERM47  & (!\CPU|DP|REG_C|out[14]_OTERM65  & 
// (\CPU|DP|REG_C|out[12]_OTERM49  & \CPU|DP|REG_C|out[15]_OTERM45 )))

	.dataa(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datab(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datac(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|WideOr6~0 .extended_lut = "off";
defparam \U3|WideOr6~0 .lut_mask = 64'h2826282628262826;
defparam \U3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N54
cyclonev_lcell_comb \U3|WideOr5~0 (
// Equation(s):
// \U3|WideOr5~0_combout  = ( \CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|DP|REG_C|out[15]_OTERM45  & (!\CPU|DP|REG_C|out[13]_OTERM47  $ (!\CPU|DP|REG_C|out[12]_OTERM49 ))) # (\CPU|DP|REG_C|out[15]_OTERM45  & ((!\CPU|DP|REG_C|out[12]_OTERM49 ) # 
// (\CPU|DP|REG_C|out[13]_OTERM47 ))) ) ) # ( !\CPU|DP|REG_C|out[14]_OTERM65  & ( (\CPU|DP|REG_C|out[15]_OTERM45  & (\CPU|DP|REG_C|out[13]_OTERM47  & \CPU|DP|REG_C|out[12]_OTERM49 )) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.datab(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datac(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|WideOr5~0 .extended_lut = "off";
defparam \U3|WideOr5~0 .lut_mask = 64'h0101010179797979;
defparam \U3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N0
cyclonev_lcell_comb \U3|WideOr4~0 (
// Equation(s):
// \U3|WideOr4~0_combout  = ( \CPU|DP|REG_C|out[14]_OTERM65  & ( (\CPU|DP|REG_C|out[15]_OTERM45  & ((!\CPU|DP|REG_C|out[12]_OTERM49 ) # (\CPU|DP|REG_C|out[13]_OTERM47 ))) ) ) # ( !\CPU|DP|REG_C|out[14]_OTERM65  & ( (\CPU|DP|REG_C|out[13]_OTERM47  & 
// (!\CPU|DP|REG_C|out[12]_OTERM49  & !\CPU|DP|REG_C|out[15]_OTERM45 )) ) )

	.dataa(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datab(gnd),
	.datac(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datad(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|WideOr4~0 .extended_lut = "off";
defparam \U3|WideOr4~0 .lut_mask = 64'h5000500000F500F5;
defparam \U3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N57
cyclonev_lcell_comb \U3|WideOr3~0 (
// Equation(s):
// \U3|WideOr3~0_combout  = ( \CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|DP|REG_C|out[13]_OTERM47  & (!\CPU|DP|REG_C|out[15]_OTERM45  & !\CPU|DP|REG_C|out[12]_OTERM49 )) # (\CPU|DP|REG_C|out[13]_OTERM47  & ((\CPU|DP|REG_C|out[12]_OTERM49 ))) ) ) # ( 
// !\CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|DP|REG_C|out[15]_OTERM45  & (!\CPU|DP|REG_C|out[13]_OTERM47  & \CPU|DP|REG_C|out[12]_OTERM49 )) # (\CPU|DP|REG_C|out[15]_OTERM45  & (\CPU|DP|REG_C|out[13]_OTERM47  & !\CPU|DP|REG_C|out[12]_OTERM49 )) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.datab(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datac(gnd),
	.datad(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|WideOr3~0 .extended_lut = "off";
defparam \U3|WideOr3~0 .lut_mask = 64'h1188118888338833;
defparam \U3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N48
cyclonev_lcell_comb \U3|WideOr2~0 (
// Equation(s):
// \U3|WideOr2~0_combout  = (!\CPU|DP|REG_C|out[13]_OTERM47  & ((!\CPU|DP|REG_C|out[14]_OTERM65  & ((\CPU|DP|REG_C|out[12]_OTERM49 ))) # (\CPU|DP|REG_C|out[14]_OTERM65  & (!\CPU|DP|REG_C|out[15]_OTERM45 )))) # (\CPU|DP|REG_C|out[13]_OTERM47  & 
// (!\CPU|DP|REG_C|out[15]_OTERM45  & ((\CPU|DP|REG_C|out[12]_OTERM49 ))))

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.datab(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datac(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datad(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|WideOr2~0 .extended_lut = "off";
defparam \U3|WideOr2~0 .lut_mask = 64'h08EA08EA08EA08EA;
defparam \U3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N51
cyclonev_lcell_comb \U3|WideOr1~0 (
// Equation(s):
// \U3|WideOr1~0_combout  = ( \CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|DP|REG_C|out[15]_OTERM45  & (\CPU|DP|REG_C|out[13]_OTERM47  & \CPU|DP|REG_C|out[12]_OTERM49 )) # (\CPU|DP|REG_C|out[15]_OTERM45  & (!\CPU|DP|REG_C|out[13]_OTERM47 )) ) ) # ( 
// !\CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|DP|REG_C|out[15]_OTERM45  & ((\CPU|DP|REG_C|out[12]_OTERM49 ) # (\CPU|DP|REG_C|out[13]_OTERM47 ))) ) )

	.dataa(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.datab(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datac(gnd),
	.datad(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|WideOr1~0 .extended_lut = "off";
defparam \U3|WideOr1~0 .lut_mask = 64'h22AA22AA44664466;
defparam \U3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N42
cyclonev_lcell_comb \U3|WideOr0~0 (
// Equation(s):
// \U3|WideOr0~0_combout  = ( \CPU|DP|REG_C|out[14]_OTERM65  & ( (!\CPU|DP|REG_C|out[13]_OTERM47 ) # ((!\CPU|DP|REG_C|out[12]_OTERM49 ) # (\CPU|DP|REG_C|out[15]_OTERM45 )) ) ) # ( !\CPU|DP|REG_C|out[14]_OTERM65  & ( (\CPU|DP|REG_C|out[15]_OTERM45 ) # 
// (\CPU|DP|REG_C|out[13]_OTERM47 ) ) )

	.dataa(!\CPU|DP|REG_C|out[13]_OTERM47 ),
	.datab(!\CPU|DP|REG_C|out[12]_OTERM49 ),
	.datac(!\CPU|DP|REG_C|out[15]_OTERM45 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REG_C|out[14]_OTERM65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U3|WideOr0~0 .extended_lut = "off";
defparam \U3|WideOr0~0 .lut_mask = 64'h5F5F5F5FEFEFEFEF;
defparam \U3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N39
cyclonev_lcell_comb \U4|WideOr6~0 (
// Equation(s):
// \U4|WideOr6~0_combout  = ( \CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|status [1] & !\CPU|DP|U1|Mux0~1_combout ) ) ) # ( !\CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|status [1] & \CPU|DP|U1|Mux0~1_combout ) ) )

	.dataa(!\CPU|DP|U1|status [1]),
	.datab(gnd),
	.datac(!\CPU|DP|U1|Mux0~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|U1|Equal0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|WideOr6~0 .extended_lut = "off";
defparam \U4|WideOr6~0 .lut_mask = 64'h0A0AA0A00A0AA0A0;
defparam \U4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N54
cyclonev_lcell_comb \U4|WideOr5~0 (
// Equation(s):
// \U4|WideOr5~0_combout  = ( \CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|status [1] & \CPU|DP|U1|Mux0~1_combout ) ) ) # ( !\CPU|DP|U1|Equal0~4_combout  & ( (\CPU|DP|U1|status [1] & \CPU|DP|U1|Mux0~1_combout ) ) )

	.dataa(!\CPU|DP|U1|status [1]),
	.datab(!\CPU|DP|U1|Mux0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|U1|Equal0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|WideOr5~0 .extended_lut = "off";
defparam \U4|WideOr5~0 .lut_mask = 64'h1111222211112222;
defparam \U4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y3_N24
cyclonev_lcell_comb \U4|Decoder0~0 (
// Equation(s):
// \U4|Decoder0~0_combout  = ( !\CPU|DP|U1|Equal0~4_combout  & ( !\CPU|DP|U1|Mux0~1_combout  & ( \CPU|DP|U1|status [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|U1|status [1]),
	.datad(gnd),
	.datae(!\CPU|DP|U1|Equal0~4_combout ),
	.dataf(!\CPU|DP|U1|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|Decoder0~0 .extended_lut = "off";
defparam \U4|Decoder0~0 .lut_mask = 64'h0F0F000000000000;
defparam \U4|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N24
cyclonev_lcell_comb \U4|WideOr3~0 (
// Equation(s):
// \U4|WideOr3~0_combout  = ( \CPU|DP|U1|Equal0~4_combout  & ( !\CPU|DP|U1|status [1] $ (\CPU|DP|U1|Mux0~1_combout ) ) ) # ( !\CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|status [1] & \CPU|DP|U1|Mux0~1_combout ) ) )

	.dataa(!\CPU|DP|U1|status [1]),
	.datab(!\CPU|DP|U1|Mux0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|U1|Equal0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|WideOr3~0 .extended_lut = "off";
defparam \U4|WideOr3~0 .lut_mask = 64'h2222999922229999;
defparam \U4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N45
cyclonev_lcell_comb \U4|WideOr2~0 (
// Equation(s):
// \U4|WideOr2~0_combout  = ( \CPU|DP|U1|Equal0~4_combout  ) # ( !\CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|status [1] & \CPU|DP|U1|Mux0~1_combout ) ) )

	.dataa(!\CPU|DP|U1|status [1]),
	.datab(gnd),
	.datac(!\CPU|DP|U1|Mux0~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|U1|Equal0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|WideOr2~0 .extended_lut = "off";
defparam \U4|WideOr2~0 .lut_mask = 64'h0A0AFFFF0A0AFFFF;
defparam \U4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N48
cyclonev_lcell_comb \U4|WideOr1~0 (
// Equation(s):
// \U4|WideOr1~0_combout  = ( \CPU|DP|U1|Equal0~4_combout  & ( (!\CPU|DP|U1|Mux0~1_combout ) # (\CPU|DP|U1|status [1]) ) ) # ( !\CPU|DP|U1|Equal0~4_combout  & ( (\CPU|DP|U1|status [1] & !\CPU|DP|U1|Mux0~1_combout ) ) )

	.dataa(!\CPU|DP|U1|status [1]),
	.datab(!\CPU|DP|U1|Mux0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|U1|Equal0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|WideOr1~0 .extended_lut = "off";
defparam \U4|WideOr1~0 .lut_mask = 64'h4444DDDD4444DDDD;
defparam \U4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N27
cyclonev_lcell_comb \U4|WideOr0~0 (
// Equation(s):
// \U4|WideOr0~0_combout  = ( \CPU|DP|U1|status [1] & ( (\CPU|DP|U1|Equal0~4_combout  & \CPU|DP|U1|Mux0~1_combout ) ) ) # ( !\CPU|DP|U1|status [1] & ( !\CPU|DP|U1|Mux0~1_combout  ) )

	.dataa(!\CPU|DP|U1|Equal0~4_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|U1|Mux0~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|U1|status [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U4|WideOr0~0 .extended_lut = "off";
defparam \U4|WideOr0~0 .lut_mask = 64'hF0F00505F0F00505;
defparam \U4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N1
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
