INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.sim/sim_1/impl/func/top_circuit_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-307] analyzing entity memA_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity memB_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity memC_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity memStep_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity memXi_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity circuit
INFO: [VRFC 10-307] analyzing entity memA_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity memB_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity memC_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity memStep_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity memXi_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity memA_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity memB_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity memC_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity memStep_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity memXi_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity memA_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity memB_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity memC_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity memStep_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity memXi_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity memA_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-307] analyzing entity memB_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-307] analyzing entity memC_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-307] analyzing entity memStep_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-307] analyzing entity memXi_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-307] analyzing entity memA_blk_mem_gen_v8_3_5
INFO: [VRFC 10-307] analyzing entity memB_blk_mem_gen_v8_3_5
INFO: [VRFC 10-307] analyzing entity memC_blk_mem_gen_v8_3_5
INFO: [VRFC 10-307] analyzing entity memStep_blk_mem_gen_v8_3_5
INFO: [VRFC 10-307] analyzing entity memXi_blk_mem_gen_v8_3_5
INFO: [VRFC 10-307] analyzing entity memA
INFO: [VRFC 10-307] analyzing entity memB
INFO: [VRFC 10-307] analyzing entity memC
INFO: [VRFC 10-307] analyzing entity memStep
INFO: [VRFC 10-307] analyzing entity memXi
INFO: [VRFC 10-307] analyzing entity top_circuit
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/P2/P2.srcs/sim_1/imports/vhdl_P2/top_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_circuit_tb
