// Seed: 1055716837
module module_0 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    output wor id_3,
    input wire id_4
);
  always_ff @(1'h0 ? id_4 : id_4 or posedge id_4) begin
    id_1 <= 1;
  end
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    output logic id_4,
    input wire id_5,
    input logic id_6,
    input uwire id_7,
    output wand id_8,
    output tri1 id_9,
    output logic id_10,
    output wand id_11,
    input tri0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    input tri id_15,
    input tri1 id_16,
    input wor id_17
);
  initial begin
    id_10 <= 1;
    id_4  <= id_6#(.id_16((1)));
  end
  module_0(
      id_15, id_10, id_17, id_3, id_2
  );
endmodule
