
5. Printing statistics.

=== full_adder ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $or                             1

=== half_adder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $and                            1
     $xor                            1

=== ripple_adder_4bit ===

   Number of wires:                  8
   Number of wire bits:             17
   Number of public wires:           8
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4

=== ripple_adder_8bit ===

   Number of wires:                  6
   Number of wire bits:             27
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== design hierarchy ===

   ripple_adder_8bit                 1
     ripple_adder_4bit               0
       full_adder                    0
         half_adder                  0

   Number of wires:                  6
   Number of wire bits:             27
   Number of public wires:           6
   Number of public wire bits:      27
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

