module top_module(
	output out);

    // Assign constant logic low (0) to the output
    assign out = 1'b0;

endmodule
